-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
-- Date        : Tue Apr 20 15:00:01 2021
-- Host        : LAPTOP-D823LPN1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ axi_chip2chip_partner_sim_netlist.vhdl
-- Design      : axi_chip2chip_partner
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s100fgga676-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair171";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair164";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair129";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair136";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair94";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair101";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair168";
begin
  dest_out_bin(8) <= \dest_graysync_ff[4]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(5),
      I2 => \dest_graysync_ff[4]\(7),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      I5 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(7),
      I4 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair133";
begin
  dest_out_bin(8) <= \dest_graysync_ff[4]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(5),
      I2 => \dest_graysync_ff[4]\(7),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      I5 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(7),
      I4 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair98";
begin
  dest_out_bin(8) <= \dest_graysync_ff[4]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(5),
      I2 => \dest_graysync_ff[4]\(7),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      I5 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(7),
      I4 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair173";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair261";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair209";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair217";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair138";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair103";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair253";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair213";
begin
  dest_out_bin(9) <= \dest_graysync_ff[4]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(9),
      Q => \dest_graysync_ff[4]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(9),
      I4 => \dest_graysync_ff[4]\(7),
      I5 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(9),
      I2 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(8),
      I1 => \dest_graysync_ff[4]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair257";
begin
  dest_out_bin(9) <= \dest_graysync_ff[4]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(9),
      Q => \dest_graysync_ff[4]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(9),
      I4 => \dest_graysync_ff[4]\(7),
      I5 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(9),
      I2 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(8),
      I1 => \dest_graysync_ff[4]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair218";
begin
  dest_out_bin(9) <= \dest_graysync_ff[2]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(9),
      I4 => \dest_graysync_ff[2]\(7),
      I5 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(9),
      I2 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(8),
      I1 => \dest_graysync_ff[2]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair262";
begin
  dest_out_bin(9) <= \dest_graysync_ff[2]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(9),
      I4 => \dest_graysync_ff[2]\(7),
      I5 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(9),
      I2 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(8),
      I1 => \dest_graysync_ff[2]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair6";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair29";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair32";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair3";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair5";
begin
  dest_out_bin(4) <= \dest_graysync_ff[4]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \dest_graysync_ff[4]\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair31";
begin
  dest_out_bin(4) <= \dest_graysync_ff[4]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \dest_graysync_ff[4]\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair7";
begin
  dest_out_bin(4) <= \dest_graysync_ff[2]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair33";
begin
  dest_out_bin(4) <= \dest_graysync_ff[2]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 3;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_8\ : label is "lutpair2";
begin
  DI(0) <= \^di\(0);
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069006A00A50005"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => rd_en,
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[1]_0\,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \count_value_i_reg[1]_1\(1),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A02"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_0\,
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => \count_value_i_reg[1]_1\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFD5BFF5402A400A"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \grdc.rd_data_count_i_reg[3]\(0),
      O => \^di\(0)
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \grdc.rd_data_count_i_reg[3]\(1),
      I3 => \^count_value_i\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \grdc.rd_data_count_i_reg[3]\(0),
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_20 is
  port (
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_20 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_20 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_8\ : label is "lutpair4";
begin
  DI(0) <= \^di\(0);
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      I2 => \^count_value_i\(1),
      I3 => Q(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^count_value_i\(1),
      I2 => Q(1),
      I3 => \grdc.rd_data_count_i_reg[3]\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      I2 => \grdc.rd_data_count_i_reg[3]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28 is
  port (
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      I2 => \^count_value_i\(1),
      I3 => Q(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^count_value_i\(1),
      I2 => Q(1),
      I3 => \grdc.rd_data_count_i_reg[3]\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      I2 => \grdc.rd_data_count_i_reg[3]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40 is
  port (
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_8\ : label is "lutpair1";
begin
  DI(0) <= \^di\(0);
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      I2 => \^count_value_i\(1),
      I3 => Q(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^count_value_i\(1),
      I2 => Q(1),
      I3 => \grdc.rd_data_count_i_reg[3]\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      I2 => \grdc.rd_data_count_i_reg[3]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50 is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \grdc.rd_data_count_i_reg[2]\(0),
      I2 => \^count_value_i\(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => Q(2),
      I2 => \grdc.rd_data_count_i_reg[2]\(2),
      I3 => \grdc.rd_data_count_i_reg[2]\(1),
      I4 => \^count_value_i\(1),
      I5 => Q(1),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => Q(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(0),
      I4 => \^count_value_i\(0),
      I5 => Q(0),
      O => \^count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58 is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \grdc.rd_data_count_i_reg[2]\(0),
      I2 => \^count_value_i\(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => Q(2),
      I2 => \grdc.rd_data_count_i_reg[2]\(2),
      I3 => \grdc.rd_data_count_i_reg[2]\(1),
      I4 => \^count_value_i\(1),
      I5 => Q(1),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => Q(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(0),
      I4 => \^count_value_i\(0),
      I5 => Q(0),
      O => \^count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \grdc.rd_data_count_i[3]_i_8\ : label is "lutpair3";
begin
  DI(0) <= \^di\(0);
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069006A00A50005"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => rd_en,
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[1]_0\,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \count_value_i_reg[1]_1\(1),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A02"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_0\,
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => \count_value_i_reg[1]_1\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFD5BFF5402A400A"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \grdc.rd_data_count_i_reg[3]\(0),
      O => \^di\(0)
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \grdc.rd_data_count_i_reg[3]\(1),
      I3 => \^count_value_i\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \grdc.rd_data_count_i_reg[3]\(0),
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    leaving_empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair179";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^enb\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[8]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBBAFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => count_value_i(1),
      I2 => \^q\(1),
      I3 => count_value_i(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => count_value_i(1),
      I2 => \^q\(1),
      I3 => count_value_i(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2 downto 0),
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \^q\(6),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[8]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(2),
      O => \count_value_i_reg[2]_0\(0)
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => \count_value_i_reg[6]_0\(3)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => \count_value_i_reg[6]_0\(2)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => \count_value_i_reg[6]_0\(1)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => \count_value_i_reg[6]_0\(0)
    );
\grdc.rd_data_count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_22\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_22\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_22\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair182";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_29\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    leaving_empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_29\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_29\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair144";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^enb\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[8]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBBAFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => count_value_i(1),
      I2 => \^q\(1),
      I3 => count_value_i(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => count_value_i(1),
      I2 => \^q\(1),
      I3 => count_value_i(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2 downto 0),
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \^q\(6),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[8]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(2),
      O => \count_value_i_reg[2]_0\(0)
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => \count_value_i_reg[6]_0\(3)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => \count_value_i_reg[6]_0\(2)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => \count_value_i_reg[6]_0\(1)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => \count_value_i_reg[6]_0\(0)
    );
\grdc.rd_data_count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_32\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_32\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_32\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair147";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    leaving_empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair109";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^enb\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[8]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBBAFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => count_value_i(1),
      I2 => \^q\(1),
      I3 => count_value_i(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => count_value_i(1),
      I2 => \^q\(1),
      I3 => count_value_i(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2 downto 0),
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \^q\(6),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[8]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(2),
      O => \count_value_i_reg[2]_0\(0)
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => \count_value_i_reg[6]_0\(3)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => \count_value_i_reg[6]_0\(2)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => \count_value_i_reg[6]_0\(1)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => \count_value_i_reg[6]_0\(0)
    );
\grdc.rd_data_count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair112";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    leaving_empty : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair180";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => E(0),
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => going_empty0,
      I5 => leaving_empty,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => going_empty0
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_23\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    d_out_reg : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    going_full0 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_23\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair185";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I2 => \^q\(6),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => wr_pntr_plus1_pf_carry,
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3 downto 0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(3 downto 0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(6 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_30\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    leaving_empty : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_30\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_30\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair145";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => E(0),
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => going_empty0,
      I5 => leaving_empty,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => going_empty0
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    d_out_reg : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    going_full0 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_33\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair150";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I2 => \^q\(6),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => wr_pntr_plus1_pf_carry,
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3 downto 0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(3 downto 0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(6 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    leaving_empty : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair110";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => E(0),
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => going_empty0,
      I5 => leaving_empty,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => going_empty0
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    d_out_reg : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    going_full0 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair115";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I2 => \^q\(6),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => wr_pntr_plus1_pf_carry,
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3 downto 0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(3 downto 0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(6 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    going_full0 : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair187";
begin
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => Q(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full0
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_34\ is
  port (
    going_full0 : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_34\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_34\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair152";
begin
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => Q(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full0
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\ is
  port (
    going_full0 : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair117";
begin
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => Q(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full0
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i0 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[9]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair267";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  p_1_in <= \^p_1_in\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5559"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666A6666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[9]_0\(0),
      I4 => \count_value_i_reg[9]_0\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^p_1_in\,
      I3 => \^q\(0),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^p_1_in\,
      I4 => \^q\(1),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^p_1_in\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[9]_0\(1),
      O => \^p_1_in\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(3),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FF55FFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[9]_0\(1),
      I5 => \^q\(1),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(5),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \count_value_i[9]_i_2__0_n_0\,
      I5 => \^q\(5),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^p_1_in\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_1\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0\,
      CO(3 downto 1) => \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(8),
      O(3 downto 2) => \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => src_in_bin(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0\,
      CO(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0\,
      CO(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1\,
      CO(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2\,
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => src_in_bin(7 downto 4),
      S(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      S(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\,
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0\,
      CO(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1\,
      CO(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2\,
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => src_in_bin(3 downto 0),
      S(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      S(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCE3331"
    )
        port map (
      I0 => \count_value_i_reg[9]_0\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => rd_en,
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(0),
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(8),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFFAAAAAAAA"
    )
        port map (
      I0 => leaving_empty,
      I1 => rd_en,
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[9]_0\(1),
      I5 => CO(0),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(8),
      I2 => \^q\(6),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(6),
      I4 => \^q\(7),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(7),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(1),
      I2 => \^q\(2),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(2),
      I4 => \^q\(0),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => leaving_empty,
      CO(1) => \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      S(1) => S(0),
      S(0) => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3331"
    )
        port map (
      I0 => \count_value_i_reg[9]_0\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => rd_en,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[9]\(0),
      I2 => count_value_i(1),
      O => DI(0)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[9]\(2),
      O => \count_value_i_reg[2]_0\(0)
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[9]\(6),
      O => \count_value_i_reg[6]_0\(3)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[9]\(5),
      O => \count_value_i_reg[6]_0\(2)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[9]\(4),
      O => \count_value_i_reg[6]_0\(1)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[9]\(3),
      O => \count_value_i_reg[6]_0\(0)
    );
\grdc.rd_data_count_i[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]\(6),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[9]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i0 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[9]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair223";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  p_1_in <= \^p_1_in\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5559"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666A6666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[9]_0\(0),
      I4 => \count_value_i_reg[9]_0\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^p_1_in\,
      I3 => \^q\(0),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^p_1_in\,
      I4 => \^q\(1),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^p_1_in\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[9]_0\(1),
      O => \^p_1_in\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(3),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FF55FFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[9]_0\(1),
      I5 => \^q\(1),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(5),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \count_value_i[9]_i_2__0_n_0\,
      I5 => \^q\(5),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^p_1_in\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_1\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_1\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0\,
      CO(3 downto 1) => \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(8),
      O(3 downto 2) => \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => src_in_bin(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0\,
      CO(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0\,
      CO(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1\,
      CO(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2\,
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => src_in_bin(7 downto 4),
      S(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      S(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\,
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0\,
      CO(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1\,
      CO(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2\,
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => src_in_bin(3 downto 0),
      S(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      S(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCE3331"
    )
        port map (
      I0 => \count_value_i_reg[9]_0\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => rd_en,
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(0),
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(8),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFFAAAAAAAA"
    )
        port map (
      I0 => leaving_empty,
      I1 => rd_en,
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[9]_0\(1),
      I5 => CO(0),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(8),
      I2 => \^q\(6),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(6),
      I4 => \^q\(7),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(7),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(1),
      I2 => \^q\(2),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(2),
      I4 => \^q\(0),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => leaving_empty,
      CO(1) => \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      S(1) => S(0),
      S(0) => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3331"
    )
        port map (
      I0 => \count_value_i_reg[9]_0\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => rd_en,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[9]\(0),
      I2 => count_value_i(1),
      O => DI(0)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[9]\(2),
      O => \count_value_i_reg[2]_0\(0)
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[9]\(6),
      O => \count_value_i_reg[6]_0\(3)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[9]\(5),
      O => \count_value_i_reg[6]_0\(2)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[9]\(4),
      O => \count_value_i_reg[6]_0\(1)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[9]\(3),
      O => \count_value_i_reg[6]_0\(0)
    );
\grdc.rd_data_count_i[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]\(6),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[9]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair229";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[9]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[9]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[9]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[9]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[9]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[9]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[9]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[9]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gwdc.wr_data_count_i_reg[9]\(9),
      O => \gwdc.wr_data_count_i[9]_i_2_n_0\
    );
\gwdc.wr_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[9]\(8),
      O => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(8),
      O(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(3 downto 2) => B"00",
      S(1) => \gwdc.wr_data_count_i[9]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair273";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[9]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[9]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[9]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[9]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[9]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[9]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[9]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[9]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gwdc.wr_data_count_i_reg[9]\(9),
      O => \gwdc.wr_data_count_i[9]_i_2_n_0\
    );
\gwdc.wr_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[9]\(8),
      O => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(8),
      O(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(3 downto 2) => B"00",
      S(1) => \gwdc.wr_data_count_i[9]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair269";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5559"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666A6666"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => \count_value_i_reg[1]_0\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => p_1_in,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i[8]_i_2__1_n_0\,
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[8]_i_2__1_n_0\,
      I3 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => \count_value_i_reg_n_0_[6]\,
      I2 => \count_value_i[8]_i_2__1_n_0\,
      I3 => \count_value_i_reg_n_0_[5]\,
      I4 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => p_1_in,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[8]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => Q(6),
      I3 => \count_value_i_reg_n_0_[6]\,
      I4 => Q(7),
      I5 => \count_value_i_reg_n_0_[7]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => Q(4),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2\,
      CO(0) => \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair225";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5559"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666A6666"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => \count_value_i_reg[1]_0\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => p_1_in,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i[8]_i_2__1_n_0\,
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[8]_i_2__1_n_0\,
      I3 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => \count_value_i_reg_n_0_[6]\,
      I2 => \count_value_i[8]_i_2__1_n_0\,
      I3 => \count_value_i_reg_n_0_[5]\,
      I4 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => p_1_in,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[8]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => Q(6),
      I3 => \count_value_i_reg_n_0_[6]\,
      I4 => Q(7),
      I5 => \count_value_i_reg_n_0_[7]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => Q(4),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2\,
      CO(0) => \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair232";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => wr_pntr_plus1_pf_carry,
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair276";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => wr_pntr_plus1_pf_carry,
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair279";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair235";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_1\ : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_6\ : label is "soft_lutpair39";
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => count_value_i(1),
      I2 => \^q\(1),
      I3 => count_value_i(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDD44454444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I5 => \^q\(2),
      O => \reg_out_i_reg[2]\(0)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[4]_1\,
      I5 => \grdc.rd_data_count_i[4]_i_6_n_0\,
      O => \reg_out_i_reg[2]\(1)
    );
\grdc.rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i[4]_i_3_n_0\
    );
\grdc.rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \grdc.rd_data_count_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair43";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_1\ : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_6\ : label is "soft_lutpair13";
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => count_value_i(1),
      I2 => \^q\(1),
      I3 => count_value_i(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDD44454444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I5 => \^q\(2),
      O => \reg_out_i_reg[2]\(0)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[4]_1\,
      I5 => \grdc.rd_data_count_i[4]_i_6_n_0\,
      O => \reg_out_i_reg[2]\(1)
    );
\grdc.rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i[4]_i_3_n_0\
    );
\grdc.rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \grdc.rd_data_count_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair17";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair41";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1\ : label is "soft_lutpair45";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => wr_pntr_plus1_pf(4),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      O => \count_value_i_reg[3]_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I4 => \^q\(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1\ : label is "soft_lutpair19";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => wr_pntr_plus1_pf(4),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      O => \count_value_i_reg[3]_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I4 => \^q\(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\ is
  port (
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair47";
begin
  \count_value_i_reg[2]_0\(2 downto 0) <= \^count_value_i_reg[2]_0\(2 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      I1 => \^count_value_i_reg[2]_0\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      I1 => \^count_value_i_reg[2]_0\(1),
      I2 => \^count_value_i_reg[2]_0\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(1),
      I1 => \^count_value_i_reg[2]_0\(0),
      I2 => \^count_value_i_reg[2]_0\(2),
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => Q(0),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\ is
  port (
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair21";
begin
  \count_value_i_reg[2]_0\(2 downto 0) <= \^count_value_i_reg[2]_0\(2 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      I1 => \^count_value_i_reg[2]_0\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      I1 => \^count_value_i_reg[2]_0\(1),
      I2 => \^count_value_i_reg[2]_0\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(1),
      I1 => \^count_value_i_reg[2]_0\(0),
      I2 => \^count_value_i_reg[2]_0\(2),
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => Q(0),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal clr_full : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair272";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
        port map (
      I0 => Q(0),
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => Q(1),
      I3 => clr_full,
      I4 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I5 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12 is
  signal clr_full : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair228";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
        port map (
      I0 => Q(0),
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => Q(1),
      I3 => clr_full,
      I4 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I5 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_21 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_21 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_21 is
  signal clr_full : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair181";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => Q(0),
      I2 => clr_full,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_31 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_31 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_31 is
  signal clr_full : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair146";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => Q(0),
      I2 => clr_full,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43 is
  signal clr_full : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair111";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => Q(0),
      I2 => clr_full,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51 is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51 is
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair42";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF1010EF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gof.overflow_i_reg\,
      I2 => wr_en,
      I3 => Q(0),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\(0),
      O => D(0)
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3A200A2"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => \^rst_d1\,
      I2 => rst,
      I3 => \gof.overflow_i_reg\,
      I4 => prog_full,
      O => d_out_reg_0
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61 is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61 is
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair16";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF1010EF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gof.overflow_i_reg\,
      I2 => wr_en,
      I3 => Q(0),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\(0),
      O => D(0)
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3A200A2"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => \^rst_d1\,
      I2 => rst,
      I3 => \gof.overflow_i_reg\,
      I4 => prog_full,
      O => d_out_reg_0
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(3),
      O => \reg_out_i_reg[3]_0\(3)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(2),
      O => \reg_out_i_reg[3]_0\(2)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(1),
      O => \reg_out_i_reg[3]_0\(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(0),
      O => \reg_out_i_reg[3]_0\(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7),
      O => S(3)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(6),
      O => S(2)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(5),
      O => S(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(4),
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_18 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_18 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \reg_out_i_reg[3]_0\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \reg_out_i_reg[3]_0\(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      O => \reg_out_i_reg[3]_0\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => S(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => S(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => S(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_24 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_24 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_24 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(3),
      O => \reg_out_i_reg[3]_0\(3)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(2),
      O => \reg_out_i_reg[3]_0\(2)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(1),
      O => \reg_out_i_reg[3]_0\(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(0),
      O => \reg_out_i_reg[3]_0\(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7),
      O => S(3)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(6),
      O => S(2)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(5),
      O => S(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(4),
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_26 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_26 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_26 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \reg_out_i_reg[3]_0\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \reg_out_i_reg[3]_0\(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      O => \reg_out_i_reg[3]_0\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => S(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => S(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => S(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(3),
      O => \reg_out_i_reg[3]_0\(3)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(2),
      O => \reg_out_i_reg[3]_0\(2)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(1),
      O => \reg_out_i_reg[3]_0\(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(0),
      O => \reg_out_i_reg[3]_0\(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7),
      O => S(3)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(6),
      O => S(2)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(5),
      O => S(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(4),
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \reg_out_i_reg[3]_0\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \reg_out_i_reg[3]_0\(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      O => \reg_out_i_reg[3]_0\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => S(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => S(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => S(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    d_out_reg : out STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_3\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => leaving_full,
      CO(1) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_2\,
      CO(0) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      S(1) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      S(0) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_CO_UNCONNECTED\(3),
      CO(2) => going_full0,
      CO(1) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_2\,
      CO(0) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(3),
      O => \reg_out_i_reg[8]_0\(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(1),
      I3 => \^q\(4),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(2),
      I5 => \^q\(5),
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_17\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_17\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_17\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_19\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_19\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \grdc.rd_data_count_i[3]_i_2_n_0\
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[3]_i_2_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => S(2),
      S(2) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(2) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(1) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(0) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(6 downto 3),
      S(3 downto 0) => \grdc.rd_data_count_i_reg[7]\(3 downto 0)
    );
\grdc.rd_data_count_i_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_25\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_25\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_25\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_27\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_27\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_27\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \grdc.rd_data_count_i[3]_i_2_n_0\
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[3]_i_2_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => S(2),
      S(2) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(2) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(1) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(0) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(6 downto 3),
      S(3 downto 0) => \grdc.rd_data_count_i_reg[7]\(3 downto 0)
    );
\grdc.rd_data_count_i_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \grdc.rd_data_count_i[3]_i_2_n_0\
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[3]_i_2_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => S(2),
      S(2) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(2) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(1) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(0) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(6 downto 3),
      S(3 downto 0) => \grdc.rd_data_count_i_reg[7]\(3 downto 0)
    );
\grdc.rd_data_count_i_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    d_out_reg : out STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_3\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => leaving_full,
      CO(1) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_2\,
      CO(0) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      S(1) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      S(0) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_CO_UNCONNECTED\(3),
      CO(2) => going_full0,
      CO(1) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_2\,
      CO(0) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(3),
      O => \reg_out_i_reg[8]_0\(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(1),
      I3 => \^q\(4),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(2),
      I5 => \^q\(5),
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[9]_0\ : in STD_LOGIC;
    \reg_out_i_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      O => \grdc.rd_data_count_i[3]_i_2_n_0\
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[9]\(0),
      I3 => \grdc.rd_data_count_i_reg[9]\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]\(6),
      O => \grdc.rd_data_count_i[9]_i_3_n_0\
    );
\grdc.rd_data_count_i[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]\(7),
      I2 => \grdc.rd_data_count_i_reg[9]\(8),
      I3 => \reg_out_i_reg_n_0_[9]\,
      O => \grdc.rd_data_count_i[9]_i_4_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[3]_i_2_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => S(2),
      S(2) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(2) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(1) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(0) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(6 downto 3),
      S(3 downto 0) => \grdc.rd_data_count_i_reg[7]\(3 downto 0)
    );
\grdc.rd_data_count_i_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grdc.rd_data_count_i[9]_i_3_n_0\,
      O(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(3 downto 2) => B"00",
      S(1) => \grdc.rd_data_count_i[9]_i_4_n_0\,
      S(0) => \grdc.rd_data_count_i_reg[9]_0\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(9),
      Q => \reg_out_i_reg_n_0_[9]\,
      R => \reg_out_i_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[9]_0\ : in STD_LOGIC;
    \reg_out_i_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      O => \grdc.rd_data_count_i[3]_i_2_n_0\
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[9]\(0),
      I3 => \grdc.rd_data_count_i_reg[9]\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]\(6),
      O => \grdc.rd_data_count_i[9]_i_3_n_0\
    );
\grdc.rd_data_count_i[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]\(7),
      I2 => \grdc.rd_data_count_i_reg[9]\(8),
      I3 => \reg_out_i_reg_n_0_[9]\,
      O => \grdc.rd_data_count_i[9]_i_4_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[3]_i_2_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => S(2),
      S(2) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(2) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(1) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(0) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(6 downto 3),
      S(3 downto 0) => \grdc.rd_data_count_i_reg[7]\(3 downto 0)
    );
\grdc.rd_data_count_i_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grdc.rd_data_count_i[9]_i_3_n_0\,
      O(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(3 downto 2) => B"00",
      S(1) => \grdc.rd_data_count_i[9]_i_4_n_0\,
      S(0) => \grdc.rd_data_count_i_reg[9]_0\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_1\(9),
      Q => \reg_out_i_reg_n_0_[9]\,
      R => \reg_out_i_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\,
      I4 => E(0),
      I5 => clr_full,
      O => \count_value_i_reg[3]\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I2 => \^q\(1),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      I4 => rd_pntr_wr(2),
      I5 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444D44444444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I2 => rst_d1,
      I3 => wrst_busy,
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\,
      I5 => wr_en,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => rd_pntr_wr(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(2),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    enb : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => enb,
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => enb,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\,
      I4 => E(0),
      I5 => clr_full,
      O => \count_value_i_reg[3]\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I2 => \^q\(1),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      I4 => rd_pntr_wr(2),
      I5 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444D44444444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I2 => rst_d1,
      I3 => wrst_busy,
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\,
      I5 => wr_en,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => rd_pntr_wr(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(2),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    enb : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => enb,
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => enb,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_1\ : label is "soft_lutpair35";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[4]\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \gwdc.wr_data_count_i_reg[4]\(3),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]\(4),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => count_value_i(1),
      I4 => count_value_i(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_1\ : label is "soft_lutpair9";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[4]\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \gwdc.wr_data_count_i_reg[4]\(3),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]\(4),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => count_value_i(1),
      I4 => count_value_i(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 55 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 55 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 55 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 55 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 56;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d56";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 55;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d56";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 14336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 55;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 55;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"10",
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 24) => B"11111111",
      DIBDI(23 downto 0) => dina(55 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => doutb(31 downto 0),
      DOBDO(31 downto 24) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 24),
      DOBDO(23 downto 0) => doutb(55 downto 32),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 55 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 55 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 55 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 55 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 14336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 56;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d56";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 55;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d56";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 14336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 55;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 55;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"10",
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 24) => B"11111111",
      DIBDI(23 downto 0) => dina(55 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => doutb(31 downto 0),
      DOBDO(31 downto 24) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 24),
      DOBDO(23 downto 0) => doutb(55 downto 32),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 19456;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 40;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d38";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d38";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 19456;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 6) => B"11111111111111111111111111",
      DIBDI(5 downto 0) => dina(37 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => doutb(31 downto 0),
      DOBDO(31 downto 6) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 6),
      DOBDO(5 downto 0) => doutb(37 downto 32),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 47 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 47 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 47 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 24576;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 48;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d48";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 47;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d48";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 47;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 24576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 47;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 47;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 16) => B"1111111111111111",
      DIBDI(15 downto 0) => dina(47 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => doutb(31 downto 0),
      DOBDO(31 downto 16) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => doutb(47 downto 32),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 3584;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 16;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \gen_rd_b.doutb_reg_reg_pipe_10_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_11_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_12_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_13_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_15_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_16_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_17_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_18_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_19_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_1_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_20_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_21_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_22_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_23_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_24_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_26_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_27_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_28_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_29_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_2_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_30_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_31_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_32_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_33_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_34_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_35_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_36_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_37_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_38_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_3_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_40_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_41_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_42_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_43_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_44_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_45_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_46_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_47_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_48_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_49_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_4_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_50_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_51_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_52_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_53_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_54_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_55_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_56_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_57_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_58_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_7_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_8_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_pipe_9_reg_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_2\ : STD_LOGIC;
  signal select_piped_1_reg_pipe_5_reg_n_0 : STD_LOGIC;
  signal select_piped_3_reg_pipe_6_reg_n_0 : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is 3584;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is 2;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12\ : label is 12;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13\ : label is 13;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is 3;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is 8;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is 9;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is 2;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12\ : label is 12;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13\ : label is 13;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is 3;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is 8;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is 9;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is 2;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12\ : label is 12;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13\ : label is 13;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is 3;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is 8;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is 9;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is 2;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12\ : label is 12;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13\ : label is 13;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is 3;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is 8;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is 3584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is 9;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg_pipe_10_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_10_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_11_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_11_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_12_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_12_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_13_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_13_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_14_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_15_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_15_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_16_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_16_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_17_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_17_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_18_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_18_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_19_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_19_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_1_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_20_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_20_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_21_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_21_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_22_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_22_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_23_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_23_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_24_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_24_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_25_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_26_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_26_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_27_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_27_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_28_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_28_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_29_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_29_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_2_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_2_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_30_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_30_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_31_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_31_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_32_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_32_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_33_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_33_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_34_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_34_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_35_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_35_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_36_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_36_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_37_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_37_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_38_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_38_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_39_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_3_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_3_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_40_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_40_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_41_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_41_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_42_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_42_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_43_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_43_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_44_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_44_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_45_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_45_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_46_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_46_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_47_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_47_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_48_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_48_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_49_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_49_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_4_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_4_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_50_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_50_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_51_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_51_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_52_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_52_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_53_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_53_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_54_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_54_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_55_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_55_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_56_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_56_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_57_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_57_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_58_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_58_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_7_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_7_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_8_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_8_reg_n_0\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg_pipe_9_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12_n_0\,
      Q => \gen_rd_b.doutb_reg_reg_pipe_9_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_58_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_57_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_56_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_55_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(0)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_18_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_17_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_16_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_15_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(10)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_13_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_12_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_11_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(11)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_10_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_9_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_8_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_7_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(12)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_4_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_3_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_2_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_1_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(13)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_54_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_53_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_52_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_51_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(1)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_50_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_49_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_48_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_47_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(2)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_46_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_45_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_44_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_43_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(3)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_42_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_41_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_40_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(4)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_38_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_37_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_36_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_35_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(5)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_34_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_33_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_32_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_31_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(6)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_30_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_29_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_28_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_27_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(7)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_26_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_24_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_23_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(8)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg_pipe_22_reg_n_0\,
      I1 => \gen_rd_b.doutb_reg_reg_pipe_21_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.doutb_reg_reg_pipe_20_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.doutb_reg_reg_pipe_19_reg_n_0\,
      O => \gen_rd_b.doutb_reg\(9)
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(6),
      I2 => addra(7),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(12),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_12_12_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(13),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_13_13_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(6),
      I1 => addra(7),
      I2 => ena,
      O => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(12),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_12_12_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(13),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_13_13_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ena,
      I1 => addra(6),
      I2 => addra(7),
      O => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(12),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_12_12_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(13),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_13_13_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(7),
      I1 => addra(6),
      I2 => ena,
      O => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(12),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_12_12_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(13),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_13_13_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
select_piped_1_reg_pipe_5_reg: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => addrb(6),
      Q => select_piped_1_reg_pipe_5_reg_n_0,
      R => '0'
    );
select_piped_3_reg_pipe_6_reg: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => addrb(7),
      Q => select_piped_3_reg_pipe_6_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 320;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 20;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 320;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 320;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 19;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 320;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(13 downto 12),
      DIB(1 downto 0) => dina(15 downto 14),
      DIC(1 downto 0) => dina(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(19 downto 18),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1 downto 0) => dina(9 downto 8),
      DIC(1 downto 0) => dina(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 320;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ : entity is 20;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 320;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 320;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\ : label is 19;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 320;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(13 downto 12),
      DIB(1 downto 0) => dina(15 downto 14),
      DIC(1 downto 0) => dina(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(19 downto 18),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1 downto 0) => dina(9 downto 8),
      DIC(1 downto 0) => dina(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_asitv10_axisc_register_slice is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rready_rs : out STD_LOGIC;
    \storage_data1_reg[33]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    axi_rvalid_rs : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_asitv10_axisc_register_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_asitv10_axisc_register_slice is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal areset_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^axi_rready_rs\ : STD_LOGIC;
  signal load_s1_from_s2 : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal storage_data1 : STD_LOGIC;
  signal \storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[10]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[11]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[12]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[13]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[14]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[15]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[16]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[17]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[18]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[19]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[1]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[20]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[21]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[22]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[23]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[24]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[25]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[26]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[27]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[28]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[29]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[2]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[30]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[31]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data1[32]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[33]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[3]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[4]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[5]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[6]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[7]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[8]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[9]_i_1_n_0\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \areset_d_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \areset_d_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \storage_data1[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \storage_data1[10]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \storage_data1[11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \storage_data1[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \storage_data1[13]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \storage_data1[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \storage_data1[15]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \storage_data1[16]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \storage_data1[17]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \storage_data1[18]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \storage_data1[19]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \storage_data1[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \storage_data1[20]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \storage_data1[21]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \storage_data1[22]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \storage_data1[23]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \storage_data1[24]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \storage_data1[25]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \storage_data1[26]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \storage_data1[27]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \storage_data1[28]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \storage_data1[29]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \storage_data1[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \storage_data1[30]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \storage_data1[31]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \storage_data1[32]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \storage_data1[33]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \storage_data1[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \storage_data1[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \storage_data1[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \storage_data1[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \storage_data1[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \storage_data1[8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \storage_data1[9]_i_1\ : label is "soft_lutpair87";
begin
  Q(0) <= \^q\(0);
  axi_rready_rs <= \^axi_rready_rs\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => s_axi_lite_rready,
      I2 => axi_rvalid_rs,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rvalid_rs,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_lite_rready,
      I3 => load_s1_from_s2,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => s_axi_lite_rready,
      I2 => axi_rvalid_rs,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2_n_0\,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => load_s1_from_s2,
      R => \state[0]_i_1__2_n_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2_n_0\,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \state[0]_i_1__2_n_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2_n_0\,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      S => \state[0]_i_1__2_n_0\
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => SR(0),
      Q => areset_d(0),
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => areset_d(0),
      Q => areset_d(1),
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD500FF00C0"
    )
        port map (
      I0 => \FSM_onehot_state[0]_i_1_n_0\,
      I1 => s_axi_lite_rready,
      I2 => load_s1_from_s2,
      I3 => areset_d(0),
      I4 => areset_d(1),
      I5 => \^axi_rready_rs\,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^axi_rready_rs\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => areset_d(0),
      I1 => areset_d(1),
      I2 => SR(0),
      O => \state[0]_i_1__2_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111101100000"
    )
        port map (
      I0 => areset_d(1),
      I1 => areset_d(0),
      I2 => axi_rvalid_rs,
      I3 => s_axi_lite_rready,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[1]_i_1_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AC8"
    )
        port map (
      I0 => axi_rvalid_rs,
      I1 => s_axi_lite_rready,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \state[0]_i_3_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4A8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => s_axi_lite_rready,
      I3 => axi_rvalid_rs,
      O => \state[1]_i_1__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2_n_0\,
      D => \state[0]_i_3_n_0\,
      Q => \^q\(0),
      R => \state[0]_i_1__2_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2_n_0\,
      D => \state[1]_i_1__2_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => \state[0]_i_1__2_n_0\
    );
\storage_data1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(0),
      I1 => load_s1_from_s2,
      I2 => D(0),
      O => \storage_data1[0]_i_1_n_0\
    );
\storage_data1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(10),
      I1 => load_s1_from_s2,
      I2 => D(10),
      O => \storage_data1[10]_i_1_n_0\
    );
\storage_data1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(11),
      I1 => load_s1_from_s2,
      I2 => D(11),
      O => \storage_data1[11]_i_1_n_0\
    );
\storage_data1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(12),
      I1 => load_s1_from_s2,
      I2 => D(12),
      O => \storage_data1[12]_i_1_n_0\
    );
\storage_data1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(13),
      I1 => load_s1_from_s2,
      I2 => D(13),
      O => \storage_data1[13]_i_1_n_0\
    );
\storage_data1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(14),
      I1 => load_s1_from_s2,
      I2 => D(14),
      O => \storage_data1[14]_i_1_n_0\
    );
\storage_data1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(15),
      I1 => load_s1_from_s2,
      I2 => D(15),
      O => \storage_data1[15]_i_1_n_0\
    );
\storage_data1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(16),
      I1 => load_s1_from_s2,
      I2 => D(16),
      O => \storage_data1[16]_i_1_n_0\
    );
\storage_data1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(17),
      I1 => load_s1_from_s2,
      I2 => D(17),
      O => \storage_data1[17]_i_1_n_0\
    );
\storage_data1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(18),
      I1 => load_s1_from_s2,
      I2 => D(18),
      O => \storage_data1[18]_i_1_n_0\
    );
\storage_data1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(19),
      I1 => load_s1_from_s2,
      I2 => D(19),
      O => \storage_data1[19]_i_1_n_0\
    );
\storage_data1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(1),
      I1 => load_s1_from_s2,
      I2 => D(1),
      O => \storage_data1[1]_i_1_n_0\
    );
\storage_data1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(20),
      I1 => load_s1_from_s2,
      I2 => D(20),
      O => \storage_data1[20]_i_1_n_0\
    );
\storage_data1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(21),
      I1 => load_s1_from_s2,
      I2 => D(21),
      O => \storage_data1[21]_i_1_n_0\
    );
\storage_data1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(22),
      I1 => load_s1_from_s2,
      I2 => D(22),
      O => \storage_data1[22]_i_1_n_0\
    );
\storage_data1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(23),
      I1 => load_s1_from_s2,
      I2 => D(23),
      O => \storage_data1[23]_i_1_n_0\
    );
\storage_data1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(24),
      I1 => load_s1_from_s2,
      I2 => D(24),
      O => \storage_data1[24]_i_1_n_0\
    );
\storage_data1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(25),
      I1 => load_s1_from_s2,
      I2 => D(25),
      O => \storage_data1[25]_i_1_n_0\
    );
\storage_data1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(26),
      I1 => load_s1_from_s2,
      I2 => D(26),
      O => \storage_data1[26]_i_1_n_0\
    );
\storage_data1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(27),
      I1 => load_s1_from_s2,
      I2 => D(27),
      O => \storage_data1[27]_i_1_n_0\
    );
\storage_data1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(28),
      I1 => load_s1_from_s2,
      I2 => D(28),
      O => \storage_data1[28]_i_1_n_0\
    );
\storage_data1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(29),
      I1 => load_s1_from_s2,
      I2 => D(29),
      O => \storage_data1[29]_i_1_n_0\
    );
\storage_data1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(2),
      I1 => load_s1_from_s2,
      I2 => D(2),
      O => \storage_data1[2]_i_1_n_0\
    );
\storage_data1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(30),
      I1 => load_s1_from_s2,
      I2 => D(30),
      O => \storage_data1[30]_i_1_n_0\
    );
\storage_data1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0C0C0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => load_s1_from_s2,
      I2 => s_axi_lite_rready,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => axi_rvalid_rs,
      O => storage_data1
    );
\storage_data1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(31),
      I1 => load_s1_from_s2,
      I2 => D(31),
      O => \storage_data1[31]_i_2_n_0\
    );
\storage_data1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(32),
      I1 => load_s1_from_s2,
      I2 => D(32),
      O => \storage_data1[32]_i_1_n_0\
    );
\storage_data1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(33),
      I1 => load_s1_from_s2,
      I2 => D(33),
      O => \storage_data1[33]_i_1_n_0\
    );
\storage_data1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(3),
      I1 => load_s1_from_s2,
      I2 => D(3),
      O => \storage_data1[3]_i_1_n_0\
    );
\storage_data1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(4),
      I1 => load_s1_from_s2,
      I2 => D(4),
      O => \storage_data1[4]_i_1_n_0\
    );
\storage_data1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(5),
      I1 => load_s1_from_s2,
      I2 => D(5),
      O => \storage_data1[5]_i_1_n_0\
    );
\storage_data1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(6),
      I1 => load_s1_from_s2,
      I2 => D(6),
      O => \storage_data1[6]_i_1_n_0\
    );
\storage_data1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(7),
      I1 => load_s1_from_s2,
      I2 => D(7),
      O => \storage_data1[7]_i_1_n_0\
    );
\storage_data1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(8),
      I1 => load_s1_from_s2,
      I2 => D(8),
      O => \storage_data1[8]_i_1_n_0\
    );
\storage_data1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(9),
      I1 => load_s1_from_s2,
      I2 => D(9),
      O => \storage_data1[9]_i_1_n_0\
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[0]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(0),
      R => '0'
    );
\storage_data1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[10]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(10),
      R => '0'
    );
\storage_data1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[11]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(11),
      R => '0'
    );
\storage_data1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[12]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(12),
      R => '0'
    );
\storage_data1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[13]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(13),
      R => '0'
    );
\storage_data1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[14]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(14),
      R => '0'
    );
\storage_data1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[15]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(15),
      R => '0'
    );
\storage_data1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[16]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(16),
      R => '0'
    );
\storage_data1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[17]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(17),
      R => '0'
    );
\storage_data1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[18]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(18),
      R => '0'
    );
\storage_data1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[19]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(19),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[1]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(1),
      R => '0'
    );
\storage_data1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[20]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(20),
      R => '0'
    );
\storage_data1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[21]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(21),
      R => '0'
    );
\storage_data1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[22]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(22),
      R => '0'
    );
\storage_data1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[23]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(23),
      R => '0'
    );
\storage_data1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[24]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(24),
      R => '0'
    );
\storage_data1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[25]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(25),
      R => '0'
    );
\storage_data1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[26]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(26),
      R => '0'
    );
\storage_data1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[27]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(27),
      R => '0'
    );
\storage_data1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[28]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(28),
      R => '0'
    );
\storage_data1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[29]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(29),
      R => '0'
    );
\storage_data1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[2]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(2),
      R => '0'
    );
\storage_data1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[30]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(30),
      R => '0'
    );
\storage_data1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[31]_i_2_n_0\,
      Q => \storage_data1_reg[33]_0\(31),
      R => '0'
    );
\storage_data1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[32]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(32),
      R => '0'
    );
\storage_data1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[33]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(33),
      R => '0'
    );
\storage_data1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[3]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(3),
      R => '0'
    );
\storage_data1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[4]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(4),
      R => '0'
    );
\storage_data1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[5]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(5),
      R => '0'
    );
\storage_data1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[6]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(6),
      R => '0'
    );
\storage_data1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[7]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(7),
      R => '0'
    );
\storage_data1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[8]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(8),
      R => '0'
    );
\storage_data1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => storage_data1,
      D => \storage_data1[9]_i_1_n_0\,
      Q => \storage_data1_reg[33]_0\(9),
      R => '0'
    );
\storage_data2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(0),
      Q => storage_data2(0),
      R => '0'
    );
\storage_data2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(10),
      Q => storage_data2(10),
      R => '0'
    );
\storage_data2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(11),
      Q => storage_data2(11),
      R => '0'
    );
\storage_data2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(12),
      Q => storage_data2(12),
      R => '0'
    );
\storage_data2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(13),
      Q => storage_data2(13),
      R => '0'
    );
\storage_data2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(14),
      Q => storage_data2(14),
      R => '0'
    );
\storage_data2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(15),
      Q => storage_data2(15),
      R => '0'
    );
\storage_data2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(16),
      Q => storage_data2(16),
      R => '0'
    );
\storage_data2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(17),
      Q => storage_data2(17),
      R => '0'
    );
\storage_data2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(18),
      Q => storage_data2(18),
      R => '0'
    );
\storage_data2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(19),
      Q => storage_data2(19),
      R => '0'
    );
\storage_data2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(1),
      Q => storage_data2(1),
      R => '0'
    );
\storage_data2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(20),
      Q => storage_data2(20),
      R => '0'
    );
\storage_data2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(21),
      Q => storage_data2(21),
      R => '0'
    );
\storage_data2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(22),
      Q => storage_data2(22),
      R => '0'
    );
\storage_data2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(23),
      Q => storage_data2(23),
      R => '0'
    );
\storage_data2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(24),
      Q => storage_data2(24),
      R => '0'
    );
\storage_data2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(25),
      Q => storage_data2(25),
      R => '0'
    );
\storage_data2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(26),
      Q => storage_data2(26),
      R => '0'
    );
\storage_data2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(27),
      Q => storage_data2(27),
      R => '0'
    );
\storage_data2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(28),
      Q => storage_data2(28),
      R => '0'
    );
\storage_data2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(29),
      Q => storage_data2(29),
      R => '0'
    );
\storage_data2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(2),
      Q => storage_data2(2),
      R => '0'
    );
\storage_data2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(30),
      Q => storage_data2(30),
      R => '0'
    );
\storage_data2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(31),
      Q => storage_data2(31),
      R => '0'
    );
\storage_data2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(32),
      Q => storage_data2(32),
      R => '0'
    );
\storage_data2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(33),
      Q => storage_data2(33),
      R => '0'
    );
\storage_data2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(3),
      Q => storage_data2(3),
      R => '0'
    );
\storage_data2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(4),
      Q => storage_data2(4),
      R => '0'
    );
\storage_data2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(5),
      Q => storage_data2(5),
      R => '0'
    );
\storage_data2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(6),
      Q => storage_data2(6),
      R => '0'
    );
\storage_data2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(7),
      Q => storage_data2(7),
      R => '0'
    );
\storage_data2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(8),
      Q => storage_data2(8),
      R => '0'
    );
\storage_data2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => D(9),
      Q => storage_data2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_asitv10_axisc_register_slice__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_bready_rs : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid_rs : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    \storage_data2_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_asitv10_axisc_register_slice__parameterized0\ : entity is "axi_chip2chip_v5_0_6_asitv10_axisc_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_asitv10_axisc_register_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_asitv10_axisc_register_slice__parameterized0\ is
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal areset_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^axi_bready_rs\ : STD_LOGIC;
  signal load_s1_from_s2 : STD_LOGIC;
  signal \^s_axi_lite_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal storage_data1 : STD_LOGIC;
  signal \storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[1]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data2[0]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data2[1]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[0]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__0\ : label is "soft_lutpair71";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \areset_d_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \areset_d_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of \state[1]_i_1__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \storage_data1[1]_i_2\ : label is "soft_lutpair71";
begin
  Q(0) <= \^q\(0);
  axi_bready_rs <= \^axi_bready_rs\;
  s_axi_lite_bresp(1 downto 0) <= \^s_axi_lite_bresp\(1 downto 0);
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => s_axi_lite_bready,
      I2 => axi_bvalid_rs,
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_bvalid_rs,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_lite_bready,
      I3 => load_s1_from_s2,
      O => \FSM_onehot_state[1]_i_1__0_n_0\
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => s_axi_lite_bready,
      I2 => axi_bvalid_rs,
      O => \FSM_onehot_state[3]_i_1__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2__0_n_0\,
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => load_s1_from_s2,
      R => \state[0]_i_1__3_n_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2__0_n_0\,
      D => \FSM_onehot_state[1]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \state[0]_i_1__3_n_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2__0_n_0\,
      D => \FSM_onehot_state[3]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      S => \state[0]_i_1__3_n_0\
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => SR(0),
      Q => areset_d(0),
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => areset_d(0),
      Q => areset_d(1),
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD500FF00C0"
    )
        port map (
      I0 => \FSM_onehot_state[0]_i_1__0_n_0\,
      I1 => s_axi_lite_bready,
      I2 => load_s1_from_s2,
      I3 => areset_d(0),
      I4 => areset_d(1),
      I5 => \^axi_bready_rs\,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^axi_bready_rs\,
      R => SR(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => areset_d(0),
      I1 => areset_d(1),
      I2 => SR(0),
      O => \state[0]_i_1__3_n_0\
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111101100000"
    )
        port map (
      I0 => areset_d(1),
      I1 => areset_d(0),
      I2 => axi_bvalid_rs,
      I3 => s_axi_lite_bready,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[1]_i_1__0_n_0\,
      O => \state[0]_i_2__0_n_0\
    );
\state[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AC8"
    )
        port map (
      I0 => axi_bvalid_rs,
      I1 => s_axi_lite_bready,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \state[0]_i_3__0_n_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4A8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => s_axi_lite_bready,
      I3 => axi_bvalid_rs,
      O => \state[1]_i_1__3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2__0_n_0\,
      D => \state[0]_i_3__0_n_0\,
      Q => \^q\(0),
      R => \state[0]_i_1__3_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[0]_i_2__0_n_0\,
      D => \state[1]_i_1__3_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => \state[0]_i_1__3_n_0\
    );
\storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[0]\,
      I1 => load_s1_from_s2,
      I2 => \storage_data2_reg[1]_0\(0),
      I3 => storage_data1,
      I4 => \^s_axi_lite_bresp\(0),
      O => \storage_data1[0]_i_1_n_0\
    );
\storage_data1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[1]\,
      I1 => load_s1_from_s2,
      I2 => \storage_data2_reg[1]_0\(1),
      I3 => storage_data1,
      I4 => \^s_axi_lite_bresp\(1),
      O => \storage_data1[1]_i_1_n_0\
    );
\storage_data1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0C0C0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => load_s1_from_s2,
      I2 => s_axi_lite_bready,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => axi_bvalid_rs,
      O => storage_data1
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \storage_data1[0]_i_1_n_0\,
      Q => \^s_axi_lite_bresp\(0),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \storage_data1[1]_i_1_n_0\,
      Q => \^s_axi_lite_bresp\(1),
      R => '0'
    );
\storage_data2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \storage_data2_reg[1]_0\(0),
      I1 => axi_bvalid_rs,
      I2 => \^axi_bready_rs\,
      I3 => \storage_data2_reg_n_0_[0]\,
      O => \storage_data2[0]_i_1_n_0\
    );
\storage_data2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \storage_data2_reg[1]_0\(1),
      I1 => axi_bvalid_rs,
      I2 => \^axi_bready_rs\,
      I3 => \storage_data2_reg_n_0_[1]\,
      O => \storage_data2[1]_i_1_n_0\
    );
\storage_data2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \storage_data2[0]_i_1_n_0\,
      Q => \storage_data2_reg_n_0_[0]\,
      R => '0'
    );
\storage_data2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \storage_data2[1]_i_1_n_0\,
      Q => \storage_data2_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_clk_gen is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aresetn_0 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    clk_ph_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_4_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aresetn : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_p : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_n : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_clk_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_clk_gen is
  signal bufgn_inst_n_0 : STD_LOGIC;
  signal clk_in_ibufg : STD_LOGIC;
  signal clk_locked : STD_LOGIC;
  signal clk_out : STD_LOGIC;
  signal clk_outn : STD_LOGIC;
  signal clkfbout : STD_LOGIC;
  signal clkfbout_bufg : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKFBOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT2B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT3B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_PSDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcme2.mmcm_adv_inst_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_current_state[2]_i_1\ : label is "soft_lutpair389";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of bufgn_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \count_4[0]_i_1__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \count_4[1]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \count_4[2]_i_1\ : label is "soft_lutpair387";
  attribute BOX_TYPE of \diff_clk_input_gen.ibufgds_clk_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \diff_clk_input_gen.ibufgds_clk_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \diff_clk_input_gen.ibufgds_clk_inst\ : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \diff_clk_input_gen.ibufgds_clk_inst\ : label is "IBUFGDS";
  attribute BOX_TYPE of fb_bufg_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_mmcme2.mmcm_adv_inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \reset_idelay_Ctrl_inferred__0_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of sync_reset_out_i_1 : label is "soft_lutpair389";
begin
\FSM_sequential_current_state[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_locked,
      O => SR(0)
    );
bufg_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_out,
      O => clk_ph_out
    );
bufgn_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_outn,
      O => bufgn_inst_n_0
    );
\count_4[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \count_4_reg[2]\(0),
      I2 => clk_locked,
      O => D(0)
    );
\count_4[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => Q(0),
      I1 => \count_4_reg[2]\(0),
      I2 => \count_4_reg[2]\(1),
      I3 => clk_locked,
      O => D(1)
    );
\count_4[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14440000"
    )
        port map (
      I0 => Q(0),
      I1 => \count_4_reg[2]\(2),
      I2 => \count_4_reg[2]\(0),
      I3 => \count_4_reg[2]\(1),
      I4 => clk_locked,
      O => D(2)
    );
\diff_clk_input_gen.ibufgds_clk_inst\: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_diff_clk_in_p,
      IB => axi_c2c_selio_rx_diff_clk_in_n,
      O => clk_in_ibufg
    );
fb_bufg_inst: unisim.vcomponents.BUFG
     port map (
      I => clkfbout,
      O => clkfbout_bufg
    );
\gen_mmcme2.mmcm_adv_inst\: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 12.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 12.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 90.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_bufg,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => \NLW_gen_mmcme2.mmcm_adv_inst_CLKFBOUTB_UNCONNECTED\,
      CLKFBSTOPPED => \NLW_gen_mmcme2.mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED\,
      CLKIN1 => clk_in_ibufg,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => \NLW_gen_mmcme2.mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED\,
      CLKOUT0 => clk_out,
      CLKOUT0B => clk_outn,
      CLKOUT1 => \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT1_UNCONNECTED\,
      CLKOUT1B => \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT1B_UNCONNECTED\,
      CLKOUT2 => \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT2_UNCONNECTED\,
      CLKOUT2B => \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT2B_UNCONNECTED\,
      CLKOUT3 => \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT3_UNCONNECTED\,
      CLKOUT3B => \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT3B_UNCONNECTED\,
      CLKOUT4 => \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT5_UNCONNECTED\,
      CLKOUT6 => \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT6_UNCONNECTED\,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => \NLW_gen_mmcme2.mmcm_adv_inst_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_gen_mmcme2.mmcm_adv_inst_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => clk_locked,
      PSCLK => '0',
      PSDONE => \NLW_gen_mmcme2.mmcm_adv_inst_PSDONE_UNCONNECTED\,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset
    );
\reset_idelay_Ctrl_inferred__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => clk_locked,
      O => in0
    );
sync_reset_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clk_locked,
      I1 => m_aresetn,
      O => m_aresetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_decoder is
  port (
    aw_ch_data_valid : out STD_LOGIC;
    ar_ch_data_valid : out STD_LOGIC;
    wd_ch_data_valid : out STD_LOGIC;
    \data_out_reg[27]_0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \ctrl_info_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_lite_rx_gen.axi_lite_rx_data_valid\ : out STD_LOGIC;
    \data_out_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_user_reset : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    rx_phy_ready : in STD_LOGIC;
    rx_user_data_valid_flop : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_decoder is
  signal \axi_lite_rx_gen.axi_lite_rx_valid_i_2_n_0\ : STD_LOGIC;
  signal \axi_lite_rx_gen.axi_lite_rx_valid_i_3_n_0\ : STD_LOGIC;
  signal \axi_lite_rx_gen.axi_lite_rx_valid_i_4_n_0\ : STD_LOGIC;
  signal \axi_lite_rx_gen.axi_lite_rx_valid_i_5_n_0\ : STD_LOGIC;
  signal \axi_lite_rx_gen.axi_lite_rx_valid_i_6_n_0\ : STD_LOGIC;
  signal \axi_lite_rx_gen.axi_lite_rx_valid_i_7_n_0\ : STD_LOGIC;
  signal \axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0\ : STD_LOGIC;
  signal \ch0_valid0__0\ : STD_LOGIC;
  signal \ch1_valid0__0\ : STD_LOGIC;
  signal \ch2_valid0__0\ : STD_LOGIC;
  signal \ch3_valid0__0\ : STD_LOGIC;
  signal \^data_out_reg[27]_0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \intr_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_5_n_0\ : STD_LOGIC;
  signal rx_ch0_valid : STD_LOGIC;
  signal rx_dec_data : STD_LOGIC_VECTOR ( 28 to 28 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ch0_valid0 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of ch1_valid0 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of ch2_valid0 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of ch3_valid0 : label is "soft_lutpair204";
begin
  \data_out_reg[27]_0\(27 downto 0) <= \^data_out_reg[27]_0\(27 downto 0);
\axi_lite_rx_gen.axi_lite_rx_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \axi_lite_rx_gen.axi_lite_rx_valid_i_2_n_0\,
      I1 => \axi_lite_rx_gen.axi_lite_rx_valid_i_3_n_0\,
      I2 => \axi_lite_rx_gen.axi_lite_rx_valid_i_4_n_0\,
      I3 => \axi_lite_rx_gen.axi_lite_rx_valid_i_5_n_0\,
      I4 => \axi_lite_rx_gen.axi_lite_rx_valid_i_6_n_0\,
      O => \axi_lite_rx_gen.axi_lite_rx_data_valid\
    );
\axi_lite_rx_gen.axi_lite_rx_valid_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30303020"
    )
        port map (
      I0 => \^data_out_reg[27]_0\(1),
      I1 => \^data_out_reg[27]_0\(18),
      I2 => rx_ch0_valid,
      I3 => \^data_out_reg[27]_0\(2),
      I4 => \^data_out_reg[27]_0\(3),
      I5 => \axi_lite_rx_gen.axi_lite_rx_valid_i_7_n_0\,
      O => \axi_lite_rx_gen.axi_lite_rx_valid_i_2_n_0\
    );
\axi_lite_rx_gen.axi_lite_rx_valid_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \^data_out_reg[27]_0\(15),
      I1 => \^data_out_reg[27]_0\(20),
      I2 => \^data_out_reg[27]_0\(21),
      I3 => \^data_out_reg[27]_0\(17),
      I4 => \axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0\,
      I5 => \^data_out_reg[27]_0\(16),
      O => \axi_lite_rx_gen.axi_lite_rx_valid_i_3_n_0\
    );
\axi_lite_rx_gen.axi_lite_rx_valid_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \^data_out_reg[27]_0\(22),
      I1 => \^data_out_reg[27]_0\(25),
      I2 => \^data_out_reg[27]_0\(26),
      I3 => \^data_out_reg[27]_0\(24),
      I4 => \axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0\,
      I5 => \^data_out_reg[27]_0\(23),
      O => \axi_lite_rx_gen.axi_lite_rx_valid_i_4_n_0\
    );
\axi_lite_rx_gen.axi_lite_rx_valid_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \^data_out_reg[27]_0\(10),
      I1 => \^data_out_reg[27]_0\(13),
      I2 => \^data_out_reg[27]_0\(14),
      I3 => \^data_out_reg[27]_0\(12),
      I4 => \axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0\,
      I5 => \^data_out_reg[27]_0\(11),
      O => \axi_lite_rx_gen.axi_lite_rx_valid_i_5_n_0\
    );
\axi_lite_rx_gen.axi_lite_rx_valid_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \^data_out_reg[27]_0\(5),
      I1 => \^data_out_reg[27]_0\(8),
      I2 => \^data_out_reg[27]_0\(9),
      I3 => \^data_out_reg[27]_0\(7),
      I4 => \axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0\,
      I5 => \^data_out_reg[27]_0\(6),
      O => \axi_lite_rx_gen.axi_lite_rx_valid_i_6_n_0\
    );
\axi_lite_rx_gen.axi_lite_rx_valid_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00FF000F00FE00"
    )
        port map (
      I0 => \^data_out_reg[27]_0\(4),
      I1 => rx_dec_data(28),
      I2 => \^data_out_reg[27]_0\(19),
      I3 => rx_ch0_valid,
      I4 => \^data_out_reg[27]_0\(18),
      I5 => \^data_out_reg[27]_0\(27),
      O => \axi_lite_rx_gen.axi_lite_rx_valid_i_7_n_0\
    );
\axi_lite_rx_gen.axi_lite_rx_valid_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_ch0_valid,
      I1 => \^data_out_reg[27]_0\(18),
      O => \axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0\
    );
ch0_valid0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => rx_phy_ready,
      I1 => rx_user_data_valid_flop,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(4),
      O => \ch0_valid0__0\
    );
ch0_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ch0_valid0__0\,
      Q => rx_ch0_valid,
      R => rx_user_reset
    );
ch1_valid0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => rx_phy_ready,
      I1 => rx_user_data_valid_flop,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(4),
      O => \ch1_valid0__0\
    );
ch1_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ch1_valid0__0\,
      Q => aw_ch_data_valid,
      R => rx_user_reset
    );
ch2_valid0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => rx_phy_ready,
      I1 => rx_user_data_valid_flop,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      O => \ch2_valid0__0\
    );
ch2_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ch2_valid0__0\,
      Q => ar_ch_data_valid,
      R => rx_user_reset
    );
ch3_valid0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rx_phy_ready,
      I1 => rx_user_data_valid_flop,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(4),
      O => \ch3_valid0__0\
    );
ch3_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ch3_valid0__0\,
      Q => wd_ch_data_valid,
      R => rx_user_reset
    );
\ctrl_info_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(2),
      Q => \ctrl_info_reg[1]_0\(0),
      R => rx_user_reset
    );
\ctrl_info_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(3),
      Q => \ctrl_info_reg[1]_0\(1),
      R => rx_user_reset
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(5),
      Q => \^data_out_reg[27]_0\(0),
      R => rx_user_reset
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(15),
      Q => \^data_out_reg[27]_0\(10),
      R => rx_user_reset
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(16),
      Q => \^data_out_reg[27]_0\(11),
      R => rx_user_reset
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(17),
      Q => \^data_out_reg[27]_0\(12),
      R => rx_user_reset
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(18),
      Q => \^data_out_reg[27]_0\(13),
      R => rx_user_reset
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(19),
      Q => \^data_out_reg[27]_0\(14),
      R => rx_user_reset
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(20),
      Q => \^data_out_reg[27]_0\(15),
      R => rx_user_reset
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(21),
      Q => \^data_out_reg[27]_0\(16),
      R => rx_user_reset
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(22),
      Q => \^data_out_reg[27]_0\(17),
      R => rx_user_reset
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(23),
      Q => \^data_out_reg[27]_0\(18),
      R => rx_user_reset
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(24),
      Q => \^data_out_reg[27]_0\(19),
      R => rx_user_reset
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(6),
      Q => \^data_out_reg[27]_0\(1),
      R => rx_user_reset
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(25),
      Q => \^data_out_reg[27]_0\(20),
      R => rx_user_reset
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(26),
      Q => \^data_out_reg[27]_0\(21),
      R => rx_user_reset
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(27),
      Q => \^data_out_reg[27]_0\(22),
      R => rx_user_reset
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(28),
      Q => \^data_out_reg[27]_0\(23),
      R => rx_user_reset
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(29),
      Q => \^data_out_reg[27]_0\(24),
      R => rx_user_reset
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(30),
      Q => \^data_out_reg[27]_0\(25),
      R => rx_user_reset
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(31),
      Q => \^data_out_reg[27]_0\(26),
      R => rx_user_reset
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(32),
      Q => \^data_out_reg[27]_0\(27),
      R => rx_user_reset
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(33),
      Q => rx_dec_data(28),
      R => rx_user_reset
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(7),
      Q => \^data_out_reg[27]_0\(2),
      R => rx_user_reset
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(8),
      Q => \^data_out_reg[27]_0\(3),
      R => rx_user_reset
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(9),
      Q => \^data_out_reg[27]_0\(4),
      R => rx_user_reset
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(10),
      Q => \^data_out_reg[27]_0\(5),
      R => rx_user_reset
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(11),
      Q => \^data_out_reg[27]_0\(6),
      R => rx_user_reset
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(12),
      Q => \^data_out_reg[27]_0\(7),
      R => rx_user_reset
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(13),
      Q => \^data_out_reg[27]_0\(8),
      R => rx_user_reset
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(14),
      Q => \^data_out_reg[27]_0\(9),
      R => rx_user_reset
    );
\intr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \intr_data[3]_i_2_n_0\,
      I1 => \intr_data[3]_i_3_n_0\,
      I2 => \intr_data[3]_i_4_n_0\,
      I3 => \intr_data[3]_i_5_n_0\,
      O => \data_out_reg[19]_0\(0)
    );
\intr_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^data_out_reg[27]_0\(19),
      I1 => \^data_out_reg[27]_0\(20),
      I2 => \^data_out_reg[27]_0\(17),
      I3 => \^data_out_reg[27]_0\(18),
      I4 => \^data_out_reg[27]_0\(22),
      I5 => \^data_out_reg[27]_0\(21),
      O => \intr_data[3]_i_2_n_0\
    );
\intr_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^data_out_reg[27]_0\(25),
      I1 => \^data_out_reg[27]_0\(26),
      I2 => \^data_out_reg[27]_0\(23),
      I3 => \^data_out_reg[27]_0\(24),
      I4 => rx_dec_data(28),
      I5 => \^data_out_reg[27]_0\(27),
      O => \intr_data[3]_i_3_n_0\
    );
\intr_data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^data_out_reg[27]_0\(13),
      I1 => \^data_out_reg[27]_0\(14),
      I2 => \^data_out_reg[27]_0\(11),
      I3 => \^data_out_reg[27]_0\(12),
      I4 => \^data_out_reg[27]_0\(16),
      I5 => \^data_out_reg[27]_0\(15),
      O => \intr_data[3]_i_4_n_0\
    );
\intr_data[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rx_ch0_valid,
      I1 => \^data_out_reg[27]_0\(7),
      I2 => \^data_out_reg[27]_0\(8),
      I3 => \^data_out_reg[27]_0\(10),
      I4 => \^data_out_reg[27]_0\(9),
      O => \intr_data[3]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_ar_seq is
  port (
    use_ar_channel : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    use_ar_channel_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_ar_seq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_ar_seq is
  signal next_use_ar_channel : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "WAIT_R:10,WAIT_AR:01";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "WAIT_R:10,WAIT_AR:01";
begin
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88880FFF0000"
    )
        port map (
      I0 => Q(0),
      I1 => s_axi_lite_rready,
      I2 => s_axi_lite_arvalid,
      I3 => use_ar_channel_reg_0,
      I4 => state(0),
      I5 => state(1),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7777F0000000"
    )
        port map (
      I0 => Q(0),
      I1 => s_axi_lite_rready,
      I2 => s_axi_lite_arvalid,
      I3 => use_ar_channel_reg_0,
      I4 => state(0),
      I5 => state(1),
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => state(0),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      R => SR(0)
    );
use_ar_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088880FFF0000"
    )
        port map (
      I0 => Q(0),
      I1 => s_axi_lite_rready,
      I2 => s_axi_lite_arvalid,
      I3 => use_ar_channel_reg_0,
      I4 => state(0),
      I5 => state(1),
      O => next_use_ar_channel
    );
use_ar_channel_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_use_ar_channel,
      Q => use_ar_channel,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_aw_seq is
  port (
    use_aw_channel : out STD_LOGIC;
    use_w_channel : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_bready : in STD_LOGIC;
    \next_use_aw_channel1__0\ : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    use_w_channel_reg_0 : in STD_LOGIC;
    \next_use_w_channel1__0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_aw_seq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_aw_seq is
  signal next_use_aw_channel : STD_LOGIC;
  signal next_use_w_channel : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "WAIT_W:010,WAIT_B:100,WAIT_AW:001";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "WAIT_W:010,WAIT_B:100,WAIT_AW:001";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "WAIT_W:010,WAIT_B:100,WAIT_AW:001";
begin
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF880F00"
    )
        port map (
      I0 => Q(0),
      I1 => s_axi_lite_bready,
      I2 => \next_use_aw_channel1__0\,
      I3 => state(0),
      I4 => state(2),
      I5 => state(1),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF770000F000"
    )
        port map (
      I0 => s_axi_lite_wvalid,
      I1 => use_w_channel_reg_0,
      I2 => \next_use_aw_channel1__0\,
      I3 => state(0),
      I4 => state(2),
      I5 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F0FF770000"
    )
        port map (
      I0 => Q(0),
      I1 => s_axi_lite_bready,
      I2 => \next_use_w_channel1__0\,
      I3 => state(0),
      I4 => state(2),
      I5 => state(1),
      O => \state[2]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => state(2),
      R => SR(0)
    );
use_aw_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00008800"
    )
        port map (
      I0 => Q(0),
      I1 => s_axi_lite_bready,
      I2 => \next_use_aw_channel1__0\,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => next_use_aw_channel
    );
use_aw_channel_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_use_aw_channel,
      Q => use_aw_channel,
      R => SR(0)
    );
use_w_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000770000"
    )
        port map (
      I0 => s_axi_lite_wvalid,
      I1 => use_w_channel_reg_0,
      I2 => \next_use_aw_channel1__0\,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => next_use_w_channel
    );
use_w_channel_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_use_w_channel,
      Q => use_w_channel,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_decoder is
  port (
    axi_rvalid_rs : out STD_LOGIC;
    axi_bvalid_rs : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ch0_data_out_reg[33]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    axi_rready_rs : in STD_LOGIC;
    empty : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ch0_valid_out_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    axi_bready_rs : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_decoder is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^axi_rvalid_rs\ : STD_LOGIC;
  signal ch0_valid_out_i_2_n_0 : STD_LOGIC;
  signal ch1_valid_out_i_2_n_0 : STD_LOGIC;
  signal next_ch0_data_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal next_ch0_valid_out : STD_LOGIC;
  signal next_ch1_valid_out : STD_LOGIC;
  signal next_rx_fifo_re : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rx_fifo_re : STD_LOGIC;
  signal rx_fifo_re_i_2_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[5]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ch0_valid_out_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ch1_valid_out_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of rx_fifo_re_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state[0]_i_1__5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state[2]_i_1__1\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001";
  attribute SOFT_HLUTNM of \xpm_fifo_async_inst_i_2__2\ : label is "soft_lutpair2";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  axi_rvalid_rs <= \^axi_rvalid_rs\;
\ch0_data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => next_ch0_data_out(1)
    );
\ch0_data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => state(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => next_ch0_data_out(31)
    );
\ch0_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(0),
      Q => \ch0_data_out_reg[33]_0\(0),
      R => SR(0)
    );
\ch0_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(10),
      Q => \ch0_data_out_reg[33]_0\(10),
      R => SR(0)
    );
\ch0_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(11),
      Q => \ch0_data_out_reg[33]_0\(11),
      R => SR(0)
    );
\ch0_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(12),
      Q => \ch0_data_out_reg[33]_0\(12),
      R => SR(0)
    );
\ch0_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(13),
      Q => \ch0_data_out_reg[33]_0\(13),
      R => SR(0)
    );
\ch0_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(14),
      Q => \ch0_data_out_reg[33]_0\(14),
      R => SR(0)
    );
\ch0_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(15),
      Q => \ch0_data_out_reg[33]_0\(15),
      R => SR(0)
    );
\ch0_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(16),
      Q => \ch0_data_out_reg[33]_0\(16),
      R => SR(0)
    );
\ch0_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(17),
      Q => \ch0_data_out_reg[33]_0\(17),
      R => SR(0)
    );
\ch0_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(0),
      Q => \ch0_data_out_reg[33]_0\(18),
      R => SR(0)
    );
\ch0_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(1),
      Q => \ch0_data_out_reg[33]_0\(19),
      R => SR(0)
    );
\ch0_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(1),
      Q => \ch0_data_out_reg[33]_0\(1),
      R => SR(0)
    );
\ch0_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(2),
      Q => \ch0_data_out_reg[33]_0\(20),
      R => SR(0)
    );
\ch0_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(3),
      Q => \ch0_data_out_reg[33]_0\(21),
      R => SR(0)
    );
\ch0_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(4),
      Q => \ch0_data_out_reg[33]_0\(22),
      R => SR(0)
    );
\ch0_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(5),
      Q => \ch0_data_out_reg[33]_0\(23),
      R => SR(0)
    );
\ch0_data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(6),
      Q => \ch0_data_out_reg[33]_0\(24),
      R => SR(0)
    );
\ch0_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(7),
      Q => \ch0_data_out_reg[33]_0\(25),
      R => SR(0)
    );
\ch0_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(8),
      Q => \ch0_data_out_reg[33]_0\(26),
      R => SR(0)
    );
\ch0_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(9),
      Q => \ch0_data_out_reg[33]_0\(27),
      R => SR(0)
    );
\ch0_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(10),
      Q => \ch0_data_out_reg[33]_0\(28),
      R => SR(0)
    );
\ch0_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(11),
      Q => \ch0_data_out_reg[33]_0\(29),
      R => SR(0)
    );
\ch0_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(2),
      Q => \ch0_data_out_reg[33]_0\(2),
      R => SR(0)
    );
\ch0_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(12),
      Q => \ch0_data_out_reg[33]_0\(30),
      R => SR(0)
    );
\ch0_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(13),
      Q => \ch0_data_out_reg[33]_0\(31),
      R => SR(0)
    );
\ch0_data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(14),
      Q => \ch0_data_out_reg[33]_0\(32),
      R => SR(0)
    );
\ch0_data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(31),
      D => dout(15),
      Q => \ch0_data_out_reg[33]_0\(33),
      R => SR(0)
    );
\ch0_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(3),
      Q => \ch0_data_out_reg[33]_0\(3),
      R => SR(0)
    );
\ch0_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(4),
      Q => \ch0_data_out_reg[33]_0\(4),
      R => SR(0)
    );
\ch0_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(5),
      Q => \ch0_data_out_reg[33]_0\(5),
      R => SR(0)
    );
\ch0_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(6),
      Q => \ch0_data_out_reg[33]_0\(6),
      R => SR(0)
    );
\ch0_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(7),
      Q => \ch0_data_out_reg[33]_0\(7),
      R => SR(0)
    );
\ch0_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(8),
      Q => \ch0_data_out_reg[33]_0\(8),
      R => SR(0)
    );
\ch0_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_ch0_data_out(1),
      D => dout(9),
      Q => \ch0_data_out_reg[33]_0\(9),
      R => SR(0)
    );
ch0_valid_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101000F010100000"
    )
        port map (
      I0 => axi_rready_rs,
      I1 => \^q\(1),
      I2 => ch0_valid_out_i_2_n_0,
      I3 => dout(18),
      I4 => \^q\(2),
      I5 => ch0_valid_out_reg_0,
      O => next_ch0_valid_out
    );
ch0_valid_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(1),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => ch0_valid_out_i_2_n_0
    );
ch0_valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_ch0_valid_out,
      Q => \^axi_rvalid_rs\,
      R => SR(0)
    );
ch1_valid_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10F0100010001000"
    )
        port map (
      I0 => axi_bready_rs,
      I1 => \^q\(1),
      I2 => ch1_valid_out_i_2_n_0,
      I3 => \^q\(3),
      I4 => dout(18),
      I5 => ch0_valid_out_reg_0,
      O => next_ch1_valid_out
    );
ch1_valid_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(1),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(2),
      O => ch1_valid_out_i_2_n_0
    );
ch1_valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_ch1_valid_out,
      Q => axi_bvalid_rs,
      R => SR(0)
    );
rx_fifo_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \^q\(4),
      I1 => state(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => empty,
      I5 => rx_fifo_re_i_2_n_0,
      O => next_rx_fifo_re
    );
rx_fifo_re_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => rx_fifo_re_i_2_n_0
    );
rx_fifo_re_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_rx_fifo_re,
      Q => rx_fifo_re,
      R => SR(0)
    );
\state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => \^q\(2),
      I2 => axi_rready_rs,
      I3 => \^q\(3),
      I4 => axi_bready_rs,
      O => next_state(0)
    );
\state[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => empty,
      O => next_state(1)
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => empty,
      I1 => \^q\(1),
      I2 => state(1),
      O => next_state(2)
    );
\state[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \state[5]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__1_n_0\,
      D => next_state(0),
      Q => \^q\(0),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__1_n_0\,
      D => next_state(1),
      Q => state(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__1_n_0\,
      D => next_state(2),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__1_n_0\,
      D => D(0),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__1_n_0\,
      D => D(1),
      Q => \^q\(3),
      R => SR(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__1_n_0\,
      D => D(2),
      Q => \^q\(4),
      R => SR(0)
    );
\storage_data2[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_rs\,
      I1 => axi_rready_rs,
      O => E(0)
    );
\xpm_fifo_async_inst_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_fifo_re,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_tdm is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    ch1_ready_out_reg_0 : out STD_LOGIC;
    ch2_ready_out_reg_0 : out STD_LOGIC;
    tx_fifo_we : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_use_aw_channel1__0\ : out STD_LOGIC;
    \next_use_w_channel1__0\ : out STD_LOGIC;
    \tx_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    tx_fifo_we_reg_0 : in STD_LOGIC;
    use_w_channel : in STD_LOGIC;
    \next_send_ready1__0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    use_ar_channel : in STD_LOGIC;
    use_aw_channel : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_tdm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_tdm is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch0_ready_out_i_2_n_0 : STD_LOGIC;
  signal ch1_ready_out_i_2_n_0 : STD_LOGIC;
  signal \^ch2_ready_out_reg_0\ : STD_LOGIC;
  signal next_ch0_ready_out : STD_LOGIC;
  signal next_ch1_ready_out : STD_LOGIC;
  signal next_ch2_ready_out : STD_LOGIC;
  signal next_send_ready : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_tx_data : STD_LOGIC;
  signal next_tx_fifo_we : STD_LOGIC;
  signal next_wait_count : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal send_ready : STD_LOGIC;
  signal send_ready_i_2_n_0 : STD_LOGIC;
  signal send_ready_i_4_n_0 : STD_LOGIC;
  signal send_ready_i_5_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data[9]_i_3_n_0\ : STD_LOGIC;
  signal tx_fifo_we_i_3_n_0 : STD_LOGIC;
  signal \wait_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[7]\ : STD_LOGIC;
  signal wait_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ch0_ready_out_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of ch1_ready_out_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of ch2_ready_out_i_1 : label is "soft_lutpair64";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "S2:000100,S3:001000,S4:010000,S5:100000,S0:000001,S1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "S2:000100,S3:001000,S4:010000,S5:100000,S0:000001,S1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "S2:000100,S3:001000,S4:010000,S5:100000,S0:000001,S1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "S2:000100,S3:001000,S4:010000,S5:100000,S0:000001,S1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "S2:000100,S3:001000,S4:010000,S5:100000,S0:000001,S1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "S2:000100,S3:001000,S4:010000,S5:100000,S0:000001,S1:000010";
  attribute SOFT_HLUTNM of \tx_data[11]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tx_data[16]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tx_data[17]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tx_data[18]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tx_data[19]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tx_data[9]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of tx_fifo_we_i_3 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \wait_count[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wait_count[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wait_count[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wait_count[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wait_count[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wait_count[8]_i_2\ : label is "soft_lutpair69";
begin
  Q(0) <= \^q\(0);
  ch2_ready_out_reg_0 <= \^ch2_ready_out_reg_0\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
ch0_ready_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => send_ready,
      I1 => state(5),
      I2 => state(1),
      I3 => state(0),
      I4 => ch0_ready_out_i_2_n_0,
      O => next_ch0_ready_out
    );
ch0_ready_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(3),
      I1 => \^q\(0),
      I2 => state(2),
      O => ch0_ready_out_i_2_n_0
    );
ch0_ready_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_ch0_ready_out,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
ch1_ready_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => send_ready,
      I1 => \^q\(0),
      I2 => ch1_ready_out_i_2_n_0,
      I3 => state(0),
      I4 => state(3),
      I5 => state(2),
      O => next_ch1_ready_out
    );
ch1_ready_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(5),
      I1 => state(1),
      O => ch1_ready_out_i_2_n_0
    );
ch1_ready_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_ch1_ready_out,
      Q => ch1_ready_out_reg_0,
      R => SR(0)
    );
ch2_ready_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => state(5),
      I1 => send_ready,
      I2 => state(0),
      I3 => state(1),
      I4 => ch0_ready_out_i_2_n_0,
      O => next_ch2_ready_out
    );
ch2_ready_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_ch2_ready_out,
      Q => \^ch2_ready_out_reg_0\,
      R => SR(0)
    );
send_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => send_ready_i_2_n_0,
      I1 => use_w_channel,
      I2 => \^q\(0),
      I3 => s_axi_lite_wvalid,
      I4 => \next_send_ready1__0\,
      I5 => send_ready_i_4_n_0,
      O => next_send_ready
    );
send_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => \^q\(0),
      I5 => state(5),
      O => send_ready_i_2_n_0
    );
send_ready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => send_ready_i_5_n_0,
      I1 => prog_full,
      I2 => wr_rst_busy,
      I3 => s_axi_lite_arvalid,
      I4 => state(2),
      I5 => use_ar_channel,
      O => send_ready_i_4_n_0
    );
send_ready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => wait_done,
      I1 => s_axi_lite_awvalid,
      I2 => use_aw_channel,
      I3 => state(0),
      I4 => wr_rst_busy,
      I5 => prog_full,
      O => send_ready_i_5_n_0
    );
send_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_send_ready,
      Q => send_ready,
      R => SR(0)
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wait_done,
      I1 => state(0),
      I2 => state(5),
      O => next_state(0)
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => wait_done,
      I1 => state(5),
      I2 => state(1),
      I3 => state(2),
      I4 => \^q\(0),
      I5 => state(3),
      O => next_state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_lite_awvalid,
      I1 => \^s_axi_lite_awready\,
      O => \next_use_aw_channel1__0\
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_lite_wvalid,
      I1 => \^ch2_ready_out_reg_0\,
      O => \next_use_w_channel1__0\
    );
\state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => \^q\(0),
      I4 => state(5),
      I5 => state(3),
      O => \state[5]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__0_n_0\,
      D => next_state(0),
      Q => state(0),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__0_n_0\,
      D => next_state(1),
      Q => state(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__0_n_0\,
      D => state(1),
      Q => state(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__0_n_0\,
      D => state(2),
      Q => state(3),
      R => SR(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__0_n_0\,
      D => state(3),
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \state[5]_i_1__0_n_0\,
      D => \^q\(0),
      Q => state(5),
      R => SR(0)
    );
\tx_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[0]_i_2_n_0\,
      I1 => s_axi_lite_araddr(18),
      I2 => state(3),
      I3 => s_axi_lite_araddr(0),
      I4 => state(2),
      I5 => \tx_data[0]_i_3_n_0\,
      O => \tx_data[0]_i_1_n_0\
    );
\tx_data[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(18),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(0),
      I3 => state(0),
      O => \tx_data[0]_i_2_n_0\
    );
\tx_data[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(18),
      I1 => state(5),
      I2 => s_axi_lite_wdata(0),
      I3 => \^q\(0),
      O => \tx_data[0]_i_3_n_0\
    );
\tx_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[10]_i_2_n_0\,
      I1 => s_axi_lite_araddr(28),
      I2 => state(3),
      I3 => s_axi_lite_araddr(10),
      I4 => state(2),
      I5 => \tx_data[10]_i_3_n_0\,
      O => \tx_data[10]_i_1_n_0\
    );
\tx_data[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(28),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(10),
      I3 => state(0),
      O => \tx_data[10]_i_2_n_0\
    );
\tx_data[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(28),
      I1 => state(5),
      I2 => s_axi_lite_wdata(10),
      I3 => \^q\(0),
      O => \tx_data[10]_i_3_n_0\
    );
\tx_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[11]_i_2_n_0\,
      I1 => s_axi_lite_araddr(29),
      I2 => state(3),
      I3 => s_axi_lite_araddr(11),
      I4 => state(2),
      I5 => \tx_data[11]_i_3_n_0\,
      O => \tx_data[11]_i_1_n_0\
    );
\tx_data[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(29),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(11),
      I3 => state(0),
      O => \tx_data[11]_i_2_n_0\
    );
\tx_data[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(29),
      I1 => state(5),
      I2 => s_axi_lite_wdata(11),
      I3 => \^q\(0),
      O => \tx_data[11]_i_3_n_0\
    );
\tx_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[12]_i_2_n_0\,
      I1 => s_axi_lite_araddr(30),
      I2 => state(3),
      I3 => s_axi_lite_araddr(12),
      I4 => state(2),
      I5 => \tx_data[12]_i_3_n_0\,
      O => \tx_data[12]_i_1_n_0\
    );
\tx_data[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(30),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(12),
      I3 => state(0),
      O => \tx_data[12]_i_2_n_0\
    );
\tx_data[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(30),
      I1 => state(5),
      I2 => s_axi_lite_wdata(12),
      I3 => \^q\(0),
      O => \tx_data[12]_i_3_n_0\
    );
\tx_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[13]_i_2_n_0\,
      I1 => s_axi_lite_araddr(31),
      I2 => state(3),
      I3 => s_axi_lite_araddr(13),
      I4 => state(2),
      I5 => \tx_data[13]_i_3_n_0\,
      O => \tx_data[13]_i_1_n_0\
    );
\tx_data[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(31),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(13),
      I3 => state(0),
      O => \tx_data[13]_i_2_n_0\
    );
\tx_data[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(31),
      I1 => state(5),
      I2 => s_axi_lite_wdata(13),
      I3 => \^q\(0),
      O => \tx_data[13]_i_3_n_0\
    );
\tx_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[14]_i_2_n_0\,
      I1 => s_axi_lite_arprot(0),
      I2 => state(3),
      I3 => s_axi_lite_araddr(14),
      I4 => state(2),
      I5 => \tx_data[14]_i_3_n_0\,
      O => \tx_data[14]_i_1_n_0\
    );
\tx_data[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awprot(0),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(14),
      I3 => state(0),
      O => \tx_data[14]_i_2_n_0\
    );
\tx_data[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wstrb(0),
      I1 => state(5),
      I2 => s_axi_lite_wdata(14),
      I3 => \^q\(0),
      O => \tx_data[14]_i_3_n_0\
    );
\tx_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[15]_i_2_n_0\,
      I1 => s_axi_lite_arprot(1),
      I2 => state(3),
      I3 => s_axi_lite_araddr(15),
      I4 => state(2),
      I5 => \tx_data[15]_i_3_n_0\,
      O => \tx_data[15]_i_1_n_0\
    );
\tx_data[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awprot(1),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(15),
      I3 => state(0),
      O => \tx_data[15]_i_2_n_0\
    );
\tx_data[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wstrb(1),
      I1 => state(5),
      I2 => s_axi_lite_wdata(15),
      I3 => \^q\(0),
      O => \tx_data[15]_i_3_n_0\
    );
\tx_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_lite_wdata(16),
      I2 => state(5),
      I3 => s_axi_lite_wstrb(2),
      I4 => \tx_data[16]_i_2_n_0\,
      O => \tx_data[16]_i_1_n_0\
    );
\tx_data[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_araddr(16),
      I1 => state(2),
      I2 => s_axi_lite_awaddr(16),
      I3 => state(0),
      O => \tx_data[16]_i_2_n_0\
    );
\tx_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_lite_wdata(17),
      I2 => state(5),
      I3 => s_axi_lite_wstrb(3),
      I4 => \tx_data[17]_i_2_n_0\,
      O => \tx_data[17]_i_1_n_0\
    );
\tx_data[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_araddr(17),
      I1 => state(2),
      I2 => s_axi_lite_awaddr(17),
      I3 => state(0),
      O => \tx_data[17]_i_2_n_0\
    );
\tx_data[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => \tx_data[18]_i_1_n_0\
    );
\tx_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => ch0_ready_out_i_2_n_0,
      I1 => wait_done,
      I2 => state(0),
      I3 => state(1),
      I4 => state(5),
      I5 => \tx_data[19]_i_3_n_0\,
      O => next_tx_data
    );
\tx_data[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(5),
      O => \tx_data[19]_i_2_n_0\
    );
\tx_data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
        port map (
      I0 => state(3),
      I1 => state(5),
      I2 => \^q\(0),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \tx_data[19]_i_3_n_0\
    );
\tx_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[1]_i_2_n_0\,
      I1 => s_axi_lite_araddr(19),
      I2 => state(3),
      I3 => s_axi_lite_araddr(1),
      I4 => state(2),
      I5 => \tx_data[1]_i_3_n_0\,
      O => \tx_data[1]_i_1_n_0\
    );
\tx_data[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(19),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(1),
      I3 => state(0),
      O => \tx_data[1]_i_2_n_0\
    );
\tx_data[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(19),
      I1 => state(5),
      I2 => s_axi_lite_wdata(1),
      I3 => \^q\(0),
      O => \tx_data[1]_i_3_n_0\
    );
\tx_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[2]_i_2_n_0\,
      I1 => s_axi_lite_araddr(20),
      I2 => state(3),
      I3 => s_axi_lite_araddr(2),
      I4 => state(2),
      I5 => \tx_data[2]_i_3_n_0\,
      O => \tx_data[2]_i_1_n_0\
    );
\tx_data[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(20),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(2),
      I3 => state(0),
      O => \tx_data[2]_i_2_n_0\
    );
\tx_data[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(20),
      I1 => state(5),
      I2 => s_axi_lite_wdata(2),
      I3 => \^q\(0),
      O => \tx_data[2]_i_3_n_0\
    );
\tx_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[3]_i_2_n_0\,
      I1 => s_axi_lite_araddr(21),
      I2 => state(3),
      I3 => s_axi_lite_araddr(3),
      I4 => state(2),
      I5 => \tx_data[3]_i_3_n_0\,
      O => \tx_data[3]_i_1_n_0\
    );
\tx_data[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(21),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(3),
      I3 => state(0),
      O => \tx_data[3]_i_2_n_0\
    );
\tx_data[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(21),
      I1 => state(5),
      I2 => s_axi_lite_wdata(3),
      I3 => \^q\(0),
      O => \tx_data[3]_i_3_n_0\
    );
\tx_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[4]_i_2_n_0\,
      I1 => s_axi_lite_araddr(22),
      I2 => state(3),
      I3 => s_axi_lite_araddr(4),
      I4 => state(2),
      I5 => \tx_data[4]_i_3_n_0\,
      O => \tx_data[4]_i_1_n_0\
    );
\tx_data[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(22),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(4),
      I3 => state(0),
      O => \tx_data[4]_i_2_n_0\
    );
\tx_data[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(22),
      I1 => state(5),
      I2 => s_axi_lite_wdata(4),
      I3 => \^q\(0),
      O => \tx_data[4]_i_3_n_0\
    );
\tx_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[5]_i_2_n_0\,
      I1 => s_axi_lite_araddr(23),
      I2 => state(3),
      I3 => s_axi_lite_araddr(5),
      I4 => state(2),
      I5 => \tx_data[5]_i_3_n_0\,
      O => \tx_data[5]_i_1_n_0\
    );
\tx_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(23),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(5),
      I3 => state(0),
      O => \tx_data[5]_i_2_n_0\
    );
\tx_data[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(23),
      I1 => state(5),
      I2 => s_axi_lite_wdata(5),
      I3 => \^q\(0),
      O => \tx_data[5]_i_3_n_0\
    );
\tx_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[6]_i_2_n_0\,
      I1 => s_axi_lite_araddr(24),
      I2 => state(3),
      I3 => s_axi_lite_araddr(6),
      I4 => state(2),
      I5 => \tx_data[6]_i_3_n_0\,
      O => \tx_data[6]_i_1_n_0\
    );
\tx_data[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(24),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(6),
      I3 => state(0),
      O => \tx_data[6]_i_2_n_0\
    );
\tx_data[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(24),
      I1 => state(5),
      I2 => s_axi_lite_wdata(6),
      I3 => \^q\(0),
      O => \tx_data[6]_i_3_n_0\
    );
\tx_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[7]_i_2_n_0\,
      I1 => s_axi_lite_araddr(25),
      I2 => state(3),
      I3 => s_axi_lite_araddr(7),
      I4 => state(2),
      I5 => \tx_data[7]_i_3_n_0\,
      O => \tx_data[7]_i_1_n_0\
    );
\tx_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(25),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(7),
      I3 => state(0),
      O => \tx_data[7]_i_2_n_0\
    );
\tx_data[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(25),
      I1 => state(5),
      I2 => s_axi_lite_wdata(7),
      I3 => \^q\(0),
      O => \tx_data[7]_i_3_n_0\
    );
\tx_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[8]_i_2_n_0\,
      I1 => s_axi_lite_araddr(26),
      I2 => state(3),
      I3 => s_axi_lite_araddr(8),
      I4 => state(2),
      I5 => \tx_data[8]_i_3_n_0\,
      O => \tx_data[8]_i_1_n_0\
    );
\tx_data[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(26),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(8),
      I3 => state(0),
      O => \tx_data[8]_i_2_n_0\
    );
\tx_data[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(26),
      I1 => state(5),
      I2 => s_axi_lite_wdata(8),
      I3 => \^q\(0),
      O => \tx_data[8]_i_3_n_0\
    );
\tx_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_data[9]_i_2_n_0\,
      I1 => s_axi_lite_araddr(27),
      I2 => state(3),
      I3 => s_axi_lite_araddr(9),
      I4 => state(2),
      I5 => \tx_data[9]_i_3_n_0\,
      O => \tx_data[9]_i_1_n_0\
    );
\tx_data[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_awaddr(27),
      I1 => state(1),
      I2 => s_axi_lite_awaddr(9),
      I3 => state(0),
      O => \tx_data[9]_i_2_n_0\
    );
\tx_data[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_lite_wdata(27),
      I1 => state(5),
      I2 => s_axi_lite_wdata(9),
      I3 => \^q\(0),
      O => \tx_data[9]_i_3_n_0\
    );
\tx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[0]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(0),
      R => SR(0)
    );
\tx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[10]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(10),
      R => SR(0)
    );
\tx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[11]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(11),
      R => SR(0)
    );
\tx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[12]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(12),
      R => SR(0)
    );
\tx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[13]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(13),
      R => SR(0)
    );
\tx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[14]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(14),
      R => SR(0)
    );
\tx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[15]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(15),
      R => SR(0)
    );
\tx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[16]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(16),
      R => SR(0)
    );
\tx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[17]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(17),
      R => SR(0)
    );
\tx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[18]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(18),
      R => SR(0)
    );
\tx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[19]_i_2_n_0\,
      Q => \tx_data_reg[19]_0\(19),
      R => SR(0)
    );
\tx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[1]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(1),
      R => SR(0)
    );
\tx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[2]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(2),
      R => SR(0)
    );
\tx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[3]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(3),
      R => SR(0)
    );
\tx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[4]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(4),
      R => SR(0)
    );
\tx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[5]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(5),
      R => SR(0)
    );
\tx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[6]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(6),
      R => SR(0)
    );
\tx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[7]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(7),
      R => SR(0)
    );
\tx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[8]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(8),
      R => SR(0)
    );
\tx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_tx_data,
      D => \tx_data[9]_i_1_n_0\,
      Q => \tx_data_reg[19]_0\(9),
      R => SR(0)
    );
tx_fifo_we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA0AAAAAA80"
    )
        port map (
      I0 => send_ready_i_2_n_0,
      I1 => state(1),
      I2 => send_ready,
      I3 => tx_fifo_we_reg_0,
      I4 => send_ready_i_4_n_0,
      I5 => tx_fifo_we_i_3_n_0,
      O => next_tx_fifo_we
    );
tx_fifo_we_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(3),
      I1 => state(5),
      O => tx_fifo_we_i_3_n_0
    );
tx_fifo_we_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => next_tx_fifo_we,
      Q => tx_fifo_we,
      R => SR(0)
    );
\wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_count_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_count_reg_n_0_[0]\,
      I1 => \wait_count_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_count_reg_n_0_[0]\,
      I1 => \wait_count_reg_n_0_[1]\,
      I2 => \wait_count_reg_n_0_[2]\,
      O => p_0_in(2)
    );
\wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wait_count_reg_n_0_[1]\,
      I1 => \wait_count_reg_n_0_[0]\,
      I2 => \wait_count_reg_n_0_[2]\,
      I3 => \wait_count_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wait_count_reg_n_0_[2]\,
      I1 => \wait_count_reg_n_0_[0]\,
      I2 => \wait_count_reg_n_0_[1]\,
      I3 => \wait_count_reg_n_0_[3]\,
      I4 => \wait_count_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wait_count_reg_n_0_[3]\,
      I1 => \wait_count_reg_n_0_[1]\,
      I2 => \wait_count_reg_n_0_[0]\,
      I3 => \wait_count_reg_n_0_[2]\,
      I4 => \wait_count_reg_n_0_[4]\,
      I5 => \wait_count_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\wait_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_count[8]_i_3_n_0\,
      I1 => \wait_count_reg_n_0_[6]\,
      O => p_0_in(6)
    );
\wait_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_count[8]_i_3_n_0\,
      I1 => \wait_count_reg_n_0_[6]\,
      I2 => \wait_count_reg_n_0_[7]\,
      O => p_0_in(7)
    );
\wait_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => state(5),
      I1 => state(1),
      I2 => state(0),
      I3 => wait_done,
      I4 => ch0_ready_out_i_2_n_0,
      O => next_wait_count
    );
\wait_count[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \wait_count_reg_n_0_[6]\,
      I1 => \wait_count[8]_i_3_n_0\,
      I2 => \wait_count_reg_n_0_[7]\,
      O => p_0_in(8)
    );
\wait_count[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wait_count_reg_n_0_[5]\,
      I1 => \wait_count_reg_n_0_[3]\,
      I2 => \wait_count_reg_n_0_[1]\,
      I3 => \wait_count_reg_n_0_[0]\,
      I4 => \wait_count_reg_n_0_[2]\,
      I5 => \wait_count_reg_n_0_[4]\,
      O => \wait_count[8]_i_3_n_0\
    );
\wait_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_wait_count,
      D => p_0_in(0),
      Q => \wait_count_reg_n_0_[0]\,
      R => SR(0)
    );
\wait_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_wait_count,
      D => p_0_in(1),
      Q => \wait_count_reg_n_0_[1]\,
      R => SR(0)
    );
\wait_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_wait_count,
      D => p_0_in(2),
      Q => \wait_count_reg_n_0_[2]\,
      R => SR(0)
    );
\wait_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_wait_count,
      D => p_0_in(3),
      Q => \wait_count_reg_n_0_[3]\,
      R => SR(0)
    );
\wait_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_wait_count,
      D => p_0_in(4),
      Q => \wait_count_reg_n_0_[4]\,
      R => SR(0)
    );
\wait_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_wait_count,
      D => p_0_in(5),
      Q => \wait_count_reg_n_0_[5]\,
      R => SR(0)
    );
\wait_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_wait_count,
      D => p_0_in(6),
      Q => \wait_count_reg_n_0_[6]\,
      R => SR(0)
    );
\wait_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_wait_count,
      D => p_0_in(7),
      Q => \wait_count_reg_n_0_[7]\,
      R => SR(0)
    );
\wait_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => next_wait_count,
      D => p_0_in(8),
      Q => wait_done,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer is
  port (
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    p_0_in : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_by_2.pack_reg0_reg[27]_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    clk_ph_out : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC;
    aw_ch_data_valid : in STD_LOGIC;
    full : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer is
  signal \mux_by_2.data_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \mux_by_2.data_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \mux_by_2.data_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\mux_by_2.data_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => wr_rst_busy,
      I2 => aw_ch_data_valid,
      I3 => full,
      I4 => \mux_by_2.data_count_reg_n_0_[0]\,
      O => \mux_by_2.data_count[0]_i_1_n_0\
    );
\mux_by_2.data_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \mux_by_2.data_count_reg_n_0_[0]\,
      I1 => wr_rst_busy,
      I2 => aw_ch_data_valid,
      I3 => full,
      I4 => \^p_0_in\,
      O => \mux_by_2.data_count[1]_i_1_n_0\
    );
\mux_by_2.data_count_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \mux_by_2.data_count[0]_i_1_n_0\,
      Q => \mux_by_2.data_count_reg_n_0_[0]\,
      S => rx_user_reset
    );
\mux_by_2.data_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \mux_by_2.data_count[1]_i_1_n_0\,
      Q => \^p_0_in\,
      R => rx_user_reset
    );
\mux_by_2.pack_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(0),
      Q => Q(0),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(10),
      Q => Q(10),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(11),
      Q => Q(11),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(12),
      Q => Q(12),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(13),
      Q => Q(13),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(14),
      Q => Q(14),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(15),
      Q => Q(15),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(16),
      Q => Q(16),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(17),
      Q => Q(17),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(18),
      Q => Q(18),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(19),
      Q => Q(19),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(1),
      Q => Q(1),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(20),
      Q => Q(20),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(21),
      Q => Q(21),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(22),
      Q => Q(22),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(23),
      Q => Q(23),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(24),
      Q => Q(24),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(25),
      Q => Q(25),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(26),
      Q => Q(26),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(27),
      Q => Q(27),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(2),
      Q => Q(2),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(3),
      Q => Q(3),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(4),
      Q => Q(4),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(5),
      Q => Q(5),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(6),
      Q => Q(6),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(7),
      Q => Q(7),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(8),
      Q => Q(8),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer_35 is
  port (
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    p_0_in : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_by_2.pack_reg0_reg[27]_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    clk_ph_out : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC;
    ar_ch_data_valid : in STD_LOGIC;
    full : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer_35 : entity is "axi_chip2chip_v5_0_6_packer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer_35 is
  signal \mux_by_2.data_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \mux_by_2.data_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \mux_by_2.data_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\mux_by_2.data_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => wr_rst_busy,
      I2 => ar_ch_data_valid,
      I3 => full,
      I4 => \mux_by_2.data_count_reg_n_0_[0]\,
      O => \mux_by_2.data_count[0]_i_1_n_0\
    );
\mux_by_2.data_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \mux_by_2.data_count_reg_n_0_[0]\,
      I1 => wr_rst_busy,
      I2 => ar_ch_data_valid,
      I3 => full,
      I4 => \^p_0_in\,
      O => \mux_by_2.data_count[1]_i_1_n_0\
    );
\mux_by_2.data_count_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \mux_by_2.data_count[0]_i_1_n_0\,
      Q => \mux_by_2.data_count_reg_n_0_[0]\,
      S => rx_user_reset
    );
\mux_by_2.data_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \mux_by_2.data_count[1]_i_1_n_0\,
      Q => \^p_0_in\,
      R => rx_user_reset
    );
\mux_by_2.pack_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(0),
      Q => Q(0),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(10),
      Q => Q(10),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(11),
      Q => Q(11),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(12),
      Q => Q(12),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(13),
      Q => Q(13),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(14),
      Q => Q(14),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(15),
      Q => Q(15),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(16),
      Q => Q(16),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(17),
      Q => Q(17),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(18),
      Q => Q(18),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(19),
      Q => Q(19),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(1),
      Q => Q(1),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(20),
      Q => Q(20),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(21),
      Q => Q(21),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(22),
      Q => Q(22),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(23),
      Q => Q(23),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(24),
      Q => Q(24),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(25),
      Q => Q(25),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(26),
      Q => Q(26),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(27),
      Q => Q(27),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(2),
      Q => Q(2),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(3),
      Q => Q(3),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(4),
      Q => Q(4),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(5),
      Q => Q(5),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(6),
      Q => Q(6),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(7),
      Q => Q(7),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(8),
      Q => Q(8),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[27]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 18 downto 0 );
    p_0_in : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_by_2.pack_reg0_reg[18]_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clk_ph_out : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC;
    wd_ch_data_valid : in STD_LOGIC;
    full : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer__parameterized0\ : entity is "axi_chip2chip_v5_0_6_packer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer__parameterized0\ is
  signal \mux_by_2.data_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \mux_by_2.data_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \mux_by_2.data_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\mux_by_2.data_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => wr_rst_busy,
      I2 => wd_ch_data_valid,
      I3 => full,
      I4 => \mux_by_2.data_count_reg_n_0_[0]\,
      O => \mux_by_2.data_count[0]_i_1_n_0\
    );
\mux_by_2.data_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \mux_by_2.data_count_reg_n_0_[0]\,
      I1 => wr_rst_busy,
      I2 => wd_ch_data_valid,
      I3 => full,
      I4 => \^p_0_in\,
      O => \mux_by_2.data_count[1]_i_1_n_0\
    );
\mux_by_2.data_count_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \mux_by_2.data_count[0]_i_1_n_0\,
      Q => \mux_by_2.data_count_reg_n_0_[0]\,
      S => rx_user_reset
    );
\mux_by_2.data_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \mux_by_2.data_count[1]_i_1_n_0\,
      Q => \^p_0_in\,
      R => rx_user_reset
    );
\mux_by_2.pack_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(0),
      Q => Q(0),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(10),
      Q => Q(10),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(11),
      Q => Q(11),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(12),
      Q => Q(12),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(13),
      Q => Q(13),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(14),
      Q => Q(14),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(15),
      Q => Q(15),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(16),
      Q => Q(16),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(17),
      Q => Q(17),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(18),
      Q => Q(18),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(1),
      Q => Q(1),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(2),
      Q => Q(2),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(3),
      Q => Q(3),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(4),
      Q => Q(4),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(5),
      Q => Q(5),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(6),
      Q => Q(6),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(7),
      Q => Q(7),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(8),
      Q => Q(8),
      R => '0'
    );
\mux_by_2.pack_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => \mux_by_2.pack_reg0_reg[18]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_calib is
  port (
    flip_type : out STD_LOGIC;
    \deskew_enable_gen.min_flip_0\ : out STD_LOGIC;
    \deskew_enable_gen.min_flip_1\ : out STD_LOGIC;
    calib_done : out STD_LOGIC;
    calib_error : out STD_LOGIC;
    \deskew_enable_gen.p3_val_reg[0]_0\ : out STD_LOGIC;
    \deskew_enable_gen.f3_val_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \deskew_enable_gen.grp_count_reg[3]_0\ : out STD_LOGIC;
    \deskew_enable_gen.grp_count_reg[3]_1\ : out STD_LOGIC;
    \deskew_enable_gen.grp_count_reg[2]_0\ : out STD_LOGIC;
    \deskew_enable_gen.grp_count_reg[2]_1\ : out STD_LOGIC;
    \deskew_enable_gen.grp_count_reg[2]_2\ : out STD_LOGIC;
    \deskew_enable_gen.grp_count_reg[1]_0\ : out STD_LOGIC;
    \deskew_enable_gen.step_count_reg[2]_0\ : out STD_LOGIC;
    \deskew_enable_gen.step_count\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \deskew_enable_gen.delay_tap_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \deskew_enable_gen.grp_count_reg[1]_1\ : out STD_LOGIC;
    \ddr_data_gen.data_dly_reg[23]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \deskew_enable_gen.grp_count_reg[3]_2\ : out STD_LOGIC;
    \deskew_enable_gen.grp_count_reg[1]_2\ : out STD_LOGIC;
    \deskew_enable_gen.grp_count_reg[1]_3\ : out STD_LOGIC;
    \deskew_enable_gen.min_flip_0_reg_0\ : out STD_LOGIC;
    next_calib_done : out STD_LOGIC;
    \deskew_enable_gen.state_reg[3]_0\ : out STD_LOGIC;
    \deskew_enable_gen.state_reg[10]_0\ : out STD_LOGIC;
    \deskew_enable_gen.state_reg[0]_0\ : out STD_LOGIC;
    \deskew_enable_gen.state_reg[1]_0\ : out STD_LOGIC;
    \deskew_enable_gen.data_out_reg[33]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \deskew_enable_gen.delay_load_reg[32]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \deskew_enable_gen.data_out_reg[24]_0\ : out STD_LOGIC;
    \deskew_enable_gen.data_out_reg[24]_1\ : out STD_LOGIC;
    \deskew_enable_gen.data_out_reg[24]_2\ : out STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \f0_val0_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \deskew_enable_gen.f0_val_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p2_val0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deskew_enable_gen.p2_val_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deskew_enable_gen.p2_val_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p1_val0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deskew_enable_gen.p1_val_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deskew_enable_gen.p1_val_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p0_val0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deskew_enable_gen.p0_val_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deskew_enable_gen.p0_val_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \deskew_enable_gen.p3_val_reg0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deskew_enable_gen.p3_val_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deskew_enable_gen.p3_val_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \deskew_enable_gen.flip_type_reg_0\ : in STD_LOGIC;
    \deskew_enable_gen.min_flip_0_reg_1\ : in STD_LOGIC;
    \deskew_enable_gen.min_flip_1_reg_0\ : in STD_LOGIC;
    \deskew_enable_gen.calib_done_reg_0\ : in STD_LOGIC;
    \deskew_enable_gen.calib_error_reg_0\ : in STD_LOGIC;
    calib_start : in STD_LOGIC;
    \ddr_data_gen.data_dly_reg[33]_0\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_calib;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_calib is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ddr_data_gen.data_dly_reg[23]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ddr_data_gen.data_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[16]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[18]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[20]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[22]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[24]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[26]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[28]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[30]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[32]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \ddr_data_gen.data_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal delay_load0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \deskew_enable_gen.calib_done_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.count[0]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.count[1]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.count[2]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.count[2]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.count[2]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.count[2]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.count[2]_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.count[2]_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.count[2]_i_7_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.data_flip_sel\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.data_flip_sel0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.data_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.data_out_reg[33]_0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.data_stage0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.data_stage1\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.data_stage2\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.data_stage_sel0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.data_stage_sel00\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.data_stage_sel0[33]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.data_stage_sel0[33]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.data_stage_sel0[33]_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.data_stage_sel1\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.data_stage_sel10\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.delay_load[14]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_load[26]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_load[32]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_load[32]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[0]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[0]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[0]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[1]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[1]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[1]_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[1]_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[2]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[2]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[2]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[2]_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[3]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[3]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[3]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[3]_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[3]_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_10_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_11_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_12_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_13_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_14_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_15_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_16_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_17_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_18_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_19_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_20_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_21_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_7_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_8_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.delay_tap[4]_i_9_n_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.delay_tap_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deskew_enable_gen.dout_p0_val\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__0_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__0_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__0_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__0_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__1_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__1_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry__1_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.dout_p0_val0_carry_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.f0_val_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f0_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \deskew_enable_gen.f1_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \deskew_enable_gen.f1_val_reg_n_0_[1]\ : STD_LOGIC;
  signal \deskew_enable_gen.f2_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.f3_val_reg0_carry_n_3\ : STD_LOGIC;
  signal \^deskew_enable_gen.f3_val_reg[0]_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_count_mul\ : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^deskew_enable_gen.grp_count_reg[1]_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.grp_count_reg[1]_1\ : STD_LOGIC;
  signal \^deskew_enable_gen.grp_count_reg[1]_2\ : STD_LOGIC;
  signal \^deskew_enable_gen.grp_count_reg[1]_3\ : STD_LOGIC;
  signal \^deskew_enable_gen.grp_count_reg[2]_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.grp_count_reg[2]_1\ : STD_LOGIC;
  signal \^deskew_enable_gen.grp_count_reg[2]_2\ : STD_LOGIC;
  signal \^deskew_enable_gen.grp_count_reg[3]_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.grp_count_reg[3]_1\ : STD_LOGIC;
  signal \^deskew_enable_gen.grp_count_reg[3]_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_flip\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_flip_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_flip_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__0_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__0_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__0_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__0_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__1_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__1_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry__1_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p0_val0_carry_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__0_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__0_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__0_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__0_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__1_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__1_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry__1_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p1_val0_carry_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__0_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry__1_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_10_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_11_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_12_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_7_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_8_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_i_9_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_p3_val0_carry_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.max_value_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deskew_enable_gen.max_value_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deskew_enable_gen.max_value_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.max_value_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.min_flip_0\ : STD_LOGIC;
  signal \deskew_enable_gen.min_flip_0_i_3_n_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.min_flip_0_reg_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.min_flip_1\ : STD_LOGIC;
  signal \deskew_enable_gen.min_value_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deskew_enable_gen.min_value_0[4]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.min_value_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deskew_enable_gen.next_data_stage_sel0\ : STD_LOGIC;
  signal \deskew_enable_gen.next_data_stage_sel1\ : STD_LOGIC;
  signal \deskew_enable_gen.next_delay_tap\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deskew_enable_gen.next_grp_count\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deskew_enable_gen.next_grp_flip\ : STD_LOGIC;
  signal \deskew_enable_gen.next_max_value_0\ : STD_LOGIC;
  signal \deskew_enable_gen.next_max_value_1\ : STD_LOGIC;
  signal \deskew_enable_gen.next_min_value_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deskew_enable_gen.next_min_value_1\ : STD_LOGIC;
  signal \deskew_enable_gen.next_state\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \deskew_enable_gen.p0_val_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.p0_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \deskew_enable_gen.p1_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \deskew_enable_gen.p1_val_reg_n_0_[1]\ : STD_LOGIC;
  signal \deskew_enable_gen.p2_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry_n_1\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry_n_2\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0_carry_n_3\ : STD_LOGIC;
  signal \^deskew_enable_gen.p3_val_reg[0]_0\ : STD_LOGIC;
  signal \deskew_enable_gen.pat_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.pat_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.pat_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.pat_count[2]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.pat_count[2]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.pat_count[2]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.selected_data\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \deskew_enable_gen.state\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \deskew_enable_gen.state[10]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[10]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[11]_i_10_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[11]_i_11_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[11]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[11]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[11]_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[11]_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[11]_i_7_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[11]_i_8_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[11]_i_9_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[1]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[1]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[1]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[2]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[3]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[3]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[3]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[5]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[6]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[8]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[9]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[9]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[9]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.state[9]_i_5_n_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.state_reg[10]_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.step_count\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \deskew_enable_gen.step_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[1]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[1]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[2]_i_2_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[2]_i_3_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[2]_i_4_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[2]_i_5_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[2]_i_6_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count[2]_i_7_n_0\ : STD_LOGIC;
  signal \^deskew_enable_gen.step_count_reg[2]_0\ : STD_LOGIC;
  signal f0_val0 : STD_LOGIC;
  signal \f0_val0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \f0_val0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \f0_val0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \f0_val0_carry__0_n_0\ : STD_LOGIC;
  signal \f0_val0_carry__0_n_1\ : STD_LOGIC;
  signal \f0_val0_carry__0_n_2\ : STD_LOGIC;
  signal \f0_val0_carry__0_n_3\ : STD_LOGIC;
  signal \f0_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \f0_val0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \f0_val0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \f0_val0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \f0_val0_carry__1_n_1\ : STD_LOGIC;
  signal \f0_val0_carry__1_n_2\ : STD_LOGIC;
  signal \f0_val0_carry__1_n_3\ : STD_LOGIC;
  signal f0_val0_carry_i_2_n_0 : STD_LOGIC;
  signal f0_val0_carry_i_3_n_0 : STD_LOGIC;
  signal f0_val0_carry_i_4_n_0 : STD_LOGIC;
  signal f0_val0_carry_n_0 : STD_LOGIC;
  signal f0_val0_carry_n_1 : STD_LOGIC;
  signal f0_val0_carry_n_2 : STD_LOGIC;
  signal f0_val0_carry_n_3 : STD_LOGIC;
  signal f1_val0 : STD_LOGIC;
  signal \f1_val0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \f1_val0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \f1_val0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \f1_val0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \f1_val0_carry__0_n_0\ : STD_LOGIC;
  signal \f1_val0_carry__0_n_1\ : STD_LOGIC;
  signal \f1_val0_carry__0_n_2\ : STD_LOGIC;
  signal \f1_val0_carry__0_n_3\ : STD_LOGIC;
  signal \f1_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \f1_val0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \f1_val0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \f1_val0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \f1_val0_carry__1_n_1\ : STD_LOGIC;
  signal \f1_val0_carry__1_n_2\ : STD_LOGIC;
  signal \f1_val0_carry__1_n_3\ : STD_LOGIC;
  signal f1_val0_carry_i_1_n_0 : STD_LOGIC;
  signal f1_val0_carry_i_2_n_0 : STD_LOGIC;
  signal f1_val0_carry_i_3_n_0 : STD_LOGIC;
  signal f1_val0_carry_i_4_n_0 : STD_LOGIC;
  signal f1_val0_carry_n_0 : STD_LOGIC;
  signal f1_val0_carry_n_1 : STD_LOGIC;
  signal f1_val0_carry_n_2 : STD_LOGIC;
  signal f1_val0_carry_n_3 : STD_LOGIC;
  signal f2_val0 : STD_LOGIC;
  signal \f2_val0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \f2_val0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \f2_val0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \f2_val0_carry__0_n_0\ : STD_LOGIC;
  signal \f2_val0_carry__0_n_1\ : STD_LOGIC;
  signal \f2_val0_carry__0_n_2\ : STD_LOGIC;
  signal \f2_val0_carry__0_n_3\ : STD_LOGIC;
  signal \f2_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \f2_val0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \f2_val0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \f2_val0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \f2_val0_carry__1_n_1\ : STD_LOGIC;
  signal \f2_val0_carry__1_n_2\ : STD_LOGIC;
  signal \f2_val0_carry__1_n_3\ : STD_LOGIC;
  signal f2_val0_carry_i_1_n_0 : STD_LOGIC;
  signal f2_val0_carry_i_2_n_0 : STD_LOGIC;
  signal f2_val0_carry_i_3_n_0 : STD_LOGIC;
  signal f2_val0_carry_i_4_n_0 : STD_LOGIC;
  signal f2_val0_carry_n_0 : STD_LOGIC;
  signal f2_val0_carry_n_1 : STD_LOGIC;
  signal f2_val0_carry_n_2 : STD_LOGIC;
  signal f2_val0_carry_n_3 : STD_LOGIC;
  signal f3_val : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of f3_val : signal is "true";
  signal \^flip_type\ : STD_LOGIC;
  signal p0_val0 : STD_LOGIC;
  signal \p0_val0_carry__0_n_0\ : STD_LOGIC;
  signal \p0_val0_carry__0_n_1\ : STD_LOGIC;
  signal \p0_val0_carry__0_n_2\ : STD_LOGIC;
  signal \p0_val0_carry__0_n_3\ : STD_LOGIC;
  signal \p0_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p0_val0_carry__1_n_1\ : STD_LOGIC;
  signal \p0_val0_carry__1_n_2\ : STD_LOGIC;
  signal \p0_val0_carry__1_n_3\ : STD_LOGIC;
  signal p0_val0_carry_n_0 : STD_LOGIC;
  signal p0_val0_carry_n_1 : STD_LOGIC;
  signal p0_val0_carry_n_2 : STD_LOGIC;
  signal p0_val0_carry_n_3 : STD_LOGIC;
  signal p1_val0 : STD_LOGIC;
  signal \p1_val0_carry__0_n_0\ : STD_LOGIC;
  signal \p1_val0_carry__0_n_1\ : STD_LOGIC;
  signal \p1_val0_carry__0_n_2\ : STD_LOGIC;
  signal \p1_val0_carry__0_n_3\ : STD_LOGIC;
  signal \p1_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p1_val0_carry__1_n_1\ : STD_LOGIC;
  signal \p1_val0_carry__1_n_2\ : STD_LOGIC;
  signal \p1_val0_carry__1_n_3\ : STD_LOGIC;
  signal p1_val0_carry_n_0 : STD_LOGIC;
  signal p1_val0_carry_n_1 : STD_LOGIC;
  signal p1_val0_carry_n_2 : STD_LOGIC;
  signal p1_val0_carry_n_3 : STD_LOGIC;
  signal p2_val0 : STD_LOGIC;
  signal \p2_val0_carry__0_n_0\ : STD_LOGIC;
  signal \p2_val0_carry__0_n_1\ : STD_LOGIC;
  signal \p2_val0_carry__0_n_2\ : STD_LOGIC;
  signal \p2_val0_carry__0_n_3\ : STD_LOGIC;
  signal \p2_val0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p2_val0_carry__1_n_1\ : STD_LOGIC;
  signal \p2_val0_carry__1_n_2\ : STD_LOGIC;
  signal \p2_val0_carry__1_n_3\ : STD_LOGIC;
  signal p2_val0_carry_n_0 : STD_LOGIC;
  signal p2_val0_carry_n_1 : STD_LOGIC;
  signal p2_val0_carry_n_2 : STD_LOGIC;
  signal p2_val0_carry_n_3 : STD_LOGIC;
  signal p3_val : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of p3_val : signal is "true";
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_2_in5_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal pat_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sio_slav_calib_fsm.master_ack_i_2_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_ack_i_3_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_ack_i_4_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_ack_i_5_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_ack_i_6_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_ack_i_7_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_init_i_2_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_init_i_3_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_init_i_4_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_init_i_5_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_init_i_6_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_init_i_7_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_nack_i_2_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_nack_i_3_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_nack_i_4_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_nack_i_5_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_nack_i_6_n_0\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_nack_i_7_n_0\ : STD_LOGIC;
  signal unalign_data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_deskew_enable_gen.dout_p0_val0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.dout_p0_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.dout_p0_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f3_val_reg0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f3_val_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f3_val_reg0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p0_val0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p0_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p0_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p1_val0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p1_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p1_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p3_val0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p3_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p3_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p3_val_reg0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p3_val_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p3_val_reg0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_f0_val0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_f0_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_f0_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_f1_val0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_f1_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_f1_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_f2_val0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_f2_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_f2_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p0_val0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p0_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p0_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p1_val0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p1_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p1_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p2_val0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_val0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_val0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deskew_enable_gen.calib_done_i_3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[2]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[2]_i_4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[2]_i_5\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[2]_i_7\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[0]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[10]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[11]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[11]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[12]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[13]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[14]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[15]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[15]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[16]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[17]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[18]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[19]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[19]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[1]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[20]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[21]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[22]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[23]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[23]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[24]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[25]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[26]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[27]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[27]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[28]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[29]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[2]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[30]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[31]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[31]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[32]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[33]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[33]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[3]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[4]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[5]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[6]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[7]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[7]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[8]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[9]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[0]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[10]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[12]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[13]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[15]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[18]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[22]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[25]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[27]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[30]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[33]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[3]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[6]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_out[9]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[10]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[11]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[12]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[13]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[14]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[15]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[16]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[17]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[18]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[19]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[1]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[20]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[21]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[22]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[23]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[24]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[25]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[26]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[27]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[28]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[29]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[2]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[30]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[31]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[32]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[33]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[3]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[4]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[5]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[6]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[7]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[8]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[9]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage_sel0[33]_i_4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[32]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[0]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[0]_i_3\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[0]_i_4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[1]_i_3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[1]_i_6\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[2]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[2]_i_5\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[3]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[3]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[3]_i_6\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_10\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_11\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_12\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_17\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_18\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_5\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_7\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_8\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_9\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \deskew_enable_gen.dout_p0_val0_carry__1_i_5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \deskew_enable_gen.dout_p0_val0_carry__1_i_6\ : label is "soft_lutpair342";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \deskew_enable_gen.f0_val_reg[2]_srl2\ : label is "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg ";
  attribute srl_name : string;
  attribute srl_name of \deskew_enable_gen.f0_val_reg[2]_srl2\ : label is "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[2]_srl2 ";
  attribute KEEP : string;
  attribute KEEP of \deskew_enable_gen.f3_val_reg[0]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.f3_val_reg[1]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.f3_val_reg[2]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.f3_val_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \deskew_enable_gen.flip_type_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \deskew_enable_gen.flip_type_i_3\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[1]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[2]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_flip_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p0_val0_carry__0_i_5\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p0_val0_carry_i_5\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry__0_i_10\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry__0_i_7\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry__0_i_8\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry__0_i_9\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry__1_i_5\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry__1_i_7\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry__1_i_8\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry__1_i_9\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry_i_10\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry_i_11\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry_i_12\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry_i_5\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry_i_8\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val0_carry_i_9\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \deskew_enable_gen.max_value_1[0]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \deskew_enable_gen.max_value_1[1]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \deskew_enable_gen.max_value_1[2]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \deskew_enable_gen.max_value_1[3]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \deskew_enable_gen.max_value_1[4]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \deskew_enable_gen.max_value_1[4]_i_4\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[4]_i_2\ : label is "soft_lutpair343";
  attribute srl_bus_name of \deskew_enable_gen.p0_val_reg[2]_srl2\ : label is "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg ";
  attribute srl_name of \deskew_enable_gen.p0_val_reg[2]_srl2\ : label is "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[2]_srl2 ";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[0]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[1]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[2]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \deskew_enable_gen.pat_count[1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \deskew_enable_gen.pat_count[2]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \deskew_enable_gen.pat_count[2]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \deskew_enable_gen.pat_count[2]_i_4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[10]_i_3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[10]_i_4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_11\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_4\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_7\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_8\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[2]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[3]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[3]_i_3\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[4]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[5]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[6]_i_4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[8]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[9]_i_4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[9]_i_5\ : label is "soft_lutpair338";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[0]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[10]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[11]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[1]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[2]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[3]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[4]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[5]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[6]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[7]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[8]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute FSM_ENCODED_STATES of \deskew_enable_gen.state_reg[9]\ : label is "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_6\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of f2_val0_carry_i_5 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \sio_slav_calib_fsm.master_ack_i_6\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sio_slav_calib_fsm.master_nack_i_6\ : label is "soft_lutpair336";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ddr_data_gen.data_dly_reg[23]_0\(1 downto 0) <= \^ddr_data_gen.data_dly_reg[23]_0\(1 downto 0);
  \deskew_enable_gen.data_out_reg[33]_0\(33 downto 0) <= \^deskew_enable_gen.data_out_reg[33]_0\(33 downto 0);
  \deskew_enable_gen.delay_tap_reg[4]_0\(4 downto 0) <= \^deskew_enable_gen.delay_tap_reg[4]_0\(4 downto 0);
  \deskew_enable_gen.f3_val_reg[0]_0\ <= \^deskew_enable_gen.f3_val_reg[0]_0\;
  \deskew_enable_gen.grp_count_reg[1]_0\ <= \^deskew_enable_gen.grp_count_reg[1]_0\;
  \deskew_enable_gen.grp_count_reg[1]_1\ <= \^deskew_enable_gen.grp_count_reg[1]_1\;
  \deskew_enable_gen.grp_count_reg[1]_2\ <= \^deskew_enable_gen.grp_count_reg[1]_2\;
  \deskew_enable_gen.grp_count_reg[1]_3\ <= \^deskew_enable_gen.grp_count_reg[1]_3\;
  \deskew_enable_gen.grp_count_reg[2]_0\ <= \^deskew_enable_gen.grp_count_reg[2]_0\;
  \deskew_enable_gen.grp_count_reg[2]_1\ <= \^deskew_enable_gen.grp_count_reg[2]_1\;
  \deskew_enable_gen.grp_count_reg[2]_2\ <= \^deskew_enable_gen.grp_count_reg[2]_2\;
  \deskew_enable_gen.grp_count_reg[3]_0\ <= \^deskew_enable_gen.grp_count_reg[3]_0\;
  \deskew_enable_gen.grp_count_reg[3]_1\ <= \^deskew_enable_gen.grp_count_reg[3]_1\;
  \deskew_enable_gen.grp_count_reg[3]_2\ <= \^deskew_enable_gen.grp_count_reg[3]_2\;
  \deskew_enable_gen.min_flip_0\ <= \^deskew_enable_gen.min_flip_0\;
  \deskew_enable_gen.min_flip_0_reg_0\ <= \^deskew_enable_gen.min_flip_0_reg_0\;
  \deskew_enable_gen.min_flip_1\ <= \^deskew_enable_gen.min_flip_1\;
  \deskew_enable_gen.p3_val_reg[0]_0\ <= \^deskew_enable_gen.p3_val_reg[0]_0\;
  \deskew_enable_gen.state_reg[10]_0\ <= \^deskew_enable_gen.state_reg[10]_0\;
  \deskew_enable_gen.step_count\(2 downto 0) <= \^deskew_enable_gen.step_count\(2 downto 0);
  \deskew_enable_gen.step_count_reg[2]_0\ <= \^deskew_enable_gen.step_count_reg[2]_0\;
  flip_type <= \^flip_type\;
\ddr_data_gen.data_dly_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(0),
      Q => \ddr_data_gen.data_dly_reg_n_0_[0]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(10),
      Q => \ddr_data_gen.data_dly_reg_n_0_[10]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(11),
      Q => \^ddr_data_gen.data_dly_reg[23]_0\(0),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(12),
      Q => \ddr_data_gen.data_dly_reg_n_0_[12]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(13),
      Q => unalign_data(12),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(14),
      Q => \ddr_data_gen.data_dly_reg_n_0_[14]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(15),
      Q => unalign_data(14),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(16),
      Q => \ddr_data_gen.data_dly_reg_n_0_[16]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(17),
      Q => unalign_data(16),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(18),
      Q => \ddr_data_gen.data_dly_reg_n_0_[18]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(19),
      Q => unalign_data(18),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(1),
      Q => unalign_data(0),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(20),
      Q => \ddr_data_gen.data_dly_reg_n_0_[20]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(21),
      Q => unalign_data(20),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(22),
      Q => \ddr_data_gen.data_dly_reg_n_0_[22]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(23),
      Q => \^ddr_data_gen.data_dly_reg[23]_0\(1),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(24),
      Q => \ddr_data_gen.data_dly_reg_n_0_[24]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(25),
      Q => unalign_data(24),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(26),
      Q => \ddr_data_gen.data_dly_reg_n_0_[26]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(27),
      Q => unalign_data(26),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(28),
      Q => \ddr_data_gen.data_dly_reg_n_0_[28]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(29),
      Q => unalign_data(28),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(2),
      Q => \ddr_data_gen.data_dly_reg_n_0_[2]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(30),
      Q => \ddr_data_gen.data_dly_reg_n_0_[30]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(31),
      Q => unalign_data(30),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(32),
      Q => \ddr_data_gen.data_dly_reg_n_0_[32]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(33),
      Q => unalign_data(32),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(3),
      Q => unalign_data(2),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(4),
      Q => \ddr_data_gen.data_dly_reg_n_0_[4]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(5),
      Q => unalign_data(4),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(6),
      Q => \ddr_data_gen.data_dly_reg_n_0_[6]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(7),
      Q => unalign_data(6),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(8),
      Q => \ddr_data_gen.data_dly_reg_n_0_[8]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \ddr_data_gen.data_dly_reg[33]_0\(9),
      Q => unalign_data(8),
      R => '0'
    );
\deskew_enable_gen.calib_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \deskew_enable_gen.state\(7),
      I1 => \deskew_enable_gen.state\(11),
      I2 => \deskew_enable_gen.calib_done_i_3_n_0\,
      I3 => \deskew_enable_gen.state\(10),
      I4 => \deskew_enable_gen.grp_count[4]_i_4_n_0\,
      I5 => \deskew_enable_gen.state[11]_i_8_n_0\,
      O => next_calib_done
    );
\deskew_enable_gen.calib_done_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deskew_enable_gen.state\(8),
      I1 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.calib_done_i_3_n_0\
    );
\deskew_enable_gen.calib_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.calib_done_reg_0\,
      Q => calib_done,
      R => SR(0)
    );
\deskew_enable_gen.calib_error_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.calib_error_reg_0\,
      Q => calib_error,
      R => SR(0)
    );
\deskew_enable_gen.count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \deskew_enable_gen.count[2]_i_2_n_0\,
      I1 => \deskew_enable_gen.count[2]_i_3_n_0\,
      I2 => count(0),
      O => \deskew_enable_gen.count[0]_i_1_n_0\
    );
\deskew_enable_gen.count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
        port map (
      I0 => count(0),
      I1 => \deskew_enable_gen.count[2]_i_2_n_0\,
      I2 => \deskew_enable_gen.count[2]_i_3_n_0\,
      I3 => count(1),
      O => \deskew_enable_gen.count[1]_i_1_n_0\
    );
\deskew_enable_gen.count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0800"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \deskew_enable_gen.count[2]_i_2_n_0\,
      I3 => \deskew_enable_gen.count[2]_i_3_n_0\,
      I4 => count(2),
      O => \deskew_enable_gen.count[2]_i_1_n_0\
    );
\deskew_enable_gen.count[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BB0B"
    )
        port map (
      I0 => \deskew_enable_gen.state[6]_i_4_n_0\,
      I1 => \deskew_enable_gen.state[2]_i_2_n_0\,
      I2 => \deskew_enable_gen.state\(3),
      I3 => \deskew_enable_gen.state\(2),
      I4 => \deskew_enable_gen.state\(1),
      O => \deskew_enable_gen.count[2]_i_2_n_0\
    );
\deskew_enable_gen.count[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F000008800000"
    )
        port map (
      I0 => \deskew_enable_gen.count[2]_i_4_n_0\,
      I1 => \deskew_enable_gen.count[2]_i_5_n_0\,
      I2 => \deskew_enable_gen.state\(1),
      I3 => \deskew_enable_gen.state\(0),
      I4 => \deskew_enable_gen.count[2]_i_6_n_0\,
      I5 => \deskew_enable_gen.count[2]_i_7_n_0\,
      O => \deskew_enable_gen.count[2]_i_3_n_0\
    );
\deskew_enable_gen.count[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deskew_enable_gen.state\(4),
      I1 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.count[2]_i_4_n_0\
    );
\deskew_enable_gen.count[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deskew_enable_gen.state\(2),
      I1 => \deskew_enable_gen.state\(3),
      O => \deskew_enable_gen.count[2]_i_5_n_0\
    );
\deskew_enable_gen.count[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \deskew_enable_gen.state\(10),
      I1 => \deskew_enable_gen.state\(11),
      I2 => \deskew_enable_gen.state\(5),
      I3 => \deskew_enable_gen.state\(6),
      I4 => \deskew_enable_gen.state\(7),
      I5 => \deskew_enable_gen.state\(8),
      O => \deskew_enable_gen.count[2]_i_6_n_0\
    );
\deskew_enable_gen.count[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \deskew_enable_gen.state\(2),
      I1 => \deskew_enable_gen.state\(3),
      I2 => \deskew_enable_gen.state\(4),
      I3 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.count[2]_i_7_n_0\
    );
\deskew_enable_gen.count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.count[0]_i_1_n_0\,
      Q => count(0),
      R => SR(0)
    );
\deskew_enable_gen.count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.count[1]_i_1_n_0\,
      Q => count(1),
      R => SR(0)
    );
\deskew_enable_gen.count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.count[2]_i_1_n_0\,
      Q => count(2),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(0),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(0)
    );
\deskew_enable_gen.data_flip_sel[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(10),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(10)
    );
\deskew_enable_gen.data_flip_sel[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(11),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(11)
    );
\deskew_enable_gen.data_flip_sel[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^deskew_enable_gen.grp_count_reg[2]_2\
    );
\deskew_enable_gen.data_flip_sel[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(12),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(12)
    );
\deskew_enable_gen.data_flip_sel[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(13),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(13)
    );
\deskew_enable_gen.data_flip_sel[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(14),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(14)
    );
\deskew_enable_gen.data_flip_sel[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(15),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(15)
    );
\deskew_enable_gen.data_flip_sel[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^deskew_enable_gen.grp_count_reg[2]_0\
    );
\deskew_enable_gen.data_flip_sel[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(16),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(16)
    );
\deskew_enable_gen.data_flip_sel[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(17),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(17)
    );
\deskew_enable_gen.data_flip_sel[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(18),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(18)
    );
\deskew_enable_gen.data_flip_sel[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(19),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(19)
    );
\deskew_enable_gen.data_flip_sel[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(0),
      O => \^deskew_enable_gen.grp_count_reg[1]_1\
    );
\deskew_enable_gen.data_flip_sel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(1),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(1)
    );
\deskew_enable_gen.data_flip_sel[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(20),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(20)
    );
\deskew_enable_gen.data_flip_sel[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(21),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(21)
    );
\deskew_enable_gen.data_flip_sel[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(22),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(22)
    );
\deskew_enable_gen.data_flip_sel[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(23),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(23)
    );
\deskew_enable_gen.data_flip_sel[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      O => \^deskew_enable_gen.grp_count_reg[1]_2\
    );
\deskew_enable_gen.data_flip_sel[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(24),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(24)
    );
\deskew_enable_gen.data_flip_sel[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(25),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(25)
    );
\deskew_enable_gen.data_flip_sel[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(26),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(26)
    );
\deskew_enable_gen.data_flip_sel[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(27),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(27)
    );
\deskew_enable_gen.data_flip_sel[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      O => \^deskew_enable_gen.grp_count_reg[3]_1\
    );
\deskew_enable_gen.data_flip_sel[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(28),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(28)
    );
\deskew_enable_gen.data_flip_sel[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(29),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(29)
    );
\deskew_enable_gen.data_flip_sel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(2),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(2)
    );
\deskew_enable_gen.data_flip_sel[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(30),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(30)
    );
\deskew_enable_gen.data_flip_sel[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(31),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(31)
    );
\deskew_enable_gen.data_flip_sel[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      O => \^deskew_enable_gen.grp_count_reg[2]_1\
    );
\deskew_enable_gen.data_flip_sel[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(32),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(32)
    );
\deskew_enable_gen.data_flip_sel[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(33),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(33)
    );
\deskew_enable_gen.data_flip_sel[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      O => \^deskew_enable_gen.grp_count_reg[1]_3\
    );
\deskew_enable_gen.data_flip_sel[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(3),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(3)
    );
\deskew_enable_gen.data_flip_sel[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(4),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(4)
    );
\deskew_enable_gen.data_flip_sel[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(5),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(5)
    );
\deskew_enable_gen.data_flip_sel[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(6),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(6)
    );
\deskew_enable_gen.data_flip_sel[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(7),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(7)
    );
\deskew_enable_gen.data_flip_sel[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(0),
      O => \^deskew_enable_gen.grp_count_reg[1]_0\
    );
\deskew_enable_gen.data_flip_sel[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(8),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(8)
    );
\deskew_enable_gen.data_flip_sel[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \deskew_enable_gen.data_flip_sel\(9),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      I2 => \deskew_enable_gen.grp_flip\,
      O => \deskew_enable_gen.data_flip_sel0\(9)
    );
\deskew_enable_gen.data_flip_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(0),
      Q => \deskew_enable_gen.data_flip_sel\(0),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(10),
      Q => \deskew_enable_gen.data_flip_sel\(10),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(11),
      Q => \deskew_enable_gen.data_flip_sel\(11),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(12),
      Q => \deskew_enable_gen.data_flip_sel\(12),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(13),
      Q => \deskew_enable_gen.data_flip_sel\(13),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(14),
      Q => \deskew_enable_gen.data_flip_sel\(14),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(15),
      Q => \deskew_enable_gen.data_flip_sel\(15),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(16),
      Q => \deskew_enable_gen.data_flip_sel\(16),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(17),
      Q => \deskew_enable_gen.data_flip_sel\(17),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(18),
      Q => \deskew_enable_gen.data_flip_sel\(18),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(19),
      Q => \deskew_enable_gen.data_flip_sel\(19),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(1),
      Q => \deskew_enable_gen.data_flip_sel\(1),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(20),
      Q => \deskew_enable_gen.data_flip_sel\(20),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(21),
      Q => \deskew_enable_gen.data_flip_sel\(21),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(22),
      Q => \deskew_enable_gen.data_flip_sel\(22),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(23),
      Q => \deskew_enable_gen.data_flip_sel\(23),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(24),
      Q => \deskew_enable_gen.data_flip_sel\(24),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(25),
      Q => \deskew_enable_gen.data_flip_sel\(25),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(26),
      Q => \deskew_enable_gen.data_flip_sel\(26),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(27),
      Q => \deskew_enable_gen.data_flip_sel\(27),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(28),
      Q => \deskew_enable_gen.data_flip_sel\(28),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(29),
      Q => \deskew_enable_gen.data_flip_sel\(29),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(2),
      Q => \deskew_enable_gen.data_flip_sel\(2),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(30),
      Q => \deskew_enable_gen.data_flip_sel\(30),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(31),
      Q => \deskew_enable_gen.data_flip_sel\(31),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(32),
      Q => \deskew_enable_gen.data_flip_sel\(32),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(33),
      Q => \deskew_enable_gen.data_flip_sel\(33),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(3),
      Q => \deskew_enable_gen.data_flip_sel\(3),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(4),
      Q => \deskew_enable_gen.data_flip_sel\(4),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(5),
      Q => \deskew_enable_gen.data_flip_sel\(5),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(6),
      Q => \deskew_enable_gen.data_flip_sel\(6),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(7),
      Q => \deskew_enable_gen.data_flip_sel\(7),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(8),
      Q => \deskew_enable_gen.data_flip_sel\(8),
      R => SR(0)
    );
\deskew_enable_gen.data_flip_sel_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_flip_sel0\(9),
      Q => \deskew_enable_gen.data_flip_sel\(9),
      R => SR(0)
    );
\deskew_enable_gen.data_out[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[0]_i_2_n_0\,
      O => \deskew_enable_gen.selected_data\(0)
    );
\deskew_enable_gen.data_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(0),
      I1 => \deskew_enable_gen.data_stage2\(0),
      I2 => \deskew_enable_gen.data_stage_sel0\(0),
      I3 => \deskew_enable_gen.data_stage_sel1\(0),
      I4 => \deskew_enable_gen.data_stage0\(0),
      O => \deskew_enable_gen.data_out[0]_i_2_n_0\
    );
\deskew_enable_gen.data_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(10),
      I1 => \deskew_enable_gen.data_stage_sel1\(10),
      I2 => \deskew_enable_gen.data_stage_sel0\(10),
      I3 => \deskew_enable_gen.data_stage2\(10),
      I4 => \deskew_enable_gen.data_stage1\(10),
      O => \deskew_enable_gen.selected_data\(10)
    );
\deskew_enable_gen.data_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(11),
      I1 => \deskew_enable_gen.data_stage2\(11),
      I2 => \deskew_enable_gen.data_stage_sel0\(11),
      I3 => \deskew_enable_gen.data_stage_sel1\(11),
      I4 => \deskew_enable_gen.data_stage0\(11),
      O => \deskew_enable_gen.selected_data\(11)
    );
\deskew_enable_gen.data_out[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[12]_i_2_n_0\,
      O => \deskew_enable_gen.selected_data\(12)
    );
\deskew_enable_gen.data_out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(12),
      I1 => \deskew_enable_gen.data_stage2\(12),
      I2 => \deskew_enable_gen.data_stage_sel0\(12),
      I3 => \deskew_enable_gen.data_stage_sel1\(12),
      I4 => \deskew_enable_gen.data_stage0\(12),
      O => \deskew_enable_gen.data_out[12]_i_2_n_0\
    );
\deskew_enable_gen.data_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(13),
      I1 => \deskew_enable_gen.data_stage_sel1\(13),
      I2 => \deskew_enable_gen.data_stage_sel0\(13),
      I3 => \deskew_enable_gen.data_stage2\(13),
      I4 => \deskew_enable_gen.data_stage1\(13),
      O => \deskew_enable_gen.selected_data\(13)
    );
\deskew_enable_gen.data_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(14),
      I1 => \deskew_enable_gen.data_stage2\(14),
      I2 => \deskew_enable_gen.data_stage_sel0\(14),
      I3 => \deskew_enable_gen.data_stage_sel1\(14),
      I4 => \deskew_enable_gen.data_stage0\(14),
      O => \deskew_enable_gen.selected_data\(14)
    );
\deskew_enable_gen.data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(15),
      I1 => \deskew_enable_gen.data_stage_sel1\(15),
      I2 => \deskew_enable_gen.data_stage_sel0\(15),
      I3 => \deskew_enable_gen.data_stage2\(15),
      I4 => \deskew_enable_gen.data_stage1\(15),
      O => \deskew_enable_gen.selected_data\(15)
    );
\deskew_enable_gen.data_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(16),
      I1 => \deskew_enable_gen.data_stage2\(16),
      I2 => \deskew_enable_gen.data_stage_sel0\(16),
      I3 => \deskew_enable_gen.data_stage_sel1\(16),
      I4 => \deskew_enable_gen.data_stage0\(16),
      O => \deskew_enable_gen.selected_data\(16)
    );
\deskew_enable_gen.data_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(17),
      I1 => \deskew_enable_gen.data_stage2\(17),
      I2 => \deskew_enable_gen.data_stage_sel0\(17),
      I3 => \deskew_enable_gen.data_stage_sel1\(17),
      I4 => \deskew_enable_gen.data_stage0\(17),
      O => \deskew_enable_gen.selected_data\(17)
    );
\deskew_enable_gen.data_out[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(18),
      I1 => \deskew_enable_gen.data_stage_sel1\(18),
      I2 => \deskew_enable_gen.data_stage_sel0\(18),
      I3 => \deskew_enable_gen.data_stage2\(18),
      I4 => \deskew_enable_gen.data_stage1\(18),
      O => \deskew_enable_gen.selected_data\(18)
    );
\deskew_enable_gen.data_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(19),
      I1 => \deskew_enable_gen.data_stage2\(19),
      I2 => \deskew_enable_gen.data_stage_sel0\(19),
      I3 => \deskew_enable_gen.data_stage_sel1\(19),
      I4 => \deskew_enable_gen.data_stage0\(19),
      O => \deskew_enable_gen.selected_data\(19)
    );
\deskew_enable_gen.data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(1),
      I1 => \deskew_enable_gen.data_stage_sel1\(1),
      I2 => \deskew_enable_gen.data_stage_sel0\(1),
      I3 => \deskew_enable_gen.data_stage2\(1),
      I4 => \deskew_enable_gen.data_stage1\(1),
      O => \deskew_enable_gen.selected_data\(1)
    );
\deskew_enable_gen.data_out[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(20),
      I1 => \deskew_enable_gen.data_stage2\(20),
      I2 => \deskew_enable_gen.data_stage_sel0\(20),
      I3 => \deskew_enable_gen.data_stage_sel1\(20),
      I4 => \deskew_enable_gen.data_stage0\(20),
      O => \deskew_enable_gen.selected_data\(20)
    );
\deskew_enable_gen.data_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(21),
      I1 => \deskew_enable_gen.data_stage2\(21),
      I2 => \deskew_enable_gen.data_stage_sel0\(21),
      I3 => \deskew_enable_gen.data_stage_sel1\(21),
      I4 => \deskew_enable_gen.data_stage0\(21),
      O => \deskew_enable_gen.selected_data\(21)
    );
\deskew_enable_gen.data_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(22),
      I1 => \deskew_enable_gen.data_stage_sel1\(22),
      I2 => \deskew_enable_gen.data_stage_sel0\(22),
      I3 => \deskew_enable_gen.data_stage2\(22),
      I4 => \deskew_enable_gen.data_stage1\(22),
      O => \deskew_enable_gen.selected_data\(22)
    );
\deskew_enable_gen.data_out[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(23),
      I1 => \deskew_enable_gen.data_stage_sel1\(23),
      I2 => \deskew_enable_gen.data_stage_sel0\(23),
      I3 => \deskew_enable_gen.data_stage2\(23),
      I4 => \deskew_enable_gen.data_stage1\(23),
      O => \deskew_enable_gen.selected_data\(23)
    );
\deskew_enable_gen.data_out[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[24]_i_2_n_0\,
      O => \deskew_enable_gen.selected_data\(24)
    );
\deskew_enable_gen.data_out[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(24),
      I1 => \deskew_enable_gen.data_stage2\(24),
      I2 => \deskew_enable_gen.data_stage_sel0\(24),
      I3 => \deskew_enable_gen.data_stage_sel1\(24),
      I4 => \deskew_enable_gen.data_stage0\(24),
      O => \deskew_enable_gen.data_out[24]_i_2_n_0\
    );
\deskew_enable_gen.data_out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(25),
      I1 => \deskew_enable_gen.data_stage_sel1\(25),
      I2 => \deskew_enable_gen.data_stage_sel0\(25),
      I3 => \deskew_enable_gen.data_stage2\(25),
      I4 => \deskew_enable_gen.data_stage1\(25),
      O => \deskew_enable_gen.selected_data\(25)
    );
\deskew_enable_gen.data_out[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(26),
      I1 => \deskew_enable_gen.data_stage2\(26),
      I2 => \deskew_enable_gen.data_stage_sel0\(26),
      I3 => \deskew_enable_gen.data_stage_sel1\(26),
      I4 => \deskew_enable_gen.data_stage0\(26),
      O => \deskew_enable_gen.selected_data\(26)
    );
\deskew_enable_gen.data_out[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(27),
      I1 => \deskew_enable_gen.data_stage_sel1\(27),
      I2 => \deskew_enable_gen.data_stage_sel0\(27),
      I3 => \deskew_enable_gen.data_stage2\(27),
      I4 => \deskew_enable_gen.data_stage1\(27),
      O => \deskew_enable_gen.selected_data\(27)
    );
\deskew_enable_gen.data_out[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(28),
      I1 => \deskew_enable_gen.data_stage2\(28),
      I2 => \deskew_enable_gen.data_stage_sel0\(28),
      I3 => \deskew_enable_gen.data_stage_sel1\(28),
      I4 => \deskew_enable_gen.data_stage0\(28),
      O => \deskew_enable_gen.selected_data\(28)
    );
\deskew_enable_gen.data_out[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(29),
      I1 => \deskew_enable_gen.data_stage2\(29),
      I2 => \deskew_enable_gen.data_stage_sel0\(29),
      I3 => \deskew_enable_gen.data_stage_sel1\(29),
      I4 => \deskew_enable_gen.data_stage0\(29),
      O => \deskew_enable_gen.selected_data\(29)
    );
\deskew_enable_gen.data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(2),
      I1 => \deskew_enable_gen.data_stage2\(2),
      I2 => \deskew_enable_gen.data_stage_sel0\(2),
      I3 => \deskew_enable_gen.data_stage_sel1\(2),
      I4 => \deskew_enable_gen.data_stage0\(2),
      O => \deskew_enable_gen.selected_data\(2)
    );
\deskew_enable_gen.data_out[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(30),
      I1 => \deskew_enable_gen.data_stage_sel1\(30),
      I2 => \deskew_enable_gen.data_stage_sel0\(30),
      I3 => \deskew_enable_gen.data_stage2\(30),
      I4 => \deskew_enable_gen.data_stage1\(30),
      O => \deskew_enable_gen.selected_data\(30)
    );
\deskew_enable_gen.data_out[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(31),
      I1 => \deskew_enable_gen.data_stage_sel1\(31),
      I2 => \deskew_enable_gen.data_stage_sel0\(31),
      I3 => \deskew_enable_gen.data_stage2\(31),
      I4 => \deskew_enable_gen.data_stage1\(31),
      O => \deskew_enable_gen.selected_data\(31)
    );
\deskew_enable_gen.data_out[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(32),
      I1 => \deskew_enable_gen.data_stage2\(32),
      I2 => \deskew_enable_gen.data_stage_sel0\(32),
      I3 => \deskew_enable_gen.data_stage_sel1\(32),
      I4 => \deskew_enable_gen.data_stage0\(32),
      O => \deskew_enable_gen.selected_data\(32)
    );
\deskew_enable_gen.data_out[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(33),
      I1 => \deskew_enable_gen.data_stage_sel1\(33),
      I2 => \deskew_enable_gen.data_stage_sel0\(33),
      I3 => \deskew_enable_gen.data_stage2\(33),
      I4 => \deskew_enable_gen.data_stage1\(33),
      O => \deskew_enable_gen.selected_data\(33)
    );
\deskew_enable_gen.data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(3),
      I1 => \deskew_enable_gen.data_stage_sel1\(3),
      I2 => \deskew_enable_gen.data_stage_sel0\(3),
      I3 => \deskew_enable_gen.data_stage2\(3),
      I4 => \deskew_enable_gen.data_stage1\(3),
      O => \deskew_enable_gen.selected_data\(3)
    );
\deskew_enable_gen.data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(4),
      I1 => \deskew_enable_gen.data_stage2\(4),
      I2 => \deskew_enable_gen.data_stage_sel0\(4),
      I3 => \deskew_enable_gen.data_stage_sel1\(4),
      I4 => \deskew_enable_gen.data_stage0\(4),
      O => \deskew_enable_gen.selected_data\(4)
    );
\deskew_enable_gen.data_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(5),
      I1 => \deskew_enable_gen.data_stage2\(5),
      I2 => \deskew_enable_gen.data_stage_sel0\(5),
      I3 => \deskew_enable_gen.data_stage_sel1\(5),
      I4 => \deskew_enable_gen.data_stage0\(5),
      O => \deskew_enable_gen.selected_data\(5)
    );
\deskew_enable_gen.data_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(6),
      I1 => \deskew_enable_gen.data_stage_sel1\(6),
      I2 => \deskew_enable_gen.data_stage_sel0\(6),
      I3 => \deskew_enable_gen.data_stage2\(6),
      I4 => \deskew_enable_gen.data_stage1\(6),
      O => \deskew_enable_gen.selected_data\(6)
    );
\deskew_enable_gen.data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(7),
      I1 => \deskew_enable_gen.data_stage_sel1\(7),
      I2 => \deskew_enable_gen.data_stage_sel0\(7),
      I3 => \deskew_enable_gen.data_stage2\(7),
      I4 => \deskew_enable_gen.data_stage1\(7),
      O => \deskew_enable_gen.selected_data\(7)
    );
\deskew_enable_gen.data_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(8),
      I1 => \deskew_enable_gen.data_stage2\(8),
      I2 => \deskew_enable_gen.data_stage_sel0\(8),
      I3 => \deskew_enable_gen.data_stage_sel1\(8),
      I4 => \deskew_enable_gen.data_stage0\(8),
      O => \deskew_enable_gen.selected_data\(8)
    );
\deskew_enable_gen.data_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(9),
      I1 => \deskew_enable_gen.data_stage_sel1\(9),
      I2 => \deskew_enable_gen.data_stage_sel0\(9),
      I3 => \deskew_enable_gen.data_stage2\(9),
      I4 => \deskew_enable_gen.data_stage1\(9),
      O => \deskew_enable_gen.selected_data\(9)
    );
\deskew_enable_gen.data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(0),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(0),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(10),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(10),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(11),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(11),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(12),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(12),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(13),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(13),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(14),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(14),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(15),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(15),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(16),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(16),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(17),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(17),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(18),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(18),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(19),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(19),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(1),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(1),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(20),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(20),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(21),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(21),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(22),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(22),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(23),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(23),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(24),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(24),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(25),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(25),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(26),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(26),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(27),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(27),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(28),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(28),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(29),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(29),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(2),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(2),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(30),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(30),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(31),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(31),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(32),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(32),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(33),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(33),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(3),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(3),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(4),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(4),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(5),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(5),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(6),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(6),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(7),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(7),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(8),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(8),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.selected_data\(9),
      Q => \^deskew_enable_gen.data_out_reg[33]_0\(9),
      R => '0'
    );
\deskew_enable_gen.data_stage1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(0),
      I1 => \deskew_enable_gen.data_flip_sel\(0),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[0]\,
      O => \deskew_enable_gen.data_stage0\(0)
    );
\deskew_enable_gen.data_stage1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ddr_data_gen.data_dly_reg[23]_0\(0),
      I1 => \deskew_enable_gen.data_flip_sel\(10),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[10]\,
      O => \deskew_enable_gen.data_stage0\(10)
    );
\deskew_enable_gen.data_stage1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(10),
      I1 => \deskew_enable_gen.data_flip_sel\(11),
      I2 => \^ddr_data_gen.data_dly_reg[23]_0\(0),
      O => \deskew_enable_gen.data_stage0\(11)
    );
\deskew_enable_gen.data_stage1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(12),
      I1 => \deskew_enable_gen.data_flip_sel\(12),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[12]\,
      O => \deskew_enable_gen.data_stage0\(12)
    );
\deskew_enable_gen.data_stage1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(12),
      I1 => \deskew_enable_gen.data_flip_sel\(13),
      I2 => unalign_data(12),
      O => \deskew_enable_gen.data_stage0\(13)
    );
\deskew_enable_gen.data_stage1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(14),
      I1 => \deskew_enable_gen.data_flip_sel\(14),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[14]\,
      O => \deskew_enable_gen.data_stage0\(14)
    );
\deskew_enable_gen.data_stage1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(14),
      I1 => \deskew_enable_gen.data_flip_sel\(15),
      I2 => unalign_data(14),
      O => \deskew_enable_gen.data_stage0\(15)
    );
\deskew_enable_gen.data_stage1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(16),
      I1 => \deskew_enable_gen.data_flip_sel\(16),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[16]\,
      O => \deskew_enable_gen.data_stage0\(16)
    );
\deskew_enable_gen.data_stage1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(16),
      I1 => \deskew_enable_gen.data_flip_sel\(17),
      I2 => unalign_data(16),
      O => \deskew_enable_gen.data_stage0\(17)
    );
\deskew_enable_gen.data_stage1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(18),
      I1 => \deskew_enable_gen.data_flip_sel\(18),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[18]\,
      O => \deskew_enable_gen.data_stage0\(18)
    );
\deskew_enable_gen.data_stage1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(18),
      I1 => \deskew_enable_gen.data_flip_sel\(19),
      I2 => unalign_data(18),
      O => \deskew_enable_gen.data_stage0\(19)
    );
\deskew_enable_gen.data_stage1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(0),
      I1 => \deskew_enable_gen.data_flip_sel\(1),
      I2 => unalign_data(0),
      O => \deskew_enable_gen.data_stage0\(1)
    );
\deskew_enable_gen.data_stage1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(20),
      I1 => \deskew_enable_gen.data_flip_sel\(20),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[20]\,
      O => \deskew_enable_gen.data_stage0\(20)
    );
\deskew_enable_gen.data_stage1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(20),
      I1 => \deskew_enable_gen.data_flip_sel\(21),
      I2 => unalign_data(20),
      O => \deskew_enable_gen.data_stage0\(21)
    );
\deskew_enable_gen.data_stage1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ddr_data_gen.data_dly_reg[23]_0\(1),
      I1 => \deskew_enable_gen.data_flip_sel\(22),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[22]\,
      O => \deskew_enable_gen.data_stage0\(22)
    );
\deskew_enable_gen.data_stage1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(22),
      I1 => \deskew_enable_gen.data_flip_sel\(23),
      I2 => \^ddr_data_gen.data_dly_reg[23]_0\(1),
      O => \deskew_enable_gen.data_stage0\(23)
    );
\deskew_enable_gen.data_stage1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(24),
      I1 => \deskew_enable_gen.data_flip_sel\(24),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[24]\,
      O => \deskew_enable_gen.data_stage0\(24)
    );
\deskew_enable_gen.data_stage1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(24),
      I1 => \deskew_enable_gen.data_flip_sel\(25),
      I2 => unalign_data(24),
      O => \deskew_enable_gen.data_stage0\(25)
    );
\deskew_enable_gen.data_stage1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(26),
      I1 => \deskew_enable_gen.data_flip_sel\(26),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[26]\,
      O => \deskew_enable_gen.data_stage0\(26)
    );
\deskew_enable_gen.data_stage1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(26),
      I1 => \deskew_enable_gen.data_flip_sel\(27),
      I2 => unalign_data(26),
      O => \deskew_enable_gen.data_stage0\(27)
    );
\deskew_enable_gen.data_stage1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(28),
      I1 => \deskew_enable_gen.data_flip_sel\(28),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[28]\,
      O => \deskew_enable_gen.data_stage0\(28)
    );
\deskew_enable_gen.data_stage1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(28),
      I1 => \deskew_enable_gen.data_flip_sel\(29),
      I2 => unalign_data(28),
      O => \deskew_enable_gen.data_stage0\(29)
    );
\deskew_enable_gen.data_stage1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(2),
      I1 => \deskew_enable_gen.data_flip_sel\(2),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[2]\,
      O => \deskew_enable_gen.data_stage0\(2)
    );
\deskew_enable_gen.data_stage1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(30),
      I1 => \deskew_enable_gen.data_flip_sel\(30),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[30]\,
      O => \deskew_enable_gen.data_stage0\(30)
    );
\deskew_enable_gen.data_stage1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(30),
      I1 => \deskew_enable_gen.data_flip_sel\(31),
      I2 => unalign_data(30),
      O => \deskew_enable_gen.data_stage0\(31)
    );
\deskew_enable_gen.data_stage1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(32),
      I1 => \deskew_enable_gen.data_flip_sel\(32),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[32]\,
      O => \deskew_enable_gen.data_stage0\(32)
    );
\deskew_enable_gen.data_stage1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(32),
      I1 => \deskew_enable_gen.data_flip_sel\(33),
      I2 => unalign_data(32),
      O => \deskew_enable_gen.data_stage0\(33)
    );
\deskew_enable_gen.data_stage1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(2),
      I1 => \deskew_enable_gen.data_flip_sel\(3),
      I2 => unalign_data(2),
      O => \deskew_enable_gen.data_stage0\(3)
    );
\deskew_enable_gen.data_stage1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(4),
      I1 => \deskew_enable_gen.data_flip_sel\(4),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[4]\,
      O => \deskew_enable_gen.data_stage0\(4)
    );
\deskew_enable_gen.data_stage1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(4),
      I1 => \deskew_enable_gen.data_flip_sel\(5),
      I2 => unalign_data(4),
      O => \deskew_enable_gen.data_stage0\(5)
    );
\deskew_enable_gen.data_stage1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(6),
      I1 => \deskew_enable_gen.data_flip_sel\(6),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[6]\,
      O => \deskew_enable_gen.data_stage0\(6)
    );
\deskew_enable_gen.data_stage1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(6),
      I1 => \deskew_enable_gen.data_flip_sel\(7),
      I2 => unalign_data(6),
      O => \deskew_enable_gen.data_stage0\(7)
    );
\deskew_enable_gen.data_stage1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => unalign_data(8),
      I1 => \deskew_enable_gen.data_flip_sel\(8),
      I2 => \ddr_data_gen.data_dly_reg_n_0_[8]\,
      O => \deskew_enable_gen.data_stage0\(8)
    );
\deskew_enable_gen.data_stage1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(8),
      I1 => \deskew_enable_gen.data_flip_sel\(9),
      I2 => unalign_data(8),
      O => \deskew_enable_gen.data_stage0\(9)
    );
\deskew_enable_gen.data_stage1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(0),
      Q => \deskew_enable_gen.data_stage1\(0),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(10),
      Q => \deskew_enable_gen.data_stage1\(10),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(11),
      Q => \deskew_enable_gen.data_stage1\(11),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(12),
      Q => \deskew_enable_gen.data_stage1\(12),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(13),
      Q => \deskew_enable_gen.data_stage1\(13),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(14),
      Q => \deskew_enable_gen.data_stage1\(14),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(15),
      Q => \deskew_enable_gen.data_stage1\(15),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(16),
      Q => \deskew_enable_gen.data_stage1\(16),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(17),
      Q => \deskew_enable_gen.data_stage1\(17),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(18),
      Q => \deskew_enable_gen.data_stage1\(18),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(19),
      Q => \deskew_enable_gen.data_stage1\(19),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(1),
      Q => \deskew_enable_gen.data_stage1\(1),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(20),
      Q => \deskew_enable_gen.data_stage1\(20),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(21),
      Q => \deskew_enable_gen.data_stage1\(21),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(22),
      Q => \deskew_enable_gen.data_stage1\(22),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(23),
      Q => \deskew_enable_gen.data_stage1\(23),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(24),
      Q => \deskew_enable_gen.data_stage1\(24),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(25),
      Q => \deskew_enable_gen.data_stage1\(25),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(26),
      Q => \deskew_enable_gen.data_stage1\(26),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(27),
      Q => \deskew_enable_gen.data_stage1\(27),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(28),
      Q => \deskew_enable_gen.data_stage1\(28),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(29),
      Q => \deskew_enable_gen.data_stage1\(29),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(2),
      Q => \deskew_enable_gen.data_stage1\(2),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(30),
      Q => \deskew_enable_gen.data_stage1\(30),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(31),
      Q => \deskew_enable_gen.data_stage1\(31),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(32),
      Q => \deskew_enable_gen.data_stage1\(32),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(33),
      Q => \deskew_enable_gen.data_stage1\(33),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(3),
      Q => \deskew_enable_gen.data_stage1\(3),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(4),
      Q => \deskew_enable_gen.data_stage1\(4),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(5),
      Q => \deskew_enable_gen.data_stage1\(5),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(6),
      Q => \deskew_enable_gen.data_stage1\(6),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(7),
      Q => \deskew_enable_gen.data_stage1\(7),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(8),
      Q => \deskew_enable_gen.data_stage1\(8),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage0\(9),
      Q => \deskew_enable_gen.data_stage1\(9),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(0),
      Q => \deskew_enable_gen.data_stage2\(0),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(10),
      Q => \deskew_enable_gen.data_stage2\(10),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(11),
      Q => \deskew_enable_gen.data_stage2\(11),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(12),
      Q => \deskew_enable_gen.data_stage2\(12),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(13),
      Q => \deskew_enable_gen.data_stage2\(13),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(14),
      Q => \deskew_enable_gen.data_stage2\(14),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(15),
      Q => \deskew_enable_gen.data_stage2\(15),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(16),
      Q => \deskew_enable_gen.data_stage2\(16),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(17),
      Q => \deskew_enable_gen.data_stage2\(17),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(18),
      Q => \deskew_enable_gen.data_stage2\(18),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(19),
      Q => \deskew_enable_gen.data_stage2\(19),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(1),
      Q => \deskew_enable_gen.data_stage2\(1),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(20),
      Q => \deskew_enable_gen.data_stage2\(20),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(21),
      Q => \deskew_enable_gen.data_stage2\(21),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(22),
      Q => \deskew_enable_gen.data_stage2\(22),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(23),
      Q => \deskew_enable_gen.data_stage2\(23),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(24),
      Q => \deskew_enable_gen.data_stage2\(24),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(25),
      Q => \deskew_enable_gen.data_stage2\(25),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(26),
      Q => \deskew_enable_gen.data_stage2\(26),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(27),
      Q => \deskew_enable_gen.data_stage2\(27),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(28),
      Q => \deskew_enable_gen.data_stage2\(28),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(29),
      Q => \deskew_enable_gen.data_stage2\(29),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(2),
      Q => \deskew_enable_gen.data_stage2\(2),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(30),
      Q => \deskew_enable_gen.data_stage2\(30),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(31),
      Q => \deskew_enable_gen.data_stage2\(31),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(32),
      Q => \deskew_enable_gen.data_stage2\(32),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(33),
      Q => \deskew_enable_gen.data_stage2\(33),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(3),
      Q => \deskew_enable_gen.data_stage2\(3),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(4),
      Q => \deskew_enable_gen.data_stage2\(4),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(5),
      Q => \deskew_enable_gen.data_stage2\(5),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(6),
      Q => \deskew_enable_gen.data_stage2\(6),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(7),
      Q => \deskew_enable_gen.data_stage2\(7),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(8),
      Q => \deskew_enable_gen.data_stage2\(8),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.data_stage1\(9),
      Q => \deskew_enable_gen.data_stage2\(9),
      R => '0'
    );
\deskew_enable_gen.data_stage_sel0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel0\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.data_stage_sel00\(0)
    );
\deskew_enable_gen.data_stage_sel0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEE00000100"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel0\(10),
      O => \deskew_enable_gen.data_stage_sel00\(10)
    );
\deskew_enable_gen.data_stage_sel0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEE00000100"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel0\(11),
      O => \deskew_enable_gen.data_stage_sel00\(11)
    );
\deskew_enable_gen.data_stage_sel0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel0\(12),
      O => \deskew_enable_gen.data_stage_sel00\(12)
    );
\deskew_enable_gen.data_stage_sel0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel0\(13),
      O => \deskew_enable_gen.data_stage_sel00\(13)
    );
\deskew_enable_gen.data_stage_sel0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel0\(14),
      O => \deskew_enable_gen.data_stage_sel00\(14)
    );
\deskew_enable_gen.data_stage_sel0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel0\(15),
      O => \deskew_enable_gen.data_stage_sel00\(15)
    );
\deskew_enable_gen.data_stage_sel0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE00000002"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(16),
      O => \deskew_enable_gen.data_stage_sel00\(16)
    );
\deskew_enable_gen.data_stage_sel0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE00000002"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(17),
      O => \deskew_enable_gen.data_stage_sel00\(17)
    );
\deskew_enable_gen.data_stage_sel0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE00000002"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(18),
      O => \deskew_enable_gen.data_stage_sel00\(18)
    );
\deskew_enable_gen.data_stage_sel0[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE00000002"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(19),
      O => \deskew_enable_gen.data_stage_sel00\(19)
    );
\deskew_enable_gen.data_stage_sel0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel0\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.data_stage_sel00\(1)
    );
\deskew_enable_gen.data_stage_sel0[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFC00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(20),
      O => \deskew_enable_gen.data_stage_sel00\(20)
    );
\deskew_enable_gen.data_stage_sel0[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFC00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(21),
      O => \deskew_enable_gen.data_stage_sel00\(21)
    );
\deskew_enable_gen.data_stage_sel0[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFC00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(22),
      O => \deskew_enable_gen.data_stage_sel00\(22)
    );
\deskew_enable_gen.data_stage_sel0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFC00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(23),
      O => \deskew_enable_gen.data_stage_sel00\(23)
    );
\deskew_enable_gen.data_stage_sel0[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAA00000400"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel0\(24),
      O => \deskew_enable_gen.data_stage_sel00\(24)
    );
\deskew_enable_gen.data_stage_sel0[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAA00000400"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel0\(25),
      O => \deskew_enable_gen.data_stage_sel00\(25)
    );
\deskew_enable_gen.data_stage_sel0[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAA00000400"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel0\(26),
      O => \deskew_enable_gen.data_stage_sel00\(26)
    );
\deskew_enable_gen.data_stage_sel0[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAA00000400"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel0\(27),
      O => \deskew_enable_gen.data_stage_sel00\(27)
    );
\deskew_enable_gen.data_stage_sel0[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel0\(28),
      O => \deskew_enable_gen.data_stage_sel00\(28)
    );
\deskew_enable_gen.data_stage_sel0[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel0\(29),
      O => \deskew_enable_gen.data_stage_sel00\(29)
    );
\deskew_enable_gen.data_stage_sel0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel0\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.data_stage_sel00\(2)
    );
\deskew_enable_gen.data_stage_sel0[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel0\(30),
      O => \deskew_enable_gen.data_stage_sel00\(30)
    );
\deskew_enable_gen.data_stage_sel0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel0\(31),
      O => \deskew_enable_gen.data_stage_sel00\(31)
    );
\deskew_enable_gen.data_stage_sel0[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8A8A8A8A8A8AC"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel0\(32),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \deskew_enable_gen.data_stage_sel00\(32)
    );
\deskew_enable_gen.data_stage_sel0[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel0[33]_i_3_n_0\,
      I1 => \deskew_enable_gen.grp_p1_val\,
      I2 => \deskew_enable_gen.grp_p3_val\,
      O => \deskew_enable_gen.next_data_stage_sel0\
    );
\deskew_enable_gen.data_stage_sel0[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8A8A8A8A8A8AC"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel0\(33),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \deskew_enable_gen.data_stage_sel00\(33)
    );
\deskew_enable_gen.data_stage_sel0[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \deskew_enable_gen.state\(11),
      I1 => \deskew_enable_gen.state\(9),
      I2 => \deskew_enable_gen.state\(1),
      I3 => \deskew_enable_gen.state\(0),
      I4 => \deskew_enable_gen.data_stage_sel0[33]_i_4_n_0\,
      I5 => \deskew_enable_gen.data_stage_sel0[33]_i_5_n_0\,
      O => \deskew_enable_gen.data_stage_sel0[33]_i_3_n_0\
    );
\deskew_enable_gen.data_stage_sel0[33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \deskew_enable_gen.state\(8),
      I1 => \deskew_enable_gen.state\(7),
      I2 => \deskew_enable_gen.state\(6),
      I3 => \deskew_enable_gen.state\(5),
      O => \deskew_enable_gen.data_stage_sel0[33]_i_4_n_0\
    );
\deskew_enable_gen.data_stage_sel0[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \deskew_enable_gen.state\(2),
      I1 => \deskew_enable_gen.state\(3),
      I2 => \deskew_enable_gen.state\(4),
      I3 => \deskew_enable_gen.dout_p0_val\,
      I4 => \deskew_enable_gen.state\(10),
      I5 => \deskew_enable_gen.grp_p0_val\,
      O => \deskew_enable_gen.data_stage_sel0[33]_i_5_n_0\
    );
\deskew_enable_gen.data_stage_sel0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel0\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.data_stage_sel00\(3)
    );
\deskew_enable_gen.data_stage_sel0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(4),
      O => \deskew_enable_gen.data_stage_sel00\(4)
    );
\deskew_enable_gen.data_stage_sel0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(5),
      O => \deskew_enable_gen.data_stage_sel00\(5)
    );
\deskew_enable_gen.data_stage_sel0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(6),
      O => \deskew_enable_gen.data_stage_sel00\(6)
    );
\deskew_enable_gen.data_stage_sel0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel0\(7),
      O => \deskew_enable_gen.data_stage_sel00\(7)
    );
\deskew_enable_gen.data_stage_sel0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEE00000100"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel0\(8),
      O => \deskew_enable_gen.data_stage_sel00\(8)
    );
\deskew_enable_gen.data_stage_sel0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEE00000100"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel0\(9),
      O => \deskew_enable_gen.data_stage_sel00\(9)
    );
\deskew_enable_gen.data_stage_sel0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(0),
      Q => \deskew_enable_gen.data_stage_sel0\(0),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(10),
      Q => \deskew_enable_gen.data_stage_sel0\(10),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(11),
      Q => \deskew_enable_gen.data_stage_sel0\(11),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(12),
      Q => \deskew_enable_gen.data_stage_sel0\(12),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(13),
      Q => \deskew_enable_gen.data_stage_sel0\(13),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(14),
      Q => \deskew_enable_gen.data_stage_sel0\(14),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(15),
      Q => \deskew_enable_gen.data_stage_sel0\(15),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(16),
      Q => \deskew_enable_gen.data_stage_sel0\(16),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(17),
      Q => \deskew_enable_gen.data_stage_sel0\(17),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(18),
      Q => \deskew_enable_gen.data_stage_sel0\(18),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(19),
      Q => \deskew_enable_gen.data_stage_sel0\(19),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(1),
      Q => \deskew_enable_gen.data_stage_sel0\(1),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(20),
      Q => \deskew_enable_gen.data_stage_sel0\(20),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(21),
      Q => \deskew_enable_gen.data_stage_sel0\(21),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(22),
      Q => \deskew_enable_gen.data_stage_sel0\(22),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(23),
      Q => \deskew_enable_gen.data_stage_sel0\(23),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(24),
      Q => \deskew_enable_gen.data_stage_sel0\(24),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(25),
      Q => \deskew_enable_gen.data_stage_sel0\(25),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(26),
      Q => \deskew_enable_gen.data_stage_sel0\(26),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(27),
      Q => \deskew_enable_gen.data_stage_sel0\(27),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(28),
      Q => \deskew_enable_gen.data_stage_sel0\(28),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(29),
      Q => \deskew_enable_gen.data_stage_sel0\(29),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(2),
      Q => \deskew_enable_gen.data_stage_sel0\(2),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(30),
      Q => \deskew_enable_gen.data_stage_sel0\(30),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(31),
      Q => \deskew_enable_gen.data_stage_sel0\(31),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(32),
      Q => \deskew_enable_gen.data_stage_sel0\(32),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(33),
      Q => \deskew_enable_gen.data_stage_sel0\(33),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(3),
      Q => \deskew_enable_gen.data_stage_sel0\(3),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(4),
      Q => \deskew_enable_gen.data_stage_sel0\(4),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(5),
      Q => \deskew_enable_gen.data_stage_sel0\(5),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(6),
      Q => \deskew_enable_gen.data_stage_sel0\(6),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(7),
      Q => \deskew_enable_gen.data_stage_sel0\(7),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(8),
      Q => \deskew_enable_gen.data_stage_sel0\(8),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel0\,
      D => \deskew_enable_gen.data_stage_sel00\(9),
      Q => \deskew_enable_gen.data_stage_sel0\(9),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel1\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.data_stage_sel10\(0)
    );
\deskew_enable_gen.data_stage_sel1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEE00000100"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel1\(10),
      O => \deskew_enable_gen.data_stage_sel10\(10)
    );
\deskew_enable_gen.data_stage_sel1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEE00000100"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel1\(11),
      O => \deskew_enable_gen.data_stage_sel10\(11)
    );
\deskew_enable_gen.data_stage_sel1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel1\(12),
      O => \deskew_enable_gen.data_stage_sel10\(12)
    );
\deskew_enable_gen.data_stage_sel1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel1\(13),
      O => \deskew_enable_gen.data_stage_sel10\(13)
    );
\deskew_enable_gen.data_stage_sel1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel1\(14),
      O => \deskew_enable_gen.data_stage_sel10\(14)
    );
\deskew_enable_gen.data_stage_sel1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel1\(15),
      O => \deskew_enable_gen.data_stage_sel10\(15)
    );
\deskew_enable_gen.data_stage_sel1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE00000002"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(16),
      O => \deskew_enable_gen.data_stage_sel10\(16)
    );
\deskew_enable_gen.data_stage_sel1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE00000002"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(17),
      O => \deskew_enable_gen.data_stage_sel10\(17)
    );
\deskew_enable_gen.data_stage_sel1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE00000002"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(18),
      O => \deskew_enable_gen.data_stage_sel10\(18)
    );
\deskew_enable_gen.data_stage_sel1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE00000002"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(19),
      O => \deskew_enable_gen.data_stage_sel10\(19)
    );
\deskew_enable_gen.data_stage_sel1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel1\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.data_stage_sel10\(1)
    );
\deskew_enable_gen.data_stage_sel1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFC00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(20),
      O => \deskew_enable_gen.data_stage_sel10\(20)
    );
\deskew_enable_gen.data_stage_sel1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFC00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(21),
      O => \deskew_enable_gen.data_stage_sel10\(21)
    );
\deskew_enable_gen.data_stage_sel1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFC00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(22),
      O => \deskew_enable_gen.data_stage_sel10\(22)
    );
\deskew_enable_gen.data_stage_sel1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFC00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(23),
      O => \deskew_enable_gen.data_stage_sel10\(23)
    );
\deskew_enable_gen.data_stage_sel1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAA00000400"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel1\(24),
      O => \deskew_enable_gen.data_stage_sel10\(24)
    );
\deskew_enable_gen.data_stage_sel1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAA00000400"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel1\(25),
      O => \deskew_enable_gen.data_stage_sel10\(25)
    );
\deskew_enable_gen.data_stage_sel1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAA00000400"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel1\(26),
      O => \deskew_enable_gen.data_stage_sel10\(26)
    );
\deskew_enable_gen.data_stage_sel1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAA00000400"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel1\(27),
      O => \deskew_enable_gen.data_stage_sel10\(27)
    );
\deskew_enable_gen.data_stage_sel1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel1\(28),
      O => \deskew_enable_gen.data_stage_sel10\(28)
    );
\deskew_enable_gen.data_stage_sel1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel1\(29),
      O => \deskew_enable_gen.data_stage_sel10\(29)
    );
\deskew_enable_gen.data_stage_sel1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel1\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.data_stage_sel10\(2)
    );
\deskew_enable_gen.data_stage_sel1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel1\(30),
      O => \deskew_enable_gen.data_stage_sel10\(30)
    );
\deskew_enable_gen.data_stage_sel1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.data_stage_sel1\(31),
      O => \deskew_enable_gen.data_stage_sel10\(31)
    );
\deskew_enable_gen.data_stage_sel1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8A8A8A8A8A8AC"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel1\(32),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \deskew_enable_gen.data_stage_sel10\(32)
    );
\deskew_enable_gen.data_stage_sel1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p1_val\,
      I1 => \deskew_enable_gen.grp_p3_val\,
      I2 => \deskew_enable_gen.data_stage_sel0[33]_i_3_n_0\,
      O => \deskew_enable_gen.next_data_stage_sel1\
    );
\deskew_enable_gen.data_stage_sel1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8A8A8A8A8A8AC"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel1\(33),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \deskew_enable_gen.data_stage_sel10\(33)
    );
\deskew_enable_gen.data_stage_sel1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage_sel1\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.data_stage_sel10\(3)
    );
\deskew_enable_gen.data_stage_sel1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(4),
      O => \deskew_enable_gen.data_stage_sel10\(4)
    );
\deskew_enable_gen.data_stage_sel1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(5),
      O => \deskew_enable_gen.data_stage_sel10\(5)
    );
\deskew_enable_gen.data_stage_sel1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(6),
      O => \deskew_enable_gen.data_stage_sel10\(6)
    );
\deskew_enable_gen.data_stage_sel1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.data_stage_sel1\(7),
      O => \deskew_enable_gen.data_stage_sel10\(7)
    );
\deskew_enable_gen.data_stage_sel1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEE00000100"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel1\(8),
      O => \deskew_enable_gen.data_stage_sel10\(8)
    );
\deskew_enable_gen.data_stage_sel1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEE00000100"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.data_stage_sel1\(9),
      O => \deskew_enable_gen.data_stage_sel10\(9)
    );
\deskew_enable_gen.data_stage_sel1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(0),
      Q => \deskew_enable_gen.data_stage_sel1\(0),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(10),
      Q => \deskew_enable_gen.data_stage_sel1\(10),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(11),
      Q => \deskew_enable_gen.data_stage_sel1\(11),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(12),
      Q => \deskew_enable_gen.data_stage_sel1\(12),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(13),
      Q => \deskew_enable_gen.data_stage_sel1\(13),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(14),
      Q => \deskew_enable_gen.data_stage_sel1\(14),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(15),
      Q => \deskew_enable_gen.data_stage_sel1\(15),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(16),
      Q => \deskew_enable_gen.data_stage_sel1\(16),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(17),
      Q => \deskew_enable_gen.data_stage_sel1\(17),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(18),
      Q => \deskew_enable_gen.data_stage_sel1\(18),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(19),
      Q => \deskew_enable_gen.data_stage_sel1\(19),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(1),
      Q => \deskew_enable_gen.data_stage_sel1\(1),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(20),
      Q => \deskew_enable_gen.data_stage_sel1\(20),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(21),
      Q => \deskew_enable_gen.data_stage_sel1\(21),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(22),
      Q => \deskew_enable_gen.data_stage_sel1\(22),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(23),
      Q => \deskew_enable_gen.data_stage_sel1\(23),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(24),
      Q => \deskew_enable_gen.data_stage_sel1\(24),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(25),
      Q => \deskew_enable_gen.data_stage_sel1\(25),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(26),
      Q => \deskew_enable_gen.data_stage_sel1\(26),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(27),
      Q => \deskew_enable_gen.data_stage_sel1\(27),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(28),
      Q => \deskew_enable_gen.data_stage_sel1\(28),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(29),
      Q => \deskew_enable_gen.data_stage_sel1\(29),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(2),
      Q => \deskew_enable_gen.data_stage_sel1\(2),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(30),
      Q => \deskew_enable_gen.data_stage_sel1\(30),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(31),
      Q => \deskew_enable_gen.data_stage_sel1\(31),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(32),
      Q => \deskew_enable_gen.data_stage_sel1\(32),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(33),
      Q => \deskew_enable_gen.data_stage_sel1\(33),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(3),
      Q => \deskew_enable_gen.data_stage_sel1\(3),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(4),
      Q => \deskew_enable_gen.data_stage_sel1\(4),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(5),
      Q => \deskew_enable_gen.data_stage_sel1\(5),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(6),
      Q => \deskew_enable_gen.data_stage_sel1\(6),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(7),
      Q => \deskew_enable_gen.data_stage_sel1\(7),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(8),
      Q => \deskew_enable_gen.data_stage_sel1\(8),
      R => SR(0)
    );
\deskew_enable_gen.data_stage_sel1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_data_stage_sel1\,
      D => \deskew_enable_gen.data_stage_sel10\(9),
      Q => \deskew_enable_gen.data_stage_sel1\(9),
      R => SR(0)
    );
\deskew_enable_gen.delay_load[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I1 => \deskew_enable_gen.delay_load[32]_i_2_n_0\,
      I2 => calib_start,
      I3 => \deskew_enable_gen.delay_load[32]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => delay_load0(0)
    );
\deskew_enable_gen.delay_load[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      I1 => \deskew_enable_gen.delay_load[32]_i_2_n_0\,
      I2 => calib_start,
      I3 => \deskew_enable_gen.delay_load[32]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => delay_load0(10)
    );
\deskew_enable_gen.delay_load[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I1 => \deskew_enable_gen.delay_load[32]_i_2_n_0\,
      I2 => calib_start,
      I3 => \deskew_enable_gen.delay_load[32]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => \deskew_enable_gen.delay_load[14]_i_1_n_0\
    );
\deskew_enable_gen.delay_load[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I1 => \deskew_enable_gen.delay_load[32]_i_2_n_0\,
      I2 => calib_start,
      I3 => \deskew_enable_gen.delay_load[32]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => delay_load0(18)
    );
\deskew_enable_gen.delay_load[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I1 => \deskew_enable_gen.delay_load[32]_i_2_n_0\,
      I2 => calib_start,
      I3 => \deskew_enable_gen.delay_load[32]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => delay_load0(22)
    );
\deskew_enable_gen.delay_load[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I1 => \deskew_enable_gen.delay_load[32]_i_2_n_0\,
      I2 => calib_start,
      I3 => \deskew_enable_gen.delay_load[32]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => \deskew_enable_gen.delay_load[26]_i_1_n_0\
    );
\deskew_enable_gen.delay_load[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I1 => \deskew_enable_gen.delay_load[32]_i_2_n_0\,
      I2 => calib_start,
      I3 => \deskew_enable_gen.delay_load[32]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => delay_load0(30)
    );
\deskew_enable_gen.delay_load[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005540"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I1 => \deskew_enable_gen.delay_load[32]_i_2_n_0\,
      I2 => calib_start,
      I3 => \deskew_enable_gen.delay_load[32]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => delay_load0(32)
    );
\deskew_enable_gen.delay_load[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \deskew_enable_gen.state\(8),
      I1 => \deskew_enable_gen.state\(7),
      I2 => \deskew_enable_gen.state\(0),
      I3 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.delay_load[32]_i_2_n_0\
    );
\deskew_enable_gen.delay_load[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000103330300"
    )
        port map (
      I0 => \deskew_enable_gen.state[1]_i_2_n_0\,
      I1 => \deskew_enable_gen.state\(0),
      I2 => \deskew_enable_gen.state\(9),
      I3 => \deskew_enable_gen.state\(8),
      I4 => \deskew_enable_gen.state[1]_i_4_n_0\,
      I5 => \deskew_enable_gen.state\(7),
      O => \deskew_enable_gen.delay_load[32]_i_3_n_0\
    );
\deskew_enable_gen.delay_load[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I1 => \deskew_enable_gen.delay_load[32]_i_2_n_0\,
      I2 => calib_start,
      I3 => \deskew_enable_gen.delay_load[32]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => delay_load0(6)
    );
\deskew_enable_gen.delay_load_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(0),
      Q => \deskew_enable_gen.delay_load_reg[32]_0\(0),
      R => SR(0)
    );
\deskew_enable_gen.delay_load_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(10),
      Q => \deskew_enable_gen.delay_load_reg[32]_0\(2),
      R => SR(0)
    );
\deskew_enable_gen.delay_load_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.delay_load[14]_i_1_n_0\,
      Q => \deskew_enable_gen.delay_load_reg[32]_0\(3),
      R => SR(0)
    );
\deskew_enable_gen.delay_load_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(18),
      Q => \deskew_enable_gen.delay_load_reg[32]_0\(4),
      R => SR(0)
    );
\deskew_enable_gen.delay_load_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(22),
      Q => \deskew_enable_gen.delay_load_reg[32]_0\(5),
      R => SR(0)
    );
\deskew_enable_gen.delay_load_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.delay_load[26]_i_1_n_0\,
      Q => \deskew_enable_gen.delay_load_reg[32]_0\(6),
      R => SR(0)
    );
\deskew_enable_gen.delay_load_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(30),
      Q => \deskew_enable_gen.delay_load_reg[32]_0\(7),
      R => SR(0)
    );
\deskew_enable_gen.delay_load_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(32),
      Q => \deskew_enable_gen.delay_load_reg[32]_0\(8),
      R => SR(0)
    );
\deskew_enable_gen.delay_load_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(6),
      Q => \deskew_enable_gen.delay_load_reg[32]_0\(1),
      R => SR(0)
    );
\deskew_enable_gen.delay_tap[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABBBAAA"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[0]_i_2_n_0\,
      I1 => \deskew_enable_gen.delay_tap[3]_i_2_n_0\,
      I2 => \deskew_enable_gen.delay_tap[0]_i_3_n_0\,
      I3 => \^deskew_enable_gen.step_count_reg[2]_0\,
      I4 => \deskew_enable_gen.delay_tap[0]_i_4_n_0\,
      I5 => \deskew_enable_gen.delay_tap[1]_i_4_n_0\,
      O => \deskew_enable_gen.next_delay_tap\(0)
    );
\deskew_enable_gen.delay_tap[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \deskew_enable_gen.state\(7),
      I1 => \^deskew_enable_gen.delay_tap_reg[4]_0\(0),
      O => \deskew_enable_gen.delay_tap[0]_i_2_n_0\
    );
\deskew_enable_gen.delay_tap[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_0\(0),
      I1 => \deskew_enable_gen.min_value_0\(0),
      I2 => \deskew_enable_gen.max_value_0\(1),
      I3 => \deskew_enable_gen.min_value_0\(1),
      O => \deskew_enable_gen.delay_tap[0]_i_3_n_0\
    );
\deskew_enable_gen.delay_tap[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \deskew_enable_gen.min_value_1\(1),
      I1 => \deskew_enable_gen.max_value_1\(1),
      I2 => \deskew_enable_gen.max_value_1\(0),
      I3 => \deskew_enable_gen.min_value_1\(0),
      O => \deskew_enable_gen.delay_tap[0]_i_4_n_0\
    );
\deskew_enable_gen.delay_tap[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11101115"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[3]_i_2_n_0\,
      I1 => \deskew_enable_gen.delay_tap[1]_i_2_n_0\,
      I2 => \^deskew_enable_gen.step_count_reg[2]_0\,
      I3 => \deskew_enable_gen.delay_tap[1]_i_4_n_0\,
      I4 => \deskew_enable_gen.delay_tap[1]_i_5_n_0\,
      I5 => \deskew_enable_gen.delay_tap[1]_i_6_n_0\,
      O => \deskew_enable_gen.next_delay_tap\(1)
    );
\deskew_enable_gen.delay_tap[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_0\(1),
      I1 => \deskew_enable_gen.min_value_0\(1),
      I2 => \deskew_enable_gen.max_value_0\(0),
      I3 => \deskew_enable_gen.min_value_0\(0),
      I4 => \deskew_enable_gen.min_value_0\(2),
      I5 => \deskew_enable_gen.max_value_0\(2),
      O => \deskew_enable_gen.delay_tap[1]_i_2_n_0\
    );
\deskew_enable_gen.delay_tap[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^deskew_enable_gen.step_count\(2),
      I1 => \^deskew_enable_gen.step_count\(1),
      I2 => \^deskew_enable_gen.step_count\(0),
      O => \^deskew_enable_gen.step_count_reg[2]_0\
    );
\deskew_enable_gen.delay_tap[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[4]_i_13_n_0\,
      I1 => \deskew_enable_gen.delay_tap[4]_i_12_n_0\,
      I2 => \deskew_enable_gen.delay_tap[4]_i_11_n_0\,
      I3 => \deskew_enable_gen.delay_tap[4]_i_10_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_9_n_0\,
      O => \deskew_enable_gen.delay_tap[1]_i_4_n_0\
    );
\deskew_enable_gen.delay_tap[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => \deskew_enable_gen.min_value_1\(2),
      I1 => \deskew_enable_gen.max_value_1\(2),
      I2 => \deskew_enable_gen.min_value_1\(1),
      I3 => \deskew_enable_gen.max_value_1\(1),
      I4 => \deskew_enable_gen.max_value_1\(0),
      I5 => \deskew_enable_gen.min_value_1\(0),
      O => \deskew_enable_gen.delay_tap[1]_i_5_n_0\
    );
\deskew_enable_gen.delay_tap[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^deskew_enable_gen.delay_tap_reg[4]_0\(0),
      I1 => \^deskew_enable_gen.delay_tap_reg[4]_0\(1),
      I2 => \deskew_enable_gen.state\(7),
      O => \deskew_enable_gen.delay_tap[1]_i_6_n_0\
    );
\deskew_enable_gen.delay_tap[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45010145"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[3]_i_2_n_0\,
      I1 => \deskew_enable_gen.delay_tap[4]_i_6_n_0\,
      I2 => \deskew_enable_gen.delay_tap[2]_i_2_n_0\,
      I3 => \deskew_enable_gen.delay_tap[2]_i_3_n_0\,
      I4 => \deskew_enable_gen.delay_tap[2]_i_4_n_0\,
      I5 => \deskew_enable_gen.delay_tap[2]_i_5_n_0\,
      O => \deskew_enable_gen.next_delay_tap\(2)
    );
\deskew_enable_gen.delay_tap[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[4]_i_14_n_0\,
      I1 => \deskew_enable_gen.min_value_0\(3),
      I2 => \deskew_enable_gen.max_value_0\(3),
      O => \deskew_enable_gen.delay_tap[2]_i_2_n_0\
    );
\deskew_enable_gen.delay_tap[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => \deskew_enable_gen.min_value_1\(0),
      I1 => \deskew_enable_gen.max_value_1\(0),
      I2 => \deskew_enable_gen.max_value_1\(1),
      I3 => \deskew_enable_gen.min_value_1\(1),
      I4 => \deskew_enable_gen.max_value_1\(2),
      I5 => \deskew_enable_gen.min_value_1\(2),
      O => \deskew_enable_gen.delay_tap[2]_i_3_n_0\
    );
\deskew_enable_gen.delay_tap[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_1\(3),
      I1 => \deskew_enable_gen.min_value_1\(3),
      O => \deskew_enable_gen.delay_tap[2]_i_4_n_0\
    );
\deskew_enable_gen.delay_tap[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \deskew_enable_gen.state\(7),
      I1 => \^deskew_enable_gen.delay_tap_reg[4]_0\(1),
      I2 => \^deskew_enable_gen.delay_tap_reg[4]_0\(0),
      I3 => \^deskew_enable_gen.delay_tap_reg[4]_0\(2),
      O => \deskew_enable_gen.delay_tap[2]_i_5_n_0\
    );
\deskew_enable_gen.delay_tap[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45404045"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[3]_i_2_n_0\,
      I1 => \deskew_enable_gen.delay_tap[3]_i_3_n_0\,
      I2 => \deskew_enable_gen.delay_tap[4]_i_6_n_0\,
      I3 => \deskew_enable_gen.delay_tap[3]_i_4_n_0\,
      I4 => \deskew_enable_gen.delay_tap[3]_i_5_n_0\,
      I5 => \deskew_enable_gen.delay_tap[3]_i_6_n_0\,
      O => \deskew_enable_gen.next_delay_tap\(3)
    );
\deskew_enable_gen.delay_tap[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \deskew_enable_gen.state\(7),
      I1 => \deskew_enable_gen.state\(8),
      O => \deskew_enable_gen.delay_tap[3]_i_2_n_0\
    );
\deskew_enable_gen.delay_tap[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \deskew_enable_gen.min_value_1\(4),
      I1 => \deskew_enable_gen.max_value_1\(4),
      I2 => \deskew_enable_gen.min_value_1\(3),
      I3 => \deskew_enable_gen.max_value_1\(3),
      I4 => \deskew_enable_gen.delay_tap[2]_i_3_n_0\,
      O => \deskew_enable_gen.delay_tap[3]_i_3_n_0\
    );
\deskew_enable_gen.delay_tap[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \deskew_enable_gen.min_value_0\(4),
      I1 => \deskew_enable_gen.max_value_0\(4),
      O => \deskew_enable_gen.delay_tap[3]_i_4_n_0\
    );
\deskew_enable_gen.delay_tap[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[4]_i_14_n_0\,
      I1 => \deskew_enable_gen.min_value_0\(3),
      I2 => \deskew_enable_gen.max_value_0\(3),
      O => \deskew_enable_gen.delay_tap[3]_i_5_n_0\
    );
\deskew_enable_gen.delay_tap[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \deskew_enable_gen.state\(7),
      I1 => \^deskew_enable_gen.delay_tap_reg[4]_0\(0),
      I2 => \^deskew_enable_gen.delay_tap_reg[4]_0\(1),
      I3 => \^deskew_enable_gen.delay_tap_reg[4]_0\(2),
      I4 => \^deskew_enable_gen.delay_tap_reg[4]_0\(3),
      O => \deskew_enable_gen.delay_tap[3]_i_6_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001120116"
    )
        port map (
      I0 => \deskew_enable_gen.state\(8),
      I1 => \deskew_enable_gen.state\(7),
      I2 => \deskew_enable_gen.state\(0),
      I3 => \deskew_enable_gen.state\(9),
      I4 => \deskew_enable_gen.state[1]_i_2_n_0\,
      I5 => \deskew_enable_gen.delay_tap[4]_i_3_n_0\,
      O => \deskew_enable_gen.delay_tap[4]_i_1_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_0\(4),
      I1 => \deskew_enable_gen.min_value_0\(4),
      I2 => \deskew_enable_gen.max_value_0\(3),
      I3 => \deskew_enable_gen.min_value_0\(3),
      I4 => \deskew_enable_gen.delay_tap[4]_i_16_n_0\,
      O => \deskew_enable_gen.delay_tap[4]_i_10_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[4]_i_15_n_0\,
      I1 => \deskew_enable_gen.min_value_1\(3),
      I2 => \deskew_enable_gen.max_value_1\(3),
      O => \deskew_enable_gen.delay_tap[4]_i_11_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[4]_i_16_n_0\,
      I1 => \deskew_enable_gen.min_value_0\(3),
      I2 => \deskew_enable_gen.max_value_0\(3),
      O => \deskew_enable_gen.delay_tap[4]_i_12_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[4]_i_17_n_0\,
      I1 => \deskew_enable_gen.delay_tap[4]_i_18_n_0\,
      I2 => \deskew_enable_gen.delay_tap[4]_i_19_n_0\,
      I3 => \deskew_enable_gen.delay_tap[4]_i_20_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_21_n_0\,
      O => \deskew_enable_gen.delay_tap[4]_i_13_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => \deskew_enable_gen.min_value_0\(0),
      I1 => \deskew_enable_gen.max_value_0\(0),
      I2 => \deskew_enable_gen.min_value_0\(1),
      I3 => \deskew_enable_gen.max_value_0\(1),
      I4 => \deskew_enable_gen.min_value_0\(2),
      I5 => \deskew_enable_gen.max_value_0\(2),
      O => \deskew_enable_gen.delay_tap[4]_i_14_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0DFFFF0000DF0D"
    )
        port map (
      I0 => \deskew_enable_gen.min_value_1\(0),
      I1 => \deskew_enable_gen.max_value_1\(0),
      I2 => \deskew_enable_gen.min_value_1\(1),
      I3 => \deskew_enable_gen.max_value_1\(1),
      I4 => \deskew_enable_gen.min_value_1\(2),
      I5 => \deskew_enable_gen.max_value_1\(2),
      O => \deskew_enable_gen.delay_tap[4]_i_15_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F20000FFFF20F2"
    )
        port map (
      I0 => \deskew_enable_gen.min_value_0\(0),
      I1 => \deskew_enable_gen.max_value_0\(0),
      I2 => \deskew_enable_gen.min_value_0\(1),
      I3 => \deskew_enable_gen.max_value_0\(1),
      I4 => \deskew_enable_gen.min_value_0\(2),
      I5 => \deskew_enable_gen.max_value_0\(2),
      O => \deskew_enable_gen.delay_tap[4]_i_16_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_1\(0),
      I1 => \deskew_enable_gen.min_value_1\(0),
      I2 => \deskew_enable_gen.min_value_1\(1),
      I3 => \deskew_enable_gen.max_value_1\(1),
      O => \deskew_enable_gen.delay_tap[4]_i_17_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_0\(0),
      I1 => \deskew_enable_gen.min_value_0\(0),
      I2 => \deskew_enable_gen.max_value_0\(1),
      I3 => \deskew_enable_gen.min_value_0\(1),
      O => \deskew_enable_gen.delay_tap[4]_i_18_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_0\(0),
      I1 => \deskew_enable_gen.min_value_0\(0),
      I2 => \deskew_enable_gen.max_value_1\(0),
      I3 => \deskew_enable_gen.min_value_1\(0),
      O => \deskew_enable_gen.delay_tap[4]_i_19_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFAAAAAAEAAA"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[4]_i_4_n_0\,
      I1 => \deskew_enable_gen.delay_tap[4]_i_5_n_0\,
      I2 => \deskew_enable_gen.delay_tap[4]_i_6_n_0\,
      I3 => \deskew_enable_gen.state\(8),
      I4 => \deskew_enable_gen.state\(7),
      I5 => \deskew_enable_gen.delay_tap[4]_i_7_n_0\,
      O => \deskew_enable_gen.next_delay_tap\(4)
    );
\deskew_enable_gen.delay_tap[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BB4D444D44B2BB"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_1\(1),
      I1 => \deskew_enable_gen.min_value_1\(1),
      I2 => \deskew_enable_gen.max_value_1\(0),
      I3 => \deskew_enable_gen.min_value_1\(0),
      I4 => \deskew_enable_gen.min_value_1\(2),
      I5 => \deskew_enable_gen.max_value_1\(2),
      O => \deskew_enable_gen.delay_tap[4]_i_20_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BB4D444D44B2BB"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_0\(1),
      I1 => \deskew_enable_gen.min_value_0\(1),
      I2 => \deskew_enable_gen.max_value_0\(0),
      I3 => \deskew_enable_gen.min_value_0\(0),
      I4 => \deskew_enable_gen.min_value_0\(2),
      I5 => \deskew_enable_gen.max_value_0\(2),
      O => \deskew_enable_gen.delay_tap[4]_i_21_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \deskew_enable_gen.state\(11),
      I1 => \deskew_enable_gen.state\(10),
      I2 => \deskew_enable_gen.state\(5),
      I3 => \deskew_enable_gen.state\(6),
      I4 => \deskew_enable_gen.delay_tap[4]_i_8_n_0\,
      I5 => \deskew_enable_gen.state\(1),
      O => \deskew_enable_gen.delay_tap[4]_i_3_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \deskew_enable_gen.state\(7),
      I1 => \^deskew_enable_gen.delay_tap_reg[4]_0\(2),
      I2 => \^deskew_enable_gen.delay_tap_reg[4]_0\(1),
      I3 => \^deskew_enable_gen.delay_tap_reg[4]_0\(0),
      I4 => \^deskew_enable_gen.delay_tap_reg[4]_0\(3),
      I5 => \^deskew_enable_gen.delay_tap_reg[4]_0\(4),
      O => \deskew_enable_gen.delay_tap[4]_i_4_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_1\(4),
      I1 => \deskew_enable_gen.min_value_1\(4),
      I2 => \deskew_enable_gen.delay_tap[2]_i_3_n_0\,
      I3 => \deskew_enable_gen.max_value_1\(3),
      I4 => \deskew_enable_gen.min_value_1\(3),
      O => \deskew_enable_gen.delay_tap[4]_i_5_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E888EEE8"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[4]_i_9_n_0\,
      I1 => \deskew_enable_gen.delay_tap[4]_i_10_n_0\,
      I2 => \deskew_enable_gen.delay_tap[4]_i_11_n_0\,
      I3 => \deskew_enable_gen.delay_tap[4]_i_12_n_0\,
      I4 => \deskew_enable_gen.delay_tap[4]_i_13_n_0\,
      I5 => \^deskew_enable_gen.step_count_reg[2]_0\,
      O => \deskew_enable_gen.delay_tap[4]_i_6_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[4]_i_14_n_0\,
      I1 => \deskew_enable_gen.min_value_0\(3),
      I2 => \deskew_enable_gen.max_value_0\(3),
      I3 => \deskew_enable_gen.min_value_0\(4),
      I4 => \deskew_enable_gen.max_value_0\(4),
      O => \deskew_enable_gen.delay_tap[4]_i_7_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \deskew_enable_gen.state\(4),
      I1 => \deskew_enable_gen.state\(3),
      I2 => \deskew_enable_gen.state\(2),
      O => \deskew_enable_gen.delay_tap[4]_i_8_n_0\
    );
\deskew_enable_gen.delay_tap[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \deskew_enable_gen.min_value_1\(4),
      I1 => \deskew_enable_gen.max_value_1\(4),
      I2 => \deskew_enable_gen.max_value_1\(3),
      I3 => \deskew_enable_gen.min_value_1\(3),
      I4 => \deskew_enable_gen.delay_tap[4]_i_15_n_0\,
      O => \deskew_enable_gen.delay_tap[4]_i_9_n_0\
    );
\deskew_enable_gen.delay_tap_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.delay_tap[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_delay_tap\(0),
      Q => \^deskew_enable_gen.delay_tap_reg[4]_0\(0),
      R => SR(0)
    );
\deskew_enable_gen.delay_tap_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.delay_tap[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_delay_tap\(1),
      Q => \^deskew_enable_gen.delay_tap_reg[4]_0\(1),
      R => SR(0)
    );
\deskew_enable_gen.delay_tap_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.delay_tap[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_delay_tap\(2),
      Q => \^deskew_enable_gen.delay_tap_reg[4]_0\(2),
      R => SR(0)
    );
\deskew_enable_gen.delay_tap_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.delay_tap[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_delay_tap\(3),
      Q => \^deskew_enable_gen.delay_tap_reg[4]_0\(3),
      R => SR(0)
    );
\deskew_enable_gen.delay_tap_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.delay_tap[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_delay_tap\(4),
      Q => \^deskew_enable_gen.delay_tap_reg[4]_0\(4),
      R => SR(0)
    );
\deskew_enable_gen.dout_p0_val0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \deskew_enable_gen.dout_p0_val0_carry_n_0\,
      CO(2) => \deskew_enable_gen.dout_p0_val0_carry_n_1\,
      CO(1) => \deskew_enable_gen.dout_p0_val0_carry_n_2\,
      CO(0) => \deskew_enable_gen.dout_p0_val0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.dout_p0_val0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.dout_p0_val0_carry_i_1_n_0\,
      S(2) => \deskew_enable_gen.dout_p0_val0_carry_i_2_n_0\,
      S(1) => \deskew_enable_gen.dout_p0_val0_carry_i_3_n_0\,
      S(0) => \deskew_enable_gen.dout_p0_val0_carry_i_4_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.dout_p0_val0_carry_n_0\,
      CO(3) => \deskew_enable_gen.dout_p0_val0_carry__0_n_0\,
      CO(2) => \deskew_enable_gen.dout_p0_val0_carry__0_n_1\,
      CO(1) => \deskew_enable_gen.dout_p0_val0_carry__0_n_2\,
      CO(0) => \deskew_enable_gen.dout_p0_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.dout_p0_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.dout_p0_val0_carry__0_i_1_n_0\,
      S(2) => \deskew_enable_gen.dout_p0_val0_carry__0_i_2_n_0\,
      S(1) => \deskew_enable_gen.dout_p0_val0_carry__0_i_3_n_0\,
      S(0) => \deskew_enable_gen.dout_p0_val0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFF00070007"
    )
        port map (
      I0 => \^q\(1),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \deskew_enable_gen.selected_data\(21),
      I5 => \deskew_enable_gen.grp_p3_val0_carry__0_i_5_n_0\,
      O => \deskew_enable_gen.dout_p0_val0_carry__0_i_1_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFAFA303030F0"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(20),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \deskew_enable_gen.grp_p3_val0_carry_i_8_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.grp_p3_val0_carry__0_i_6_n_0\,
      O => \deskew_enable_gen.dout_p0_val0_carry__0_i_2_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCDCFC50505050"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.dout_p0_val0_carry__0_i_5_n_0\,
      I2 => \deskew_enable_gen.grp_p3_val0_carry_i_8_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \deskew_enable_gen.grp_p3_val0_carry__0_i_7_n_0\,
      O => \deskew_enable_gen.dout_p0_val0_carry__0_i_3_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(4),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \deskew_enable_gen.grp_p0_val0_carry__0_i_5_n_0\,
      O => \deskew_enable_gen.dout_p0_val0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(16),
      I1 => \deskew_enable_gen.selected_data\(17),
      O => \deskew_enable_gen.dout_p0_val0_carry__0_i_5_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.dout_p0_val0_carry__0_n_0\,
      CO(3) => \deskew_enable_gen.dout_p0_val0\,
      CO(2) => \deskew_enable_gen.dout_p0_val0_carry__1_n_1\,
      CO(1) => \deskew_enable_gen.dout_p0_val0_carry__1_n_2\,
      CO(0) => \deskew_enable_gen.dout_p0_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.dout_p0_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.dout_p0_val0_carry__1_i_1_n_0\,
      S(2) => \deskew_enable_gen.dout_p0_val0_carry__1_i_2_n_0\,
      S(1) => \deskew_enable_gen.dout_p0_val0_carry__1_i_3_n_0\,
      S(0) => \deskew_enable_gen.dout_p0_val0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAFFFF"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry__1_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.dout_p0_val0_carry__1_i_1_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D0FF"
    )
        port map (
      I0 => \deskew_enable_gen.dout_p0_val0_carry__1_i_5_n_0\,
      I1 => \deskew_enable_gen.selected_data\(32),
      I2 => \deskew_enable_gen.grp_p3_val0_carry__1_i_6_n_0\,
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      O => \deskew_enable_gen.dout_p0_val0_carry__1_i_2_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222F2F0000000F"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(28),
      I1 => \deskew_enable_gen.selected_data\(29),
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.dout_p0_val0_carry__1_i_6_n_0\,
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.grp_p3_val0_carry__1_i_7_n_0\,
      O => \deskew_enable_gen.dout_p0_val0_carry__1_i_3_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101010101"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.dout_p0_val0_carry__1_i_6_n_0\,
      I2 => \deskew_enable_gen.grp_count_mul\(6),
      I3 => \deskew_enable_gen.data_out[24]_i_2_n_0\,
      I4 => \deskew_enable_gen.grp_p3_val0_carry__1_i_8_n_0\,
      I5 => \deskew_enable_gen.selected_data\(26),
      O => \deskew_enable_gen.dout_p0_val0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      O => \deskew_enable_gen.dout_p0_val0_carry__1_i_5_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      O => \deskew_enable_gen.dout_p0_val0_carry__1_i_6_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F8F8F88888888"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry_i_5_n_0\,
      I1 => \deskew_enable_gen.grp_p3_val0_carry_i_6_n_0\,
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \deskew_enable_gen.grp_p3_val0_carry_i_8_n_0\,
      O => \deskew_enable_gen.dout_p0_val0_carry_i_1_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D0C0C0C0FFC0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \deskew_enable_gen.selected_data\(8),
      I2 => \deskew_enable_gen.grp_p3_val0_carry_i_7_n_0\,
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_p3_val0_carry_i_8_n_0\,
      I5 => \^q\(1),
      O => \deskew_enable_gen.dout_p0_val0_carry_i_2_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E0EEEE00E0"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry_i_9_n_0\,
      I1 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I2 => \deskew_enable_gen.selected_data\(4),
      I3 => \deskew_enable_gen.selected_data\(5),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_2\,
      I5 => \^q\(1),
      O => \deskew_enable_gen.dout_p0_val0_carry_i_3_n_0\
    );
\deskew_enable_gen.dout_p0_val0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.grp_p0_val0_carry_i_5_n_0\,
      O => \deskew_enable_gen.dout_p0_val0_carry_i_4_n_0\
    );
\deskew_enable_gen.dout_p0_val_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.dout_p0_val0\,
      Q => \deskew_enable_gen.dout_p0_val\,
      R => '0'
    );
\deskew_enable_gen.f0_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => f0_val0,
      Q => \deskew_enable_gen.f0_val_reg_n_0_[0]\,
      R => '0'
    );
\deskew_enable_gen.f0_val_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_ph_out,
      D => \deskew_enable_gen.f0_val_reg_n_0_[0]\,
      Q => \deskew_enable_gen.f0_val_reg[2]_srl2_n_0\
    );
\deskew_enable_gen.f0_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.f0_val_reg[2]_srl2_n_0\,
      Q => p_3_in,
      R => '0'
    );
\deskew_enable_gen.f1_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => f1_val0,
      Q => \deskew_enable_gen.f1_val_reg_n_0_[0]\,
      R => '0'
    );
\deskew_enable_gen.f1_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.f1_val_reg_n_0_[0]\,
      Q => \deskew_enable_gen.f1_val_reg_n_0_[1]\,
      R => '0'
    );
\deskew_enable_gen.f1_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.f1_val_reg_n_0_[1]\,
      Q => p_2_in5_in,
      R => '0'
    );
\deskew_enable_gen.f2_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => f2_val0,
      Q => \deskew_enable_gen.f2_val_reg_n_0_[0]\,
      R => '0'
    );
\deskew_enable_gen.f2_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.f2_val_reg_n_0_[0]\,
      Q => p_0_in4_in,
      R => '0'
    );
\deskew_enable_gen.f3_val_reg0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \deskew_enable_gen.f3_val_reg0_carry_n_0\,
      CO(2) => \deskew_enable_gen.f3_val_reg0_carry_n_1\,
      CO(1) => \deskew_enable_gen.f3_val_reg0_carry_n_2\,
      CO(0) => \deskew_enable_gen.f3_val_reg0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.f3_val_reg0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.f3_val_reg0_carry_i_1_n_0\,
      S(2) => \deskew_enable_gen.f3_val_reg0_carry_i_2_n_0\,
      S(1) => \deskew_enable_gen.f3_val_reg0_carry_i_3_n_0\,
      S(0) => \deskew_enable_gen.f3_val_reg0_carry_i_4_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.f3_val_reg0_carry_n_0\,
      CO(3) => \deskew_enable_gen.f3_val_reg0_carry__0_n_0\,
      CO(2) => \deskew_enable_gen.f3_val_reg0_carry__0_n_1\,
      CO(1) => \deskew_enable_gen.f3_val_reg0_carry__0_n_2\,
      CO(0) => \deskew_enable_gen.f3_val_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.f3_val_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.f3_val_reg0_carry__0_i_1_n_0\,
      S(2) => \deskew_enable_gen.f3_val_reg0_carry__0_i_2_n_0\,
      S(1) => \deskew_enable_gen.f3_val_reg0_carry__0_i_3_n_0\,
      S(0) => \deskew_enable_gen.f3_val_reg0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^ddr_data_gen.data_dly_reg[23]_0\(1),
      I1 => \ddr_data_gen.data_dly_reg[33]_0\(22),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(20),
      I3 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      O => \deskew_enable_gen.f3_val_reg0_carry__0_i_1_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0DDDD"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I1 => unalign_data(20),
      I2 => unalign_data(18),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(18),
      I4 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      O => \deskew_enable_gen.f3_val_reg0_carry__0_i_2_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B3B3B3"
    )
        port map (
      I0 => unalign_data(16),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(16),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(14),
      I4 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      O => \deskew_enable_gen.f3_val_reg0_carry__0_i_3_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B333"
    )
        port map (
      I0 => unalign_data(12),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(12),
      I3 => unalign_data(14),
      O => \deskew_enable_gen.f3_val_reg0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.f3_val_reg0_carry__0_n_0\,
      CO(3) => \deskew_enable_gen.f3_val_reg0\,
      CO(2) => \deskew_enable_gen.f3_val_reg0_carry__1_n_1\,
      CO(1) => \deskew_enable_gen.f3_val_reg0_carry__1_n_2\,
      CO(0) => \deskew_enable_gen.f3_val_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.f3_val_reg0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.f3_val_reg0_carry__1_i_1_n_0\,
      S(2) => \deskew_enable_gen.f3_val_reg0_carry__1_i_2_n_0\,
      S(1) => \deskew_enable_gen.f3_val_reg0_carry__1_i_3_n_0\,
      S(0) => \deskew_enable_gen.f3_val_reg0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFF7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \ddr_data_gen.data_dly_reg[33]_0\(32),
      O => \deskew_enable_gen.f3_val_reg0_carry__1_i_1_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0EEEE"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I1 => unalign_data(32),
      I2 => unalign_data(30),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(30),
      I4 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      O => \deskew_enable_gen.f3_val_reg0_carry__1_i_2_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B3B3B3"
    )
        port map (
      I0 => unalign_data(28),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(28),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(26),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      O => \deskew_enable_gen.f3_val_reg0_carry__1_i_3_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B333"
    )
        port map (
      I0 => unalign_data(24),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(24),
      I3 => unalign_data(26),
      O => \deskew_enable_gen.f3_val_reg0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^ddr_data_gen.data_dly_reg[23]_0\(0),
      I1 => \ddr_data_gen.data_dly_reg[33]_0\(10),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(8),
      I3 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      O => \deskew_enable_gen.f3_val_reg0_carry_i_1_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CFFFFAAFFFFFF"
    )
        port map (
      I0 => unalign_data(8),
      I1 => unalign_data(6),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(6),
      I3 => \^q\(1),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_2\,
      I5 => \^q\(0),
      O => \deskew_enable_gen.f3_val_reg0_carry_i_2_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B3B3B3"
    )
        port map (
      I0 => unalign_data(4),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(4),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(2),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      O => \deskew_enable_gen.f3_val_reg0_carry_i_3_n_0\
    );
\deskew_enable_gen.f3_val_reg0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B333"
    )
        port map (
      I0 => unalign_data(0),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(0),
      I3 => unalign_data(2),
      O => \deskew_enable_gen.f3_val_reg0_carry_i_4_n_0\
    );
\deskew_enable_gen.f3_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.f3_val_reg0\,
      Q => f3_val(0),
      R => '0'
    );
\deskew_enable_gen.f3_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => f3_val(0),
      Q => f3_val(1),
      R => '0'
    );
\deskew_enable_gen.f3_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => f3_val(1),
      Q => f3_val(2),
      R => '0'
    );
\deskew_enable_gen.f3_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => f3_val(2),
      Q => f3_val(3),
      R => '0'
    );
\deskew_enable_gen.flip_type_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \deskew_enable_gen.state\(1),
      I1 => \deskew_enable_gen.state\(2),
      O => \deskew_enable_gen.state_reg[1]_0\
    );
\deskew_enable_gen.flip_type_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \deskew_enable_gen.state\(3),
      I1 => \deskew_enable_gen.state\(0),
      O => \deskew_enable_gen.state_reg[3]_0\
    );
\deskew_enable_gen.flip_type_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.flip_type_reg_0\,
      Q => \^flip_type\,
      R => SR(0)
    );
\deskew_enable_gen.grp_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \deskew_enable_gen.state\(7),
      I1 => \^q\(0),
      O => \deskew_enable_gen.next_grp_count\(0)
    );
\deskew_enable_gen.grp_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.state\(10),
      O => \deskew_enable_gen.grp_count[1]_i_1_n_0\
    );
\deskew_enable_gen.grp_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \deskew_enable_gen.state\(10),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      O => \deskew_enable_gen.next_grp_count\(2)
    );
\deskew_enable_gen.grp_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \deskew_enable_gen.state\(10),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.next_grp_count\(3)
    );
\deskew_enable_gen.grp_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E0000"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count[4]_i_3_n_0\,
      I1 => \deskew_enable_gen.state\(7),
      I2 => \deskew_enable_gen.state[9]_i_3_n_0\,
      I3 => \deskew_enable_gen.state\(10),
      I4 => \deskew_enable_gen.grp_count[4]_i_4_n_0\,
      I5 => \deskew_enable_gen.grp_count[4]_i_5_n_0\,
      O => \deskew_enable_gen.grp_count[4]_i_1_n_0\
    );
\deskew_enable_gen.grp_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \deskew_enable_gen.state\(10),
      I1 => \deskew_enable_gen.grp_count_mul\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \deskew_enable_gen.grp_count_mul\(6),
      O => \deskew_enable_gen.next_grp_count\(4)
    );
\deskew_enable_gen.grp_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080880"
    )
        port map (
      I0 => \deskew_enable_gen.dout_p0_val\,
      I1 => \deskew_enable_gen.state\(10),
      I2 => \deskew_enable_gen.grp_p0_val\,
      I3 => \deskew_enable_gen.grp_p1_val\,
      I4 => \deskew_enable_gen.grp_p3_val\,
      O => \deskew_enable_gen.grp_count[4]_i_3_n_0\
    );
\deskew_enable_gen.grp_count[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \deskew_enable_gen.state\(1),
      I1 => \deskew_enable_gen.state\(2),
      I2 => \deskew_enable_gen.state\(0),
      I3 => \deskew_enable_gen.state\(3),
      O => \deskew_enable_gen.grp_count[4]_i_4_n_0\
    );
\deskew_enable_gen.grp_count[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \deskew_enable_gen.state\(11),
      I1 => \deskew_enable_gen.state\(9),
      I2 => \deskew_enable_gen.state\(4),
      I3 => \deskew_enable_gen.state\(5),
      I4 => \deskew_enable_gen.state\(6),
      I5 => \deskew_enable_gen.state\(8),
      O => \deskew_enable_gen.grp_count[4]_i_5_n_0\
    );
\deskew_enable_gen.grp_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.grp_count[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_grp_count\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\deskew_enable_gen.grp_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.grp_count[4]_i_1_n_0\,
      D => \deskew_enable_gen.grp_count[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\deskew_enable_gen.grp_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.grp_count[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_grp_count\(2),
      Q => \deskew_enable_gen.grp_count_mul\(4),
      R => SR(0)
    );
\deskew_enable_gen.grp_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.grp_count[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_grp_count\(3),
      Q => \deskew_enable_gen.grp_count_mul\(5),
      R => SR(0)
    );
\deskew_enable_gen.grp_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.grp_count[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_grp_count\(4),
      Q => \deskew_enable_gen.grp_count_mul\(6),
      R => SR(0)
    );
\deskew_enable_gen.grp_flip_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E0004"
    )
        port map (
      I0 => \deskew_enable_gen.delay_tap[1]_i_4_n_0\,
      I1 => \^deskew_enable_gen.min_flip_1\,
      I2 => \deskew_enable_gen.grp_flip_i_2_n_0\,
      I3 => \^deskew_enable_gen.step_count_reg[2]_0\,
      I4 => \^deskew_enable_gen.min_flip_0\,
      O => \deskew_enable_gen.next_grp_flip\
    );
\deskew_enable_gen.grp_flip_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \deskew_enable_gen.state\(2),
      I1 => \deskew_enable_gen.state\(0),
      I2 => \deskew_enable_gen.state\(3),
      I3 => \deskew_enable_gen.delay_tap[3]_i_2_n_0\,
      I4 => \deskew_enable_gen.state[11]_i_8_n_0\,
      I5 => \deskew_enable_gen.grp_flip_i_3_n_0\,
      O => \deskew_enable_gen.grp_flip_i_2_n_0\
    );
\deskew_enable_gen.grp_flip_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \deskew_enable_gen.state\(11),
      I1 => \deskew_enable_gen.state\(9),
      I2 => \deskew_enable_gen.state\(10),
      I3 => \deskew_enable_gen.state\(1),
      O => \deskew_enable_gen.grp_flip_i_3_n_0\
    );
\deskew_enable_gen.grp_flip_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.next_grp_flip\,
      Q => \deskew_enable_gen.grp_flip\,
      R => SR(0)
    );
\deskew_enable_gen.grp_p0_val0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \deskew_enable_gen.grp_p0_val0_carry_n_0\,
      CO(2) => \deskew_enable_gen.grp_p0_val0_carry_n_1\,
      CO(1) => \deskew_enable_gen.grp_p0_val0_carry_n_2\,
      CO(0) => \deskew_enable_gen.grp_p0_val0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p0_val0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.grp_p0_val0_carry_i_1_n_0\,
      S(2) => \deskew_enable_gen.grp_p0_val0_carry_i_2_n_0\,
      S(1) => \deskew_enable_gen.grp_p0_val0_carry_i_3_n_0\,
      S(0) => \deskew_enable_gen.grp_p0_val0_carry_i_4_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.grp_p0_val0_carry_n_0\,
      CO(3) => \deskew_enable_gen.grp_p0_val0_carry__0_n_0\,
      CO(2) => \deskew_enable_gen.grp_p0_val0_carry__0_n_1\,
      CO(1) => \deskew_enable_gen.grp_p0_val0_carry__0_n_2\,
      CO(0) => \deskew_enable_gen.grp_p0_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p0_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.grp_p0_val0_carry__0_i_1_n_0\,
      S(2) => \deskew_enable_gen.grp_p0_val0_carry__0_i_2_n_0\,
      S(1) => \deskew_enable_gen.grp_p0_val0_carry__0_i_3_n_0\,
      S(0) => \deskew_enable_gen.grp_p0_val0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry__0_i_5_n_0\,
      I1 => \deskew_enable_gen.selected_data\(21),
      I2 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      O => \deskew_enable_gen.grp_p0_val0_carry__0_i_1_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I1 => \deskew_enable_gen.selected_data\(20),
      I2 => \deskew_enable_gen.grp_p3_val0_carry__0_i_6_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      O => \deskew_enable_gen.grp_p0_val0_carry__0_i_2_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005D5D"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I1 => \deskew_enable_gen.selected_data\(16),
      I2 => \deskew_enable_gen.selected_data\(17),
      I3 => \deskew_enable_gen.grp_p3_val0_carry__0_i_7_n_0\,
      I4 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      O => \deskew_enable_gen.grp_p0_val0_carry__0_i_3_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p0_val0_carry__0_i_5_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \deskew_enable_gen.grp_count_mul\(5),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(4),
      O => \deskew_enable_gen.grp_p0_val0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(14),
      I1 => \deskew_enable_gen.grp_p3_val0_carry__0_i_8_n_0\,
      I2 => \deskew_enable_gen.data_out[12]_i_2_n_0\,
      O => \deskew_enable_gen.grp_p0_val0_carry__0_i_5_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.grp_p0_val0_carry__0_n_0\,
      CO(3) => \deskew_enable_gen.grp_p0_val0\,
      CO(2) => \deskew_enable_gen.grp_p0_val0_carry__1_n_1\,
      CO(1) => \deskew_enable_gen.grp_p0_val0_carry__1_n_2\,
      CO(0) => \deskew_enable_gen.grp_p0_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p0_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.grp_p0_val0_carry__1_i_1_n_0\,
      S(2) => \deskew_enable_gen.grp_p0_val0_carry__1_i_2_n_0\,
      S(1) => \deskew_enable_gen.grp_p0_val0_carry__1_i_3_n_0\,
      S(0) => \deskew_enable_gen.grp_p0_val0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFBFFF"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry__1_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.grp_p0_val0_carry__1_i_1_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(32),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I2 => \deskew_enable_gen.grp_p3_val0_carry__1_i_6_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      O => \deskew_enable_gen.grp_p0_val0_carry__1_i_2_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005D5D"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I1 => \deskew_enable_gen.selected_data\(28),
      I2 => \deskew_enable_gen.selected_data\(29),
      I3 => \deskew_enable_gen.grp_p3_val0_carry__1_i_7_n_0\,
      I4 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      O => \deskew_enable_gen.grp_p0_val0_carry__1_i_3_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[24]_i_2_n_0\,
      I1 => \deskew_enable_gen.grp_p3_val0_carry__1_i_8_n_0\,
      I2 => \deskew_enable_gen.selected_data\(26),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      O => \deskew_enable_gen.grp_p0_val0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry_i_5_n_0\,
      I1 => \deskew_enable_gen.grp_p3_val0_carry_i_6_n_0\,
      I2 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      O => \deskew_enable_gen.grp_p0_val0_carry_i_1_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFFFFFAFFF"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(8),
      I1 => \deskew_enable_gen.grp_p3_val0_carry_i_7_n_0\,
      I2 => \^q\(1),
      I3 => \deskew_enable_gen.grp_p3_val0_carry_i_8_n_0\,
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \^q\(0),
      O => \deskew_enable_gen.grp_p0_val0_carry_i_2_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005D5D"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I1 => \deskew_enable_gen.selected_data\(4),
      I2 => \deskew_enable_gen.selected_data\(5),
      I3 => \deskew_enable_gen.grp_p3_val0_carry_i_9_n_0\,
      I4 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      O => \deskew_enable_gen.grp_p0_val0_carry_i_3_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p0_val0_carry_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.grp_p0_val0_carry_i_4_n_0\
    );
\deskew_enable_gen.grp_p0_val0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(2),
      I1 => \deskew_enable_gen.grp_p3_val0_carry_i_10_n_0\,
      I2 => \deskew_enable_gen.data_out[0]_i_2_n_0\,
      O => \deskew_enable_gen.grp_p0_val0_carry_i_5_n_0\
    );
\deskew_enable_gen.grp_p0_val_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.grp_p0_val0\,
      Q => \deskew_enable_gen.grp_p0_val\,
      R => '0'
    );
\deskew_enable_gen.grp_p1_val0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \deskew_enable_gen.grp_p1_val0_carry_n_0\,
      CO(2) => \deskew_enable_gen.grp_p1_val0_carry_n_1\,
      CO(1) => \deskew_enable_gen.grp_p1_val0_carry_n_2\,
      CO(0) => \deskew_enable_gen.grp_p1_val0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p1_val0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.grp_p1_val0_carry_i_1_n_0\,
      S(2) => \deskew_enable_gen.grp_p1_val0_carry_i_2_n_0\,
      S(1) => \deskew_enable_gen.grp_p1_val0_carry_i_3_n_0\,
      S(0) => \deskew_enable_gen.grp_p1_val0_carry_i_4_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.grp_p1_val0_carry_n_0\,
      CO(3) => \deskew_enable_gen.grp_p1_val0_carry__0_n_0\,
      CO(2) => \deskew_enable_gen.grp_p1_val0_carry__0_n_1\,
      CO(1) => \deskew_enable_gen.grp_p1_val0_carry__0_n_2\,
      CO(0) => \deskew_enable_gen.grp_p1_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p1_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.grp_p1_val0_carry__0_i_1_n_0\,
      S(2) => \deskew_enable_gen.grp_p1_val0_carry__0_i_2_n_0\,
      S(1) => \deskew_enable_gen.grp_p1_val0_carry__0_i_3_n_0\,
      S(0) => \deskew_enable_gen.grp_p1_val0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry__0_i_5_n_0\,
      I1 => \deskew_enable_gen.selected_data\(21),
      I2 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      O => \deskew_enable_gen.grp_p1_val0_carry__0_i_1_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(20),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I2 => \deskew_enable_gen.grp_p3_val0_carry__0_i_6_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      O => \deskew_enable_gen.grp_p1_val0_carry__0_i_2_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BBB0BB"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry__0_i_7_n_0\,
      I1 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I2 => \deskew_enable_gen.selected_data\(17),
      I3 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I4 => \deskew_enable_gen.selected_data\(16),
      O => \deskew_enable_gen.grp_p1_val0_carry__0_i_3_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[12]_i_2_n_0\,
      I1 => \deskew_enable_gen.selected_data\(14),
      I2 => \deskew_enable_gen.grp_p3_val0_carry__0_i_8_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      O => \deskew_enable_gen.grp_p1_val0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.grp_p1_val0_carry__0_n_0\,
      CO(3) => \deskew_enable_gen.grp_p1_val0\,
      CO(2) => \deskew_enable_gen.grp_p1_val0_carry__1_n_1\,
      CO(1) => \deskew_enable_gen.grp_p1_val0_carry__1_n_2\,
      CO(0) => \deskew_enable_gen.grp_p1_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p1_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.grp_p1_val0_carry__1_i_1_n_0\,
      S(2) => \deskew_enable_gen.grp_p1_val0_carry__1_i_2_n_0\,
      S(1) => \deskew_enable_gen.grp_p1_val0_carry__1_i_3_n_0\,
      S(0) => \deskew_enable_gen.grp_p1_val0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFF7FFF"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry__1_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.grp_p1_val0_carry__1_i_1_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(32),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I2 => \deskew_enable_gen.grp_p3_val0_carry__1_i_6_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      O => \deskew_enable_gen.grp_p1_val0_carry__1_i_2_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73730073"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(28),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I2 => \deskew_enable_gen.selected_data\(29),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I4 => \deskew_enable_gen.grp_p3_val0_carry__1_i_7_n_0\,
      O => \deskew_enable_gen.grp_p1_val0_carry__1_i_3_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B33"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[24]_i_2_n_0\,
      I1 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I2 => \deskew_enable_gen.grp_p3_val0_carry__1_i_8_n_0\,
      I3 => \deskew_enable_gen.selected_data\(26),
      O => \deskew_enable_gen.grp_p1_val0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry_i_5_n_0\,
      I1 => \deskew_enable_gen.grp_p3_val0_carry_i_6_n_0\,
      I2 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      O => \deskew_enable_gen.grp_p1_val0_carry_i_1_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFFFFF5FFF"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(8),
      I1 => \deskew_enable_gen.grp_p3_val0_carry_i_7_n_0\,
      I2 => \^q\(1),
      I3 => \deskew_enable_gen.grp_p3_val0_carry_i_8_n_0\,
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \^q\(0),
      O => \deskew_enable_gen.grp_p1_val0_carry_i_2_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73730073"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(4),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I2 => \deskew_enable_gen.selected_data\(5),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I4 => \deskew_enable_gen.grp_p3_val0_carry_i_9_n_0\,
      O => \deskew_enable_gen.grp_p1_val0_carry_i_3_n_0\
    );
\deskew_enable_gen.grp_p1_val0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[0]_i_2_n_0\,
      I1 => \deskew_enable_gen.selected_data\(2),
      I2 => \deskew_enable_gen.grp_p3_val0_carry_i_10_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      O => \deskew_enable_gen.grp_p1_val0_carry_i_4_n_0\
    );
\deskew_enable_gen.grp_p1_val_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.grp_p1_val0\,
      Q => \deskew_enable_gen.grp_p1_val\,
      R => '0'
    );
\deskew_enable_gen.grp_p3_val0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \deskew_enable_gen.grp_p3_val0_carry_n_0\,
      CO(2) => \deskew_enable_gen.grp_p3_val0_carry_n_1\,
      CO(1) => \deskew_enable_gen.grp_p3_val0_carry_n_2\,
      CO(0) => \deskew_enable_gen.grp_p3_val0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p3_val0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.grp_p3_val0_carry_i_1_n_0\,
      S(2) => \deskew_enable_gen.grp_p3_val0_carry_i_2_n_0\,
      S(1) => \deskew_enable_gen.grp_p3_val0_carry_i_3_n_0\,
      S(0) => \deskew_enable_gen.grp_p3_val0_carry_i_4_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.grp_p3_val0_carry_n_0\,
      CO(3) => \deskew_enable_gen.grp_p3_val0_carry__0_n_0\,
      CO(2) => \deskew_enable_gen.grp_p3_val0_carry__0_n_1\,
      CO(1) => \deskew_enable_gen.grp_p3_val0_carry__0_n_2\,
      CO(0) => \deskew_enable_gen.grp_p3_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p3_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.grp_p3_val0_carry__0_i_1_n_0\,
      S(2) => \deskew_enable_gen.grp_p3_val0_carry__0_i_2_n_0\,
      S(1) => \deskew_enable_gen.grp_p3_val0_carry__0_i_3_n_0\,
      S(0) => \deskew_enable_gen.grp_p3_val0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry__0_i_5_n_0\,
      I1 => \deskew_enable_gen.selected_data\(21),
      I2 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_1_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(18),
      I1 => \deskew_enable_gen.data_stage2\(18),
      I2 => \deskew_enable_gen.data_stage_sel0\(18),
      I3 => \deskew_enable_gen.data_stage_sel1\(18),
      I4 => \deskew_enable_gen.data_stage0\(18),
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_10_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I1 => \deskew_enable_gen.selected_data\(20),
      I2 => \deskew_enable_gen.grp_p3_val0_carry__0_i_6_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_2_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BB00BB"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry__0_i_7_n_0\,
      I1 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I2 => \deskew_enable_gen.selected_data\(17),
      I3 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I4 => \deskew_enable_gen.selected_data\(16),
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_3_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[12]_i_2_n_0\,
      I1 => \deskew_enable_gen.selected_data\(14),
      I2 => \deskew_enable_gen.grp_p3_val0_carry__0_i_8_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_4_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000034F437F7"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(23),
      I1 => \deskew_enable_gen.data_stage_sel1\(23),
      I2 => \deskew_enable_gen.data_stage_sel0\(23),
      I3 => \deskew_enable_gen.data_stage2\(23),
      I4 => \deskew_enable_gen.data_stage1\(23),
      I5 => \deskew_enable_gen.grp_p3_val0_carry__0_i_9_n_0\,
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_5_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000034F437F7"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(19),
      I1 => \deskew_enable_gen.data_stage_sel1\(19),
      I2 => \deskew_enable_gen.data_stage_sel0\(19),
      I3 => \deskew_enable_gen.data_stage2\(19),
      I4 => \deskew_enable_gen.data_stage1\(19),
      I5 => \deskew_enable_gen.grp_p3_val0_carry__0_i_10_n_0\,
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_6_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(15),
      I1 => \deskew_enable_gen.data_stage2\(15),
      I2 => \deskew_enable_gen.data_stage_sel0\(15),
      I3 => \deskew_enable_gen.data_stage_sel1\(15),
      I4 => \deskew_enable_gen.data_stage0\(15),
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_7_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(13),
      I1 => \deskew_enable_gen.data_stage2\(13),
      I2 => \deskew_enable_gen.data_stage_sel0\(13),
      I3 => \deskew_enable_gen.data_stage_sel1\(13),
      I4 => \deskew_enable_gen.data_stage0\(13),
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_8_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(22),
      I1 => \deskew_enable_gen.data_stage2\(22),
      I2 => \deskew_enable_gen.data_stage_sel0\(22),
      I3 => \deskew_enable_gen.data_stage_sel1\(22),
      I4 => \deskew_enable_gen.data_stage0\(22),
      O => \deskew_enable_gen.grp_p3_val0_carry__0_i_9_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.grp_p3_val0_carry__0_n_0\,
      CO(3) => \deskew_enable_gen.grp_p3_val0\,
      CO(2) => \deskew_enable_gen.grp_p3_val0_carry__1_n_1\,
      CO(1) => \deskew_enable_gen.grp_p3_val0_carry__1_n_2\,
      CO(0) => \deskew_enable_gen.grp_p3_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p3_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.grp_p3_val0_carry__1_i_1_n_0\,
      S(2) => \deskew_enable_gen.grp_p3_val0_carry__1_i_2_n_0\,
      S(1) => \deskew_enable_gen.grp_p3_val0_carry__1_i_3_n_0\,
      S(0) => \deskew_enable_gen.grp_p3_val0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFF7FFF"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry__1_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.grp_p3_val0_carry__1_i_1_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(32),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I2 => \deskew_enable_gen.grp_p3_val0_carry__1_i_6_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      O => \deskew_enable_gen.grp_p3_val0_carry__1_i_2_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3B300B3"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(28),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I2 => \deskew_enable_gen.selected_data\(29),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I4 => \deskew_enable_gen.grp_p3_val0_carry__1_i_7_n_0\,
      O => \deskew_enable_gen.grp_p3_val0_carry__1_i_3_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3733"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[24]_i_2_n_0\,
      I1 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I2 => \deskew_enable_gen.grp_p3_val0_carry__1_i_8_n_0\,
      I3 => \deskew_enable_gen.selected_data\(26),
      O => \deskew_enable_gen.grp_p3_val0_carry__1_i_4_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(33),
      I1 => \deskew_enable_gen.data_stage2\(33),
      I2 => \deskew_enable_gen.data_stage_sel0\(33),
      I3 => \deskew_enable_gen.data_stage_sel1\(33),
      I4 => \deskew_enable_gen.data_stage0\(33),
      O => \deskew_enable_gen.grp_p3_val0_carry__1_i_5_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000034F437F7"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(31),
      I1 => \deskew_enable_gen.data_stage_sel1\(31),
      I2 => \deskew_enable_gen.data_stage_sel0\(31),
      I3 => \deskew_enable_gen.data_stage2\(31),
      I4 => \deskew_enable_gen.data_stage1\(31),
      I5 => \deskew_enable_gen.grp_p3_val0_carry__1_i_9_n_0\,
      O => \deskew_enable_gen.grp_p3_val0_carry__1_i_6_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(27),
      I1 => \deskew_enable_gen.data_stage2\(27),
      I2 => \deskew_enable_gen.data_stage_sel0\(27),
      I3 => \deskew_enable_gen.data_stage_sel1\(27),
      I4 => \deskew_enable_gen.data_stage0\(27),
      O => \deskew_enable_gen.grp_p3_val0_carry__1_i_7_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(25),
      I1 => \deskew_enable_gen.data_stage2\(25),
      I2 => \deskew_enable_gen.data_stage_sel0\(25),
      I3 => \deskew_enable_gen.data_stage_sel1\(25),
      I4 => \deskew_enable_gen.data_stage0\(25),
      O => \deskew_enable_gen.grp_p3_val0_carry__1_i_8_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(30),
      I1 => \deskew_enable_gen.data_stage2\(30),
      I2 => \deskew_enable_gen.data_stage_sel0\(30),
      I3 => \deskew_enable_gen.data_stage_sel1\(30),
      I4 => \deskew_enable_gen.data_stage0\(30),
      O => \deskew_enable_gen.grp_p3_val0_carry__1_i_9_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val0_carry_i_5_n_0\,
      I1 => \deskew_enable_gen.grp_p3_val0_carry_i_6_n_0\,
      I2 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      O => \deskew_enable_gen.grp_p3_val0_carry_i_1_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(1),
      I1 => \deskew_enable_gen.data_stage2\(1),
      I2 => \deskew_enable_gen.data_stage_sel0\(1),
      I3 => \deskew_enable_gen.data_stage_sel1\(1),
      I4 => \deskew_enable_gen.data_stage0\(1),
      O => \deskew_enable_gen.grp_p3_val0_carry_i_10_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(10),
      I1 => \deskew_enable_gen.data_stage2\(10),
      I2 => \deskew_enable_gen.data_stage_sel0\(10),
      I3 => \deskew_enable_gen.data_stage_sel1\(10),
      I4 => \deskew_enable_gen.data_stage0\(10),
      O => \deskew_enable_gen.grp_p3_val0_carry_i_11_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(6),
      I1 => \deskew_enable_gen.data_stage2\(6),
      I2 => \deskew_enable_gen.data_stage_sel0\(6),
      I3 => \deskew_enable_gen.data_stage_sel1\(6),
      I4 => \deskew_enable_gen.data_stage0\(6),
      O => \deskew_enable_gen.grp_p3_val0_carry_i_12_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFFFFFAFFF"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(8),
      I1 => \deskew_enable_gen.grp_p3_val0_carry_i_7_n_0\,
      I2 => \^q\(1),
      I3 => \deskew_enable_gen.grp_p3_val0_carry_i_8_n_0\,
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \^q\(0),
      O => \deskew_enable_gen.grp_p3_val0_carry_i_2_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3B300B3"
    )
        port map (
      I0 => \deskew_enable_gen.selected_data\(4),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I2 => \deskew_enable_gen.selected_data\(5),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I4 => \deskew_enable_gen.grp_p3_val0_carry_i_9_n_0\,
      O => \deskew_enable_gen.grp_p3_val0_carry_i_3_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \deskew_enable_gen.data_out[0]_i_2_n_0\,
      I1 => \deskew_enable_gen.selected_data\(2),
      I2 => \deskew_enable_gen.grp_p3_val0_carry_i_10_n_0\,
      I3 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      O => \deskew_enable_gen.grp_p3_val0_carry_i_4_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(9),
      I1 => \deskew_enable_gen.data_stage2\(9),
      I2 => \deskew_enable_gen.data_stage_sel0\(9),
      I3 => \deskew_enable_gen.data_stage_sel1\(9),
      I4 => \deskew_enable_gen.data_stage0\(9),
      O => \deskew_enable_gen.grp_p3_val0_carry_i_5_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000034F437F7"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(11),
      I1 => \deskew_enable_gen.data_stage_sel1\(11),
      I2 => \deskew_enable_gen.data_stage_sel0\(11),
      I3 => \deskew_enable_gen.data_stage2\(11),
      I4 => \deskew_enable_gen.data_stage1\(11),
      I5 => \deskew_enable_gen.grp_p3_val0_carry_i_11_n_0\,
      O => \deskew_enable_gen.grp_p3_val0_carry_i_6_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000034F437F7"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage0\(7),
      I1 => \deskew_enable_gen.data_stage_sel1\(7),
      I2 => \deskew_enable_gen.data_stage_sel0\(7),
      I3 => \deskew_enable_gen.data_stage2\(7),
      I4 => \deskew_enable_gen.data_stage1\(7),
      I5 => \deskew_enable_gen.grp_p3_val0_carry_i_12_n_0\,
      O => \deskew_enable_gen.grp_p3_val0_carry_i_7_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(6),
      I1 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.grp_p3_val0_carry_i_8_n_0\
    );
\deskew_enable_gen.grp_p3_val0_carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F53FF5"
    )
        port map (
      I0 => \deskew_enable_gen.data_stage1\(3),
      I1 => \deskew_enable_gen.data_stage2\(3),
      I2 => \deskew_enable_gen.data_stage_sel0\(3),
      I3 => \deskew_enable_gen.data_stage_sel1\(3),
      I4 => \deskew_enable_gen.data_stage0\(3),
      O => \deskew_enable_gen.grp_p3_val0_carry_i_9_n_0\
    );
\deskew_enable_gen.grp_p3_val_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.grp_p3_val0\,
      Q => \deskew_enable_gen.grp_p3_val\,
      R => '0'
    );
\deskew_enable_gen.max_value_0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000A80"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_1[4]_i_3_n_0\,
      I1 => \^deskew_enable_gen.min_flip_0_reg_0\,
      I2 => \deskew_enable_gen.state\(5),
      I3 => \deskew_enable_gen.state\(9),
      I4 => \^deskew_enable_gen.step_count\(2),
      O => \deskew_enable_gen.next_max_value_0\
    );
\deskew_enable_gen.max_value_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_0\,
      D => \deskew_enable_gen.next_min_value_0\(0),
      Q => \deskew_enable_gen.max_value_0\(0),
      R => SR(0)
    );
\deskew_enable_gen.max_value_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_0\,
      D => \deskew_enable_gen.next_min_value_0\(1),
      Q => \deskew_enable_gen.max_value_0\(1),
      R => SR(0)
    );
\deskew_enable_gen.max_value_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_0\,
      D => \deskew_enable_gen.next_min_value_0\(2),
      Q => \deskew_enable_gen.max_value_0\(2),
      R => SR(0)
    );
\deskew_enable_gen.max_value_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_0\,
      D => \deskew_enable_gen.next_min_value_0\(3),
      Q => \deskew_enable_gen.max_value_0\(3),
      R => SR(0)
    );
\deskew_enable_gen.max_value_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_0\,
      D => \deskew_enable_gen.next_min_value_0\(4),
      Q => \deskew_enable_gen.max_value_0\(4),
      R => SR(0)
    );
\deskew_enable_gen.max_value_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^deskew_enable_gen.delay_tap_reg[4]_0\(0),
      I1 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.next_min_value_0\(0)
    );
\deskew_enable_gen.max_value_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^deskew_enable_gen.delay_tap_reg[4]_0\(1),
      I1 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.next_min_value_0\(1)
    );
\deskew_enable_gen.max_value_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^deskew_enable_gen.delay_tap_reg[4]_0\(2),
      I1 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.next_min_value_0\(2)
    );
\deskew_enable_gen.max_value_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^deskew_enable_gen.delay_tap_reg[4]_0\(3),
      I1 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.next_min_value_0\(3)
    );
\deskew_enable_gen.max_value_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AA08"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_1[4]_i_3_n_0\,
      I1 => \deskew_enable_gen.step_count[1]_i_2_n_0\,
      I2 => \^deskew_enable_gen.step_count\(2),
      I3 => \deskew_enable_gen.state\(9),
      I4 => \deskew_enable_gen.state\(5),
      O => \deskew_enable_gen.next_max_value_1\
    );
\deskew_enable_gen.max_value_1[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^deskew_enable_gen.delay_tap_reg[4]_0\(4),
      I1 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.next_min_value_0\(4)
    );
\deskew_enable_gen.max_value_1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_1[4]_i_4_n_0\,
      I1 => \deskew_enable_gen.state\(6),
      I2 => \deskew_enable_gen.state\(4),
      I3 => \deskew_enable_gen.state\(8),
      I4 => \deskew_enable_gen.state\(7),
      I5 => \deskew_enable_gen.grp_count[4]_i_4_n_0\,
      O => \deskew_enable_gen.max_value_1[4]_i_3_n_0\
    );
\deskew_enable_gen.max_value_1[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deskew_enable_gen.state\(11),
      I1 => \deskew_enable_gen.state\(10),
      O => \deskew_enable_gen.max_value_1[4]_i_4_n_0\
    );
\deskew_enable_gen.max_value_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(0),
      Q => \deskew_enable_gen.max_value_1\(0),
      R => SR(0)
    );
\deskew_enable_gen.max_value_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(1),
      Q => \deskew_enable_gen.max_value_1\(1),
      R => SR(0)
    );
\deskew_enable_gen.max_value_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(2),
      Q => \deskew_enable_gen.max_value_1\(2),
      R => SR(0)
    );
\deskew_enable_gen.max_value_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(3),
      Q => \deskew_enable_gen.max_value_1\(3),
      R => SR(0)
    );
\deskew_enable_gen.max_value_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_max_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(4),
      Q => \deskew_enable_gen.max_value_1\(4),
      R => SR(0)
    );
\deskew_enable_gen.min_flip_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \deskew_enable_gen.state\(0),
      I1 => \deskew_enable_gen.state\(7),
      I2 => \deskew_enable_gen.state\(5),
      I3 => \deskew_enable_gen.state\(6),
      I4 => \deskew_enable_gen.state\(8),
      I5 => \deskew_enable_gen.min_flip_0_i_3_n_0\,
      O => \deskew_enable_gen.state_reg[0]_0\
    );
\deskew_enable_gen.min_flip_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \deskew_enable_gen.count[2]_i_5_n_0\,
      I1 => \deskew_enable_gen.state\(4),
      I2 => \deskew_enable_gen.state\(1),
      I3 => \deskew_enable_gen.state\(10),
      I4 => \deskew_enable_gen.state\(9),
      I5 => \deskew_enable_gen.state\(11),
      O => \deskew_enable_gen.min_flip_0_i_3_n_0\
    );
\deskew_enable_gen.min_flip_0_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.min_flip_0_reg_1\,
      Q => \^deskew_enable_gen.min_flip_0\,
      R => SR(0)
    );
\deskew_enable_gen.min_flip_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.min_flip_1_reg_0\,
      Q => \^deskew_enable_gen.min_flip_1\,
      R => SR(0)
    );
\deskew_enable_gen.min_value_0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FF0000000000"
    )
        port map (
      I0 => \^deskew_enable_gen.step_count\(0),
      I1 => \^deskew_enable_gen.step_count\(1),
      I2 => \^deskew_enable_gen.step_count\(2),
      I3 => \deskew_enable_gen.state\(9),
      I4 => \deskew_enable_gen.state\(5),
      I5 => \deskew_enable_gen.max_value_1[4]_i_3_n_0\,
      O => \deskew_enable_gen.min_value_0[4]_i_1_n_0\
    );
\deskew_enable_gen.min_value_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.min_value_0[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_min_value_0\(0),
      Q => \deskew_enable_gen.min_value_0\(0),
      R => SR(0)
    );
\deskew_enable_gen.min_value_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.min_value_0[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_min_value_0\(1),
      Q => \deskew_enable_gen.min_value_0\(1),
      R => SR(0)
    );
\deskew_enable_gen.min_value_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.min_value_0[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_min_value_0\(2),
      Q => \deskew_enable_gen.min_value_0\(2),
      R => SR(0)
    );
\deskew_enable_gen.min_value_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.min_value_0[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_min_value_0\(3),
      Q => \deskew_enable_gen.min_value_0\(3),
      R => SR(0)
    );
\deskew_enable_gen.min_value_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.min_value_0[4]_i_1_n_0\,
      D => \deskew_enable_gen.next_min_value_0\(4),
      Q => \deskew_enable_gen.min_value_0\(4),
      R => SR(0)
    );
\deskew_enable_gen.min_value_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020AA00"
    )
        port map (
      I0 => \deskew_enable_gen.max_value_1[4]_i_3_n_0\,
      I1 => \^deskew_enable_gen.min_flip_0_reg_0\,
      I2 => \^deskew_enable_gen.step_count_reg[2]_0\,
      I3 => \deskew_enable_gen.state\(9),
      I4 => \deskew_enable_gen.state\(5),
      O => \deskew_enable_gen.next_min_value_1\
    );
\deskew_enable_gen.min_value_1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \^deskew_enable_gen.min_flip_0\,
      I1 => \^flip_type\,
      I2 => \^deskew_enable_gen.step_count\(0),
      I3 => \^deskew_enable_gen.step_count\(1),
      O => \^deskew_enable_gen.min_flip_0_reg_0\
    );
\deskew_enable_gen.min_value_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_min_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(0),
      Q => \deskew_enable_gen.min_value_1\(0),
      R => SR(0)
    );
\deskew_enable_gen.min_value_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_min_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(1),
      Q => \deskew_enable_gen.min_value_1\(1),
      R => SR(0)
    );
\deskew_enable_gen.min_value_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_min_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(2),
      Q => \deskew_enable_gen.min_value_1\(2),
      R => SR(0)
    );
\deskew_enable_gen.min_value_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_min_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(3),
      Q => \deskew_enable_gen.min_value_1\(3),
      R => SR(0)
    );
\deskew_enable_gen.min_value_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.next_min_value_1\,
      D => \deskew_enable_gen.next_min_value_0\(4),
      Q => \deskew_enable_gen.min_value_1\(4),
      R => SR(0)
    );
\deskew_enable_gen.p0_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => p0_val0,
      Q => \deskew_enable_gen.p0_val_reg_n_0_[0]\,
      R => '0'
    );
\deskew_enable_gen.p0_val_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_ph_out,
      D => \deskew_enable_gen.p0_val_reg_n_0_[0]\,
      Q => \deskew_enable_gen.p0_val_reg[2]_srl2_n_0\
    );
\deskew_enable_gen.p0_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.p0_val_reg[2]_srl2_n_0\,
      Q => p_3_in9_in,
      R => '0'
    );
\deskew_enable_gen.p1_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => p1_val0,
      Q => \deskew_enable_gen.p1_val_reg_n_0_[0]\,
      R => '0'
    );
\deskew_enable_gen.p1_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.p1_val_reg_n_0_[0]\,
      Q => \deskew_enable_gen.p1_val_reg_n_0_[1]\,
      R => '0'
    );
\deskew_enable_gen.p1_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.p1_val_reg_n_0_[1]\,
      Q => p_2_in8_in,
      R => '0'
    );
\deskew_enable_gen.p2_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => p2_val0,
      Q => \deskew_enable_gen.p2_val_reg_n_0_[0]\,
      R => '0'
    );
\deskew_enable_gen.p2_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.p2_val_reg_n_0_[0]\,
      Q => p_0_in7_in,
      R => '0'
    );
\deskew_enable_gen.p3_val_reg0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \deskew_enable_gen.p3_val_reg0_carry_n_0\,
      CO(2) => \deskew_enable_gen.p3_val_reg0_carry_n_1\,
      CO(1) => \deskew_enable_gen.p3_val_reg0_carry_n_2\,
      CO(0) => \deskew_enable_gen.p3_val_reg0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.p3_val_reg0_carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \deskew_enable_gen.p3_val_reg0_carry__0_0\(3 downto 0)
    );
\deskew_enable_gen.p3_val_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.p3_val_reg0_carry_n_0\,
      CO(3) => \deskew_enable_gen.p3_val_reg0_carry__0_n_0\,
      CO(2) => \deskew_enable_gen.p3_val_reg0_carry__0_n_1\,
      CO(1) => \deskew_enable_gen.p3_val_reg0_carry__0_n_2\,
      CO(0) => \deskew_enable_gen.p3_val_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.p3_val_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \deskew_enable_gen.p3_val_reg[0]_1\(3 downto 0)
    );
\deskew_enable_gen.p3_val_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \deskew_enable_gen.p3_val_reg0_carry__0_n_0\,
      CO(3) => \deskew_enable_gen.p3_val_reg0\,
      CO(2) => \deskew_enable_gen.p3_val_reg0_carry__1_n_1\,
      CO(1) => \deskew_enable_gen.p3_val_reg0_carry__1_n_2\,
      CO(0) => \deskew_enable_gen.p3_val_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_deskew_enable_gen.p3_val_reg0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.p3_val_reg0_carry__1_i_1_n_0\,
      S(2 downto 0) => \deskew_enable_gen.p3_val_reg[0]_2\(2 downto 0)
    );
\deskew_enable_gen.p3_val_reg0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFF7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \ddr_data_gen.data_dly_reg[33]_0\(33),
      O => \deskew_enable_gen.p3_val_reg0_carry__1_i_1_n_0\
    );
\deskew_enable_gen.p3_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.p3_val_reg0\,
      Q => p3_val(0),
      R => '0'
    );
\deskew_enable_gen.p3_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => p3_val(0),
      Q => p3_val(1),
      R => '0'
    );
\deskew_enable_gen.p3_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => p3_val(1),
      Q => p3_val(2),
      R => '0'
    );
\deskew_enable_gen.p3_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => p3_val(2),
      Q => p3_val(3),
      R => '0'
    );
\deskew_enable_gen.pat_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \deskew_enable_gen.state[5]_i_2_n_0\,
      I1 => \deskew_enable_gen.pat_count[2]_i_2_n_0\,
      I2 => pat_count(0),
      O => \deskew_enable_gen.pat_count[0]_i_1_n_0\
    );
\deskew_enable_gen.pat_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \deskew_enable_gen.state[5]_i_2_n_0\,
      I1 => pat_count(0),
      I2 => \deskew_enable_gen.pat_count[2]_i_2_n_0\,
      I3 => pat_count(1),
      O => \deskew_enable_gen.pat_count[1]_i_1_n_0\
    );
\deskew_enable_gen.pat_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \deskew_enable_gen.state[5]_i_2_n_0\,
      I1 => pat_count(0),
      I2 => pat_count(1),
      I3 => \deskew_enable_gen.pat_count[2]_i_2_n_0\,
      I4 => pat_count(2),
      O => \deskew_enable_gen.pat_count[2]_i_1_n_0\
    );
\deskew_enable_gen.pat_count[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \deskew_enable_gen.pat_count[2]_i_3_n_0\,
      I1 => \deskew_enable_gen.state\(0),
      I2 => \deskew_enable_gen.state\(3),
      I3 => \deskew_enable_gen.count[2]_i_6_n_0\,
      I4 => \deskew_enable_gen.pat_count[2]_i_4_n_0\,
      O => \deskew_enable_gen.pat_count[2]_i_2_n_0\
    );
\deskew_enable_gen.pat_count[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002800"
    )
        port map (
      I0 => \deskew_enable_gen.count[2]_i_6_n_0\,
      I1 => \deskew_enable_gen.state\(1),
      I2 => \deskew_enable_gen.state\(0),
      I3 => \deskew_enable_gen.count[2]_i_5_n_0\,
      I4 => \deskew_enable_gen.state\(9),
      I5 => \deskew_enable_gen.state\(4),
      O => \deskew_enable_gen.pat_count[2]_i_3_n_0\
    );
\deskew_enable_gen.pat_count[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0112"
    )
        port map (
      I0 => \deskew_enable_gen.state\(2),
      I1 => \deskew_enable_gen.state\(1),
      I2 => \deskew_enable_gen.state\(4),
      I3 => \deskew_enable_gen.state\(9),
      O => \deskew_enable_gen.pat_count[2]_i_4_n_0\
    );
\deskew_enable_gen.pat_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.pat_count[0]_i_1_n_0\,
      Q => pat_count(0),
      R => SR(0)
    );
\deskew_enable_gen.pat_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.pat_count[1]_i_1_n_0\,
      Q => pat_count(1),
      R => SR(0)
    );
\deskew_enable_gen.pat_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.pat_count[2]_i_1_n_0\,
      Q => pat_count(2),
      R => SR(0)
    );
\deskew_enable_gen.state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \deskew_enable_gen.state\(0),
      I1 => calib_start,
      O => \deskew_enable_gen.next_state\(0)
    );
\deskew_enable_gen.state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF707070707070"
    )
        port map (
      I0 => \deskew_enable_gen.dout_p0_val\,
      I1 => \deskew_enable_gen.state[10]_i_2_n_0\,
      I2 => \deskew_enable_gen.state\(10),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I4 => \deskew_enable_gen.state[10]_i_4_n_0\,
      I5 => \deskew_enable_gen.state\(7),
      O => \deskew_enable_gen.next_state\(10)
    );
\deskew_enable_gen.state[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p1_val\,
      I1 => \deskew_enable_gen.grp_p0_val\,
      I2 => \deskew_enable_gen.grp_p3_val\,
      O => \deskew_enable_gen.state[10]_i_2_n_0\
    );
\deskew_enable_gen.state[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \^deskew_enable_gen.grp_count_reg[3]_0\
    );
\deskew_enable_gen.state[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^deskew_enable_gen.step_count\(1),
      I1 => \^deskew_enable_gen.step_count\(2),
      I2 => \^deskew_enable_gen.step_count\(0),
      O => \deskew_enable_gen.state[10]_i_4_n_0\
    );
\deskew_enable_gen.state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0116000055575555"
    )
        port map (
      I0 => \deskew_enable_gen.state\(0),
      I1 => \deskew_enable_gen.state\(1),
      I2 => \deskew_enable_gen.state\(2),
      I3 => \deskew_enable_gen.state\(3),
      I4 => \^deskew_enable_gen.state_reg[10]_0\,
      I5 => \deskew_enable_gen.state[11]_i_4_n_0\,
      O => \deskew_enable_gen.state[11]_i_1_n_0\
    );
\deskew_enable_gen.state[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEE900000000"
    )
        port map (
      I0 => \deskew_enable_gen.state\(9),
      I1 => \deskew_enable_gen.state\(8),
      I2 => \deskew_enable_gen.state\(10),
      I3 => \deskew_enable_gen.state\(11),
      I4 => \deskew_enable_gen.state\(7),
      I5 => \deskew_enable_gen.state[11]_i_8_n_0\,
      O => \deskew_enable_gen.state[11]_i_10_n_0\
    );
\deskew_enable_gen.state[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \deskew_enable_gen.state\(9),
      I1 => \deskew_enable_gen.state\(8),
      I2 => \deskew_enable_gen.state\(10),
      O => \deskew_enable_gen.state[11]_i_11_n_0\
    );
\deskew_enable_gen.state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \deskew_enable_gen.state\(9),
      I1 => \deskew_enable_gen.state[11]_i_5_n_0\,
      I2 => \deskew_enable_gen.state\(11),
      I3 => \deskew_enable_gen.state\(7),
      I4 => \deskew_enable_gen.state[11]_i_6_n_0\,
      I5 => \deskew_enable_gen.state[11]_i_7_n_0\,
      O => \deskew_enable_gen.next_state\(11)
    );
\deskew_enable_gen.state[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \deskew_enable_gen.state[11]_i_8_n_0\,
      I1 => \deskew_enable_gen.state\(10),
      I2 => \deskew_enable_gen.state\(8),
      I3 => \deskew_enable_gen.state\(9),
      I4 => \deskew_enable_gen.state\(11),
      I5 => \deskew_enable_gen.state\(7),
      O => \^deskew_enable_gen.state_reg[10]_0\
    );
\deskew_enable_gen.state[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \deskew_enable_gen.state[11]_i_9_n_0\,
      I1 => \deskew_enable_gen.state[11]_i_10_n_0\,
      I2 => \deskew_enable_gen.state\(3),
      I3 => \deskew_enable_gen.state\(2),
      I4 => \deskew_enable_gen.state\(1),
      O => \deskew_enable_gen.state[11]_i_4_n_0\
    );
\deskew_enable_gen.state[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \deskew_enable_gen.state[11]_i_5_n_0\
    );
\deskew_enable_gen.state[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^deskew_enable_gen.step_count\(0),
      I1 => \^deskew_enable_gen.step_count\(1),
      I2 => \^deskew_enable_gen.step_count\(2),
      O => \deskew_enable_gen.state[11]_i_6_n_0\
    );
\deskew_enable_gen.state[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val\,
      I1 => \deskew_enable_gen.grp_p1_val\,
      I2 => \deskew_enable_gen.grp_p0_val\,
      I3 => \deskew_enable_gen.state\(10),
      I4 => \deskew_enable_gen.dout_p0_val\,
      O => \deskew_enable_gen.state[11]_i_7_n_0\
    );
\deskew_enable_gen.state[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \deskew_enable_gen.state\(6),
      I1 => \deskew_enable_gen.state\(4),
      I2 => \deskew_enable_gen.state\(5),
      O => \deskew_enable_gen.state[11]_i_8_n_0\
    );
\deskew_enable_gen.state[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFEFEF8A"
    )
        port map (
      I0 => \deskew_enable_gen.state\(7),
      I1 => \deskew_enable_gen.state\(11),
      I2 => \deskew_enable_gen.state[11]_i_11_n_0\,
      I3 => \deskew_enable_gen.state\(6),
      I4 => \deskew_enable_gen.state\(5),
      I5 => \deskew_enable_gen.state\(4),
      O => \deskew_enable_gen.state[11]_i_9_n_0\
    );
\deskew_enable_gen.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \deskew_enable_gen.state[1]_i_2_n_0\,
      I1 => \deskew_enable_gen.state\(7),
      I2 => \deskew_enable_gen.state[1]_i_3_n_0\,
      I3 => \deskew_enable_gen.state\(8),
      I4 => \deskew_enable_gen.state[1]_i_4_n_0\,
      O => \deskew_enable_gen.next_state\(1)
    );
\deskew_enable_gen.state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \deskew_enable_gen.state[9]_i_5_n_0\,
      I1 => \^deskew_enable_gen.delay_tap_reg[4]_0\(2),
      I2 => \^deskew_enable_gen.delay_tap_reg[4]_0\(1),
      I3 => \^deskew_enable_gen.delay_tap_reg[4]_0\(0),
      I4 => \^deskew_enable_gen.delay_tap_reg[4]_0\(3),
      I5 => \^deskew_enable_gen.delay_tap_reg[4]_0\(4),
      O => \deskew_enable_gen.state[1]_i_2_n_0\
    );
\deskew_enable_gen.state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => \deskew_enable_gen.state\(1),
      I4 => \deskew_enable_gen.state\(0),
      I5 => calib_start,
      O => \deskew_enable_gen.state[1]_i_3_n_0\
    );
\deskew_enable_gen.state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \deskew_enable_gen.state\(9),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \deskew_enable_gen.grp_count_mul\(4),
      I4 => \deskew_enable_gen.grp_count_mul\(6),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.state[1]_i_4_n_0\
    );
\deskew_enable_gen.state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \deskew_enable_gen.state\(1),
      I1 => count(1),
      I2 => count(0),
      I3 => count(2),
      I4 => \deskew_enable_gen.state[2]_i_2_n_0\,
      O => \deskew_enable_gen.next_state\(2)
    );
\deskew_enable_gen.state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222222222222"
    )
        port map (
      I0 => \deskew_enable_gen.state\(2),
      I1 => \^deskew_enable_gen.f3_val_reg[0]_0\,
      I2 => p3_val(0),
      I3 => p_0_in7_in,
      I4 => p_3_in9_in,
      I5 => p_2_in8_in,
      O => \deskew_enable_gen.state[2]_i_2_n_0\
    );
\deskew_enable_gen.state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \deskew_enable_gen.state[3]_i_2_n_0\,
      I1 => \deskew_enable_gen.state\(3),
      I2 => \deskew_enable_gen.state[3]_i_3_n_0\,
      I3 => \deskew_enable_gen.state\(2),
      I4 => \deskew_enable_gen.state[3]_i_4_n_0\,
      O => \deskew_enable_gen.next_state\(3)
    );
\deskew_enable_gen.state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \deskew_enable_gen.state[5]_i_2_n_0\,
      I1 => pat_count(2),
      I2 => pat_count(0),
      I3 => pat_count(1),
      O => \deskew_enable_gen.state[3]_i_2_n_0\
    );
\deskew_enable_gen.state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => count(2),
      I1 => count(1),
      I2 => count(0),
      O => \deskew_enable_gen.state[3]_i_3_n_0\
    );
\deskew_enable_gen.state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => p_2_in8_in,
      I1 => p_3_in9_in,
      I2 => p_0_in7_in,
      I3 => p3_val(0),
      I4 => \^deskew_enable_gen.f3_val_reg[0]_0\,
      O => \deskew_enable_gen.state[3]_i_4_n_0\
    );
\deskew_enable_gen.state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \deskew_enable_gen.state\(3),
      I1 => count(0),
      I2 => count(1),
      I3 => count(2),
      O => \deskew_enable_gen.next_state\(4)
    );
\deskew_enable_gen.state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat_count(2),
      I1 => pat_count(0),
      I2 => pat_count(1),
      I3 => \deskew_enable_gen.state[5]_i_2_n_0\,
      O => \deskew_enable_gen.next_state\(5)
    );
\deskew_enable_gen.state[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^deskew_enable_gen.p3_val_reg[0]_0\,
      I1 => \^flip_type\,
      I2 => \^deskew_enable_gen.f3_val_reg[0]_0\,
      I3 => \deskew_enable_gen.state\(4),
      O => \deskew_enable_gen.state[5]_i_2_n_0\
    );
\deskew_enable_gen.state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008844FC008844CC"
    )
        port map (
      I0 => \^flip_type\,
      I1 => \deskew_enable_gen.state\(4),
      I2 => \deskew_enable_gen.state\(2),
      I3 => \^deskew_enable_gen.f3_val_reg[0]_0\,
      I4 => \^deskew_enable_gen.p3_val_reg[0]_0\,
      I5 => \deskew_enable_gen.state[6]_i_4_n_0\,
      O => \deskew_enable_gen.next_state\(6)
    );
\deskew_enable_gen.state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => f3_val(0),
      I1 => p_0_in4_in,
      I2 => p_3_in,
      I3 => p_2_in5_in,
      O => \^deskew_enable_gen.f3_val_reg[0]_0\
    );
\deskew_enable_gen.state[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p3_val(0),
      I1 => p_0_in7_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      O => \^deskew_enable_gen.p3_val_reg[0]_0\
    );
\deskew_enable_gen.state[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      O => \deskew_enable_gen.state[6]_i_4_n_0\
    );
\deskew_enable_gen.state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \deskew_enable_gen.state\(5),
      I1 => \deskew_enable_gen.state\(6),
      O => \deskew_enable_gen.next_state\(7)
    );
\deskew_enable_gen.state[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \deskew_enable_gen.state[8]_i_2_n_0\,
      I1 => \deskew_enable_gen.state\(7),
      I2 => \^deskew_enable_gen.step_count\(2),
      I3 => \^deskew_enable_gen.step_count\(1),
      O => \deskew_enable_gen.next_state\(8)
    );
\deskew_enable_gen.state[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^deskew_enable_gen.delay_tap_reg[4]_0\(4),
      I1 => \^deskew_enable_gen.delay_tap_reg[4]_0\(3),
      I2 => \^deskew_enable_gen.delay_tap_reg[4]_0\(0),
      I3 => \^deskew_enable_gen.delay_tap_reg[4]_0\(1),
      I4 => \^deskew_enable_gen.delay_tap_reg[4]_0\(2),
      O => \deskew_enable_gen.state[8]_i_2_n_0\
    );
\deskew_enable_gen.state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0016FFFF00160016"
    )
        port map (
      I0 => \deskew_enable_gen.grp_p3_val\,
      I1 => \deskew_enable_gen.grp_p1_val\,
      I2 => \deskew_enable_gen.grp_p0_val\,
      I3 => \deskew_enable_gen.state[9]_i_2_n_0\,
      I4 => \deskew_enable_gen.state[9]_i_3_n_0\,
      I5 => \deskew_enable_gen.state\(7),
      O => \deskew_enable_gen.next_state\(9)
    );
\deskew_enable_gen.state[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \deskew_enable_gen.dout_p0_val\,
      I1 => \deskew_enable_gen.state\(10),
      O => \deskew_enable_gen.state[9]_i_2_n_0\
    );
\deskew_enable_gen.state[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \^deskew_enable_gen.step_count\(0),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.state[9]_i_4_n_0\,
      I3 => \deskew_enable_gen.state[9]_i_5_n_0\,
      I4 => \deskew_enable_gen.grp_count_mul\(4),
      I5 => \deskew_enable_gen.grp_count_mul\(5),
      O => \deskew_enable_gen.state[9]_i_3_n_0\
    );
\deskew_enable_gen.state[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \deskew_enable_gen.state[9]_i_4_n_0\
    );
\deskew_enable_gen.state[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^deskew_enable_gen.step_count\(2),
      I1 => \^deskew_enable_gen.step_count\(1),
      O => \deskew_enable_gen.state[9]_i_5_n_0\
    );
\deskew_enable_gen.state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(0),
      Q => \deskew_enable_gen.state\(0),
      S => SR(0)
    );
\deskew_enable_gen.state_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(10),
      Q => \deskew_enable_gen.state\(10),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(11),
      Q => \deskew_enable_gen.state\(11),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(1),
      Q => \deskew_enable_gen.state\(1),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(2),
      Q => \deskew_enable_gen.state\(2),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(3),
      Q => \deskew_enable_gen.state\(3),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(4),
      Q => \deskew_enable_gen.state\(4),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(5),
      Q => \deskew_enable_gen.state\(5),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(6),
      Q => \deskew_enable_gen.state\(6),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(7),
      Q => \deskew_enable_gen.state\(7),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(8),
      Q => \deskew_enable_gen.state\(8),
      R => SR(0)
    );
\deskew_enable_gen.state_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \deskew_enable_gen.state[11]_i_1_n_0\,
      D => \deskew_enable_gen.next_state\(9),
      Q => \deskew_enable_gen.state\(9),
      R => SR(0)
    );
\deskew_enable_gen.step_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \deskew_enable_gen.step_count[2]_i_3_n_0\,
      I1 => \deskew_enable_gen.step_count[0]_i_2_n_0\,
      I2 => \deskew_enable_gen.step_count[2]_i_4_n_0\,
      I3 => \^deskew_enable_gen.step_count\(0),
      O => \deskew_enable_gen.step_count[0]_i_1_n_0\
    );
\deskew_enable_gen.step_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => \deskew_enable_gen.state\(10),
      I1 => \deskew_enable_gen.state\(6),
      I2 => \^deskew_enable_gen.step_count\(0),
      I3 => \^deskew_enable_gen.step_count\(2),
      I4 => \^deskew_enable_gen.step_count\(1),
      I5 => \deskew_enable_gen.state\(5),
      O => \deskew_enable_gen.step_count[0]_i_2_n_0\
    );
\deskew_enable_gen.step_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => \deskew_enable_gen.step_count[1]_i_2_n_0\,
      I1 => \deskew_enable_gen.state\(5),
      I2 => \deskew_enable_gen.step_count[1]_i_3_n_0\,
      I3 => \deskew_enable_gen.step_count[2]_i_4_n_0\,
      I4 => \^deskew_enable_gen.step_count\(1),
      O => \deskew_enable_gen.step_count[1]_i_1_n_0\
    );
\deskew_enable_gen.step_count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C04CC08CC040C0"
    )
        port map (
      I0 => \^deskew_enable_gen.min_flip_1\,
      I1 => \deskew_enable_gen.state\(5),
      I2 => \^deskew_enable_gen.step_count\(1),
      I3 => \^deskew_enable_gen.step_count\(0),
      I4 => \^flip_type\,
      I5 => \^deskew_enable_gen.min_flip_0\,
      O => \deskew_enable_gen.step_count[1]_i_2_n_0\
    );
\deskew_enable_gen.step_count[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0075757575"
    )
        port map (
      I0 => \deskew_enable_gen.state\(9),
      I1 => \deskew_enable_gen.dout_p0_val0_carry__1_i_5_n_0\,
      I2 => \deskew_enable_gen.grp_count_mul\(5),
      I3 => \^deskew_enable_gen.step_count\(0),
      I4 => \^deskew_enable_gen.step_count\(1),
      I5 => \deskew_enable_gen.state\(6),
      O => \deskew_enable_gen.step_count[1]_i_3_n_0\
    );
\deskew_enable_gen.step_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \deskew_enable_gen.step_count[2]_i_2_n_0\,
      I1 => \deskew_enable_gen.step_count[2]_i_3_n_0\,
      I2 => \deskew_enable_gen.step_count[2]_i_4_n_0\,
      I3 => \^deskew_enable_gen.step_count\(2),
      O => \deskew_enable_gen.step_count[2]_i_1_n_0\
    );
\deskew_enable_gen.step_count[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF78FF78FF00FFFF"
    )
        port map (
      I0 => \^deskew_enable_gen.step_count\(0),
      I1 => \^deskew_enable_gen.step_count\(1),
      I2 => \^deskew_enable_gen.step_count\(2),
      I3 => \deskew_enable_gen.state\(5),
      I4 => \deskew_enable_gen.state[1]_i_4_n_0\,
      I5 => \deskew_enable_gen.state\(6),
      O => \deskew_enable_gen.step_count[2]_i_2_n_0\
    );
\deskew_enable_gen.step_count[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82AAAAAA"
    )
        port map (
      I0 => \deskew_enable_gen.state\(5),
      I1 => \^flip_type\,
      I2 => \^deskew_enable_gen.min_flip_1\,
      I3 => \^deskew_enable_gen.step_count\(0),
      I4 => \^deskew_enable_gen.step_count\(1),
      O => \deskew_enable_gen.step_count[2]_i_3_n_0\
    );
\deskew_enable_gen.step_count[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \deskew_enable_gen.step_count[2]_i_5_n_0\,
      I1 => \deskew_enable_gen.step_count[2]_i_6_n_0\,
      I2 => \deskew_enable_gen.state\(7),
      I3 => \deskew_enable_gen.state\(0),
      I4 => \deskew_enable_gen.state\(11),
      I5 => \deskew_enable_gen.step_count[2]_i_7_n_0\,
      O => \deskew_enable_gen.step_count[2]_i_4_n_0\
    );
\deskew_enable_gen.step_count[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0003032E"
    )
        port map (
      I0 => \deskew_enable_gen.state[11]_i_7_n_0\,
      I1 => \deskew_enable_gen.state\(6),
      I2 => \deskew_enable_gen.state\(10),
      I3 => \deskew_enable_gen.state\(8),
      I4 => \deskew_enable_gen.state\(9),
      I5 => \deskew_enable_gen.state\(5),
      O => \deskew_enable_gen.step_count[2]_i_5_n_0\
    );
\deskew_enable_gen.step_count[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \deskew_enable_gen.state\(1),
      I1 => \deskew_enable_gen.state\(2),
      I2 => \deskew_enable_gen.state\(3),
      I3 => \deskew_enable_gen.state\(4),
      O => \deskew_enable_gen.step_count[2]_i_6_n_0\
    );
\deskew_enable_gen.step_count[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \deskew_enable_gen.state\(5),
      I1 => \^deskew_enable_gen.step_count\(2),
      I2 => \deskew_enable_gen.state\(9),
      I3 => \deskew_enable_gen.state\(8),
      I4 => \deskew_enable_gen.state\(6),
      I5 => \deskew_enable_gen.state\(10),
      O => \deskew_enable_gen.step_count[2]_i_7_n_0\
    );
\deskew_enable_gen.step_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.step_count[0]_i_1_n_0\,
      Q => \^deskew_enable_gen.step_count\(0),
      R => SR(0)
    );
\deskew_enable_gen.step_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.step_count[1]_i_1_n_0\,
      Q => \^deskew_enable_gen.step_count\(1),
      R => SR(0)
    );
\deskew_enable_gen.step_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.step_count[2]_i_1_n_0\,
      Q => \^deskew_enable_gen.step_count\(2),
      R => SR(0)
    );
f0_val0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => f0_val0_carry_n_0,
      CO(2) => f0_val0_carry_n_1,
      CO(1) => f0_val0_carry_n_2,
      CO(0) => f0_val0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_f0_val0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \f0_val0_carry__0_0\(0),
      S(2) => f0_val0_carry_i_2_n_0,
      S(1) => f0_val0_carry_i_3_n_0,
      S(0) => f0_val0_carry_i_4_n_0
    );
\f0_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => f0_val0_carry_n_0,
      CO(3) => \f0_val0_carry__0_n_0\,
      CO(2) => \f0_val0_carry__0_n_1\,
      CO(1) => \f0_val0_carry__0_n_2\,
      CO(0) => \f0_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_f0_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \deskew_enable_gen.f0_val_reg[0]_0\(0),
      S(2) => \f0_val0_carry__0_i_2_n_0\,
      S(1) => \f0_val0_carry__0_i_3_n_0\,
      S(0) => \f0_val0_carry__0_i_4_n_0\
    );
\f0_val0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0DDDD"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I1 => unalign_data(20),
      I2 => unalign_data(18),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(18),
      I4 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      O => \f0_val0_carry__0_i_2_n_0\
    );
\f0_val0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005D5D5D"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I1 => unalign_data(16),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(16),
      I3 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I4 => \ddr_data_gen.data_dly_reg[33]_0\(14),
      O => \f0_val0_carry__0_i_3_n_0\
    );
\f0_val0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(12),
      I1 => unalign_data(12),
      I2 => unalign_data(14),
      I3 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      O => \f0_val0_carry__0_i_4_n_0\
    );
\f0_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \f0_val0_carry__0_n_0\,
      CO(3) => f0_val0,
      CO(2) => \f0_val0_carry__1_n_1\,
      CO(1) => \f0_val0_carry__1_n_2\,
      CO(0) => \f0_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_f0_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \f0_val0_carry__1_i_1_n_0\,
      S(2) => \f0_val0_carry__1_i_2_n_0\,
      S(1) => \f0_val0_carry__1_i_3_n_0\,
      S(0) => \f0_val0_carry__1_i_4_n_0\
    );
\f0_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF7FFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \ddr_data_gen.data_dly_reg[33]_0\(32),
      O => \f0_val0_carry__1_i_1_n_0\
    );
\f0_val0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0EEEE"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I1 => unalign_data(32),
      I2 => unalign_data(30),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(30),
      I4 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      O => \f0_val0_carry__1_i_2_n_0\
    );
\f0_val0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005D5D5D"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I1 => unalign_data(28),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(28),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I4 => \ddr_data_gen.data_dly_reg[33]_0\(26),
      O => \f0_val0_carry__1_i_3_n_0\
    );
\f0_val0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => unalign_data(24),
      I1 => \ddr_data_gen.data_dly_reg[33]_0\(24),
      I2 => unalign_data(26),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      O => \f0_val0_carry__1_i_4_n_0\
    );
f0_val0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CFFFFAAFFFFFF"
    )
        port map (
      I0 => unalign_data(8),
      I1 => unalign_data(6),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(6),
      I3 => \^q\(1),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_2\,
      I5 => \^q\(0),
      O => f0_val0_carry_i_2_n_0
    );
f0_val0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005D5D5D"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I1 => unalign_data(4),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(4),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I4 => \ddr_data_gen.data_dly_reg[33]_0\(2),
      O => f0_val0_carry_i_3_n_0
    );
f0_val0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(0),
      I1 => unalign_data(0),
      I2 => unalign_data(2),
      I3 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      O => f0_val0_carry_i_4_n_0
    );
f1_val0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => f1_val0_carry_n_0,
      CO(2) => f1_val0_carry_n_1,
      CO(1) => f1_val0_carry_n_2,
      CO(0) => f1_val0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_f1_val0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => f1_val0_carry_i_1_n_0,
      S(2) => f1_val0_carry_i_2_n_0,
      S(1) => f1_val0_carry_i_3_n_0,
      S(0) => f1_val0_carry_i_4_n_0
    );
\f1_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => f1_val0_carry_n_0,
      CO(3) => \f1_val0_carry__0_n_0\,
      CO(2) => \f1_val0_carry__0_n_1\,
      CO(1) => \f1_val0_carry__0_n_2\,
      CO(0) => \f1_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_f1_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \f1_val0_carry__0_i_1_n_0\,
      S(2) => \f1_val0_carry__0_i_2_n_0\,
      S(1) => \f1_val0_carry__0_i_3_n_0\,
      S(0) => \f1_val0_carry__0_i_4_n_0\
    );
\f1_val0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^ddr_data_gen.data_dly_reg[23]_0\(1),
      I1 => \ddr_data_gen.data_dly_reg[33]_0\(22),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(20),
      I3 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      O => \f1_val0_carry__0_i_1_n_0\
    );
\f1_val0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707777"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I1 => unalign_data(20),
      I2 => unalign_data(18),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(18),
      I4 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      O => \f1_val0_carry__0_i_2_n_0\
    );
\f1_val0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00737373"
    )
        port map (
      I0 => unalign_data(16),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(16),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(14),
      I4 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      O => \f1_val0_carry__0_i_3_n_0\
    );
\f1_val0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7333"
    )
        port map (
      I0 => unalign_data(12),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(12),
      I3 => unalign_data(14),
      O => \f1_val0_carry__0_i_4_n_0\
    );
\f1_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \f1_val0_carry__0_n_0\,
      CO(3) => f1_val0,
      CO(2) => \f1_val0_carry__1_n_1\,
      CO(1) => \f1_val0_carry__1_n_2\,
      CO(0) => \f1_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_f1_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \f1_val0_carry__1_i_1_n_0\,
      S(2) => \f1_val0_carry__1_i_2_n_0\,
      S(1) => \f1_val0_carry__1_i_3_n_0\,
      S(0) => \f1_val0_carry__1_i_4_n_0\
    );
\f1_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFF7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \ddr_data_gen.data_dly_reg[33]_0\(32),
      O => \f1_val0_carry__1_i_1_n_0\
    );
\f1_val0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0DDDD"
    )
        port map (
      I0 => unalign_data(32),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I2 => unalign_data(30),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(30),
      I4 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      O => \f1_val0_carry__1_i_2_n_0\
    );
\f1_val0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00737373"
    )
        port map (
      I0 => unalign_data(28),
      I1 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(28),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(26),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      O => \f1_val0_carry__1_i_3_n_0\
    );
\f1_val0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7333"
    )
        port map (
      I0 => unalign_data(24),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(24),
      I3 => unalign_data(26),
      O => \f1_val0_carry__1_i_4_n_0\
    );
f1_val0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^ddr_data_gen.data_dly_reg[23]_0\(0),
      I1 => \ddr_data_gen.data_dly_reg[33]_0\(10),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(8),
      I3 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      O => f1_val0_carry_i_1_n_0
    );
f1_val0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CFFFF55FFFFFF"
    )
        port map (
      I0 => unalign_data(8),
      I1 => unalign_data(6),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(6),
      I3 => \^q\(1),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_2\,
      I5 => \^q\(0),
      O => f1_val0_carry_i_2_n_0
    );
f1_val0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00737373"
    )
        port map (
      I0 => unalign_data(4),
      I1 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(4),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(2),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      O => f1_val0_carry_i_3_n_0
    );
f1_val0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7333"
    )
        port map (
      I0 => unalign_data(0),
      I1 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(0),
      I3 => unalign_data(2),
      O => f1_val0_carry_i_4_n_0
    );
f2_val0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => f2_val0_carry_n_0,
      CO(2) => f2_val0_carry_n_1,
      CO(1) => f2_val0_carry_n_2,
      CO(0) => f2_val0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_f2_val0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => f2_val0_carry_i_1_n_0,
      S(2) => f2_val0_carry_i_2_n_0,
      S(1) => f2_val0_carry_i_3_n_0,
      S(0) => f2_val0_carry_i_4_n_0
    );
\f2_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => f2_val0_carry_n_0,
      CO(3) => \f2_val0_carry__0_n_0\,
      CO(2) => \f2_val0_carry__0_n_1\,
      CO(1) => \f2_val0_carry__0_n_2\,
      CO(0) => \f2_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_f2_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \f2_val0_carry__0_i_2_n_0\,
      S(1) => \f2_val0_carry__0_i_3_n_0\,
      S(0) => \f2_val0_carry__0_i_4_n_0\
    );
\f2_val0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0DDDD"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_2\,
      I1 => unalign_data(20),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(18),
      I3 => unalign_data(18),
      I4 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      O => \f2_val0_carry__0_i_2_n_0\
    );
\f2_val0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005D5D"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_1\,
      I1 => unalign_data(16),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(16),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(14),
      I4 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      O => \f2_val0_carry__0_i_3_n_0\
    );
\f2_val0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F4F"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(12),
      I1 => unalign_data(12),
      I2 => \^deskew_enable_gen.grp_count_reg[2]_0\,
      I3 => unalign_data(14),
      O => \f2_val0_carry__0_i_4_n_0\
    );
\f2_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \f2_val0_carry__0_n_0\,
      CO(3) => f2_val0,
      CO(2) => \f2_val0_carry__1_n_1\,
      CO(1) => \f2_val0_carry__1_n_2\,
      CO(0) => \f2_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_f2_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \f2_val0_carry__1_i_1_n_0\,
      S(2) => \f2_val0_carry__1_i_2_n_0\,
      S(1) => \f2_val0_carry__1_i_3_n_0\,
      S(0) => \f2_val0_carry__1_i_4_n_0\
    );
\f2_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF7FFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \ddr_data_gen.data_dly_reg[33]_0\(32),
      O => \f2_val0_carry__1_i_1_n_0\
    );
\f2_val0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0EEEE"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_3\,
      I1 => unalign_data(32),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(30),
      I3 => unalign_data(30),
      I4 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      O => \f2_val0_carry__1_i_2_n_0\
    );
\f2_val0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005D5D"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[2]_1\,
      I1 => unalign_data(28),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(28),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(26),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      O => \f2_val0_carry__1_i_3_n_0\
    );
\f2_val0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F2F"
    )
        port map (
      I0 => unalign_data(24),
      I1 => \ddr_data_gen.data_dly_reg[33]_0\(24),
      I2 => \^deskew_enable_gen.grp_count_reg[3]_1\,
      I3 => unalign_data(26),
      O => \f2_val0_carry__1_i_4_n_0\
    );
f2_val0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5575"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[2]_2\,
      I1 => \ddr_data_gen.data_dly_reg[33]_0\(8),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(10),
      I3 => \^ddr_data_gen.data_dly_reg[23]_0\(0),
      O => f2_val0_carry_i_1_n_0
    );
f2_val0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CFFFFAAFFFFFF"
    )
        port map (
      I0 => unalign_data(8),
      I1 => \ddr_data_gen.data_dly_reg[33]_0\(6),
      I2 => unalign_data(6),
      I3 => \^q\(1),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_2\,
      I5 => \^q\(0),
      O => f2_val0_carry_i_2_n_0
    );
f2_val0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005D5D"
    )
        port map (
      I0 => \^deskew_enable_gen.grp_count_reg[1]_0\,
      I1 => unalign_data(4),
      I2 => \ddr_data_gen.data_dly_reg[33]_0\(4),
      I3 => \ddr_data_gen.data_dly_reg[33]_0\(2),
      I4 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      O => f2_val0_carry_i_3_n_0
    );
f2_val0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F4F"
    )
        port map (
      I0 => \ddr_data_gen.data_dly_reg[33]_0\(0),
      I1 => unalign_data(0),
      I2 => \^deskew_enable_gen.grp_count_reg[3]_0\,
      I3 => unalign_data(2),
      O => f2_val0_carry_i_4_n_0
    );
f2_val0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \deskew_enable_gen.grp_count_mul\(5),
      I1 => \deskew_enable_gen.grp_count_mul\(6),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      O => \^deskew_enable_gen.grp_count_reg[3]_2\
    );
p0_val0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p0_val0_carry_n_0,
      CO(2) => p0_val0_carry_n_1,
      CO(1) => p0_val0_carry_n_2,
      CO(0) => p0_val0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p0_val0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \p0_val0_carry__0_0\(3 downto 0)
    );
\p0_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p0_val0_carry_n_0,
      CO(3) => \p0_val0_carry__0_n_0\,
      CO(2) => \p0_val0_carry__0_n_1\,
      CO(1) => \p0_val0_carry__0_n_2\,
      CO(0) => \p0_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p0_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \deskew_enable_gen.p0_val_reg[0]_0\(3 downto 0)
    );
\p0_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p0_val0_carry__0_n_0\,
      CO(3) => p0_val0,
      CO(2) => \p0_val0_carry__1_n_1\,
      CO(1) => \p0_val0_carry__1_n_2\,
      CO(0) => \p0_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p0_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \p0_val0_carry__1_i_1_n_0\,
      S(2 downto 0) => \deskew_enable_gen.p0_val_reg[0]_1\(2 downto 0)
    );
\p0_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF7FFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \ddr_data_gen.data_dly_reg[33]_0\(33),
      O => \p0_val0_carry__1_i_1_n_0\
    );
p1_val0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p1_val0_carry_n_0,
      CO(2) => p1_val0_carry_n_1,
      CO(1) => p1_val0_carry_n_2,
      CO(0) => p1_val0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p1_val0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \p1_val0_carry__0_0\(3 downto 0)
    );
\p1_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p1_val0_carry_n_0,
      CO(3) => \p1_val0_carry__0_n_0\,
      CO(2) => \p1_val0_carry__0_n_1\,
      CO(1) => \p1_val0_carry__0_n_2\,
      CO(0) => \p1_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p1_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \deskew_enable_gen.p1_val_reg[0]_0\(3 downto 0)
    );
\p1_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p1_val0_carry__0_n_0\,
      CO(3) => p1_val0,
      CO(2) => \p1_val0_carry__1_n_1\,
      CO(1) => \p1_val0_carry__1_n_2\,
      CO(0) => \p1_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p1_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \p1_val0_carry__1_i_1_n_0\,
      S(2 downto 0) => \deskew_enable_gen.p1_val_reg[0]_1\(2 downto 0)
    );
\p1_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFF7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \ddr_data_gen.data_dly_reg[33]_0\(33),
      O => \p1_val0_carry__1_i_1_n_0\
    );
p2_val0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p2_val0_carry_n_0,
      CO(2) => p2_val0_carry_n_1,
      CO(1) => p2_val0_carry_n_2,
      CO(0) => p2_val0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p2_val0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \p2_val0_carry__0_0\(3 downto 0)
    );
\p2_val0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p2_val0_carry_n_0,
      CO(3) => \p2_val0_carry__0_n_0\,
      CO(2) => \p2_val0_carry__0_n_1\,
      CO(1) => \p2_val0_carry__0_n_2\,
      CO(0) => \p2_val0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p2_val0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \deskew_enable_gen.p2_val_reg[0]_0\(3 downto 0)
    );
\p2_val0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_val0_carry__0_n_0\,
      CO(3) => p2_val0,
      CO(2) => \p2_val0_carry__1_n_1\,
      CO(1) => \p2_val0_carry__1_n_2\,
      CO(0) => \p2_val0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p2_val0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \p2_val0_carry__1_i_1_n_0\,
      S(2 downto 0) => \deskew_enable_gen.p2_val_reg[0]_1\(2 downto 0)
    );
\p2_val0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF7FFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \deskew_enable_gen.grp_count_mul\(4),
      I3 => \deskew_enable_gen.grp_count_mul\(6),
      I4 => \deskew_enable_gen.grp_count_mul\(5),
      I5 => \ddr_data_gen.data_dly_reg[33]_0\(33),
      O => \p2_val0_carry__1_i_1_n_0\
    );
\sio_slav_calib_fsm.master_ack_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sio_slav_calib_fsm.master_ack_i_2_n_0\,
      I1 => \sio_slav_calib_fsm.master_ack_i_3_n_0\,
      I2 => \sio_slav_calib_fsm.master_ack_i_4_n_0\,
      I3 => \sio_slav_calib_fsm.master_ack_i_5_n_0\,
      I4 => \sio_slav_calib_fsm.master_ack_i_6_n_0\,
      I5 => \sio_slav_calib_fsm.master_ack_i_7_n_0\,
      O => \deskew_enable_gen.data_out_reg[24]_1\
    );
\sio_slav_calib_fsm.master_ack_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(24),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(25),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(22),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(23),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(27),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(26),
      O => \sio_slav_calib_fsm.master_ack_i_2_n_0\
    );
\sio_slav_calib_fsm.master_ack_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(30),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(31),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(28),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(29),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(33),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(32),
      O => \sio_slav_calib_fsm.master_ack_i_3_n_0\
    );
\sio_slav_calib_fsm.master_ack_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(18),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(19),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(16),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(17),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(21),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(20),
      O => \sio_slav_calib_fsm.master_ack_i_4_n_0\
    );
\sio_slav_calib_fsm.master_ack_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(12),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(13),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(10),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(11),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(15),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(14),
      O => \sio_slav_calib_fsm.master_ack_i_5_n_0\
    );
\sio_slav_calib_fsm.master_ack_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(1),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(0),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(3),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(2),
      O => \sio_slav_calib_fsm.master_ack_i_6_n_0\
    );
\sio_slav_calib_fsm.master_ack_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(6),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(7),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(4),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(5),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(9),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(8),
      O => \sio_slav_calib_fsm.master_ack_i_7_n_0\
    );
\sio_slav_calib_fsm.master_init_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sio_slav_calib_fsm.master_init_i_2_n_0\,
      I1 => \sio_slav_calib_fsm.master_init_i_3_n_0\,
      I2 => \sio_slav_calib_fsm.master_init_i_4_n_0\,
      I3 => \sio_slav_calib_fsm.master_init_i_5_n_0\,
      I4 => \sio_slav_calib_fsm.master_init_i_6_n_0\,
      I5 => \sio_slav_calib_fsm.master_init_i_7_n_0\,
      O => \deskew_enable_gen.data_out_reg[24]_2\
    );
\sio_slav_calib_fsm.master_init_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(24),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(25),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(22),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(23),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(27),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(26),
      O => \sio_slav_calib_fsm.master_init_i_2_n_0\
    );
\sio_slav_calib_fsm.master_init_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(30),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(31),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(28),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(29),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(33),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(32),
      O => \sio_slav_calib_fsm.master_init_i_3_n_0\
    );
\sio_slav_calib_fsm.master_init_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(18),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(19),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(16),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(17),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(21),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(20),
      O => \sio_slav_calib_fsm.master_init_i_4_n_0\
    );
\sio_slav_calib_fsm.master_init_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(12),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(13),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(10),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(11),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(15),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(14),
      O => \sio_slav_calib_fsm.master_init_i_5_n_0\
    );
\sio_slav_calib_fsm.master_init_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(1),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(0),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(3),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(2),
      O => \sio_slav_calib_fsm.master_init_i_6_n_0\
    );
\sio_slav_calib_fsm.master_init_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(6),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(7),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(4),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(5),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(9),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(8),
      O => \sio_slav_calib_fsm.master_init_i_7_n_0\
    );
\sio_slav_calib_fsm.master_nack_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sio_slav_calib_fsm.master_nack_i_2_n_0\,
      I1 => \sio_slav_calib_fsm.master_nack_i_3_n_0\,
      I2 => \sio_slav_calib_fsm.master_nack_i_4_n_0\,
      I3 => \sio_slav_calib_fsm.master_nack_i_5_n_0\,
      I4 => \sio_slav_calib_fsm.master_nack_i_6_n_0\,
      I5 => \sio_slav_calib_fsm.master_nack_i_7_n_0\,
      O => \deskew_enable_gen.data_out_reg[24]_0\
    );
\sio_slav_calib_fsm.master_nack_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(24),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(25),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(22),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(23),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(27),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(26),
      O => \sio_slav_calib_fsm.master_nack_i_2_n_0\
    );
\sio_slav_calib_fsm.master_nack_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(30),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(31),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(28),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(29),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(33),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(32),
      O => \sio_slav_calib_fsm.master_nack_i_3_n_0\
    );
\sio_slav_calib_fsm.master_nack_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(18),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(19),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(16),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(17),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(21),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(20),
      O => \sio_slav_calib_fsm.master_nack_i_4_n_0\
    );
\sio_slav_calib_fsm.master_nack_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(12),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(13),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(10),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(11),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(15),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(14),
      O => \sio_slav_calib_fsm.master_nack_i_5_n_0\
    );
\sio_slav_calib_fsm.master_nack_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(1),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(0),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(3),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(2),
      O => \sio_slav_calib_fsm.master_nack_i_6_n_0\
    );
\sio_slav_calib_fsm.master_nack_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^deskew_enable_gen.data_out_reg[33]_0\(6),
      I1 => \^deskew_enable_gen.data_out_reg[33]_0\(7),
      I2 => \^deskew_enable_gen.data_out_reg[33]_0\(4),
      I3 => \^deskew_enable_gen.data_out_reg[33]_0\(5),
      I4 => \^deskew_enable_gen.data_out_reg[33]_0\(9),
      I5 => \^deskew_enable_gen.data_out_reg[33]_0\(8),
      O => \sio_slav_calib_fsm.master_nack_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_reset_sync is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    sync_reset_out_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_reset_sync is
  signal sync_reset_flop : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_reset_flop : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync_reset_flop : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reset_flop_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[5]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[6]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[7]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[7]\ : label is "no";
begin
\sync_reset_flop_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      PRE => sync_reset_out_reg_0,
      Q => sync_reset_flop(0)
    );
\sync_reset_flop_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_reset_flop(0),
      PRE => sync_reset_out_reg_0,
      Q => sync_reset_flop(1)
    );
\sync_reset_flop_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_reset_flop(1),
      PRE => sync_reset_out_reg_0,
      Q => sync_reset_flop(2)
    );
\sync_reset_flop_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_reset_flop(2),
      PRE => sync_reset_out_reg_0,
      Q => sync_reset_flop(3)
    );
\sync_reset_flop_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_reset_flop(3),
      PRE => sync_reset_out_reg_0,
      Q => sync_reset_flop(4)
    );
\sync_reset_flop_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_reset_flop(4),
      PRE => sync_reset_out_reg_0,
      Q => sync_reset_flop(5)
    );
\sync_reset_flop_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_reset_flop(5),
      PRE => sync_reset_out_reg_0,
      Q => sync_reset_flop(6)
    );
\sync_reset_flop_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_reset_flop(6),
      PRE => sync_reset_out_reg_0,
      Q => sync_reset_flop(7)
    );
sync_reset_out_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_reset_flop(7),
      PRE => sync_reset_out_reg_0,
      Q => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_reset_sync_0 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    \sync_reset_flop_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_reset_sync_0 : entity is "axi_chip2chip_v5_0_6_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_reset_sync_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_reset_sync_0 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_reset_flop : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_reset_flop : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync_reset_flop : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reset_flop_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[5]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[6]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[7]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[7]\ : label is "no";
begin
  SR(0) <= \^sr\(0);
\calib_intr_gen.tx_ch0_data[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sr\(0),
      O => sync_reset_out_reg_0(0)
    );
\sync_reset_flop_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => '0',
      PRE => \sync_reset_flop_reg[7]_0\,
      Q => sync_reset_flop(0)
    );
\sync_reset_flop_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_reset_flop(0),
      PRE => \sync_reset_flop_reg[7]_0\,
      Q => sync_reset_flop(1)
    );
\sync_reset_flop_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_reset_flop(1),
      PRE => \sync_reset_flop_reg[7]_0\,
      Q => sync_reset_flop(2)
    );
\sync_reset_flop_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_reset_flop(2),
      PRE => \sync_reset_flop_reg[7]_0\,
      Q => sync_reset_flop(3)
    );
\sync_reset_flop_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_reset_flop(3),
      PRE => \sync_reset_flop_reg[7]_0\,
      Q => sync_reset_flop(4)
    );
\sync_reset_flop_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_reset_flop(4),
      PRE => \sync_reset_flop_reg[7]_0\,
      Q => sync_reset_flop(5)
    );
\sync_reset_flop_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_reset_flop(5),
      PRE => \sync_reset_flop_reg[7]_0\,
      Q => sync_reset_flop(6)
    );
\sync_reset_flop_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_reset_flop(6),
      PRE => \sync_reset_flop_reg[7]_0\,
      Q => sync_reset_flop(7)
    );
sync_reset_out_reg: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_reset_flop(7),
      PRE => \sync_reset_flop_reg[7]_0\,
      Q => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sio_output is
  port (
    axi_c2c_selio_tx_diff_clk_out_p : out STD_LOGIC;
    axi_c2c_selio_tx_diff_clk_out_n : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 16 downto 0 );
    clk_ph_out : in STD_LOGIC;
    \axi_c2c_selio_tx_data_out[16]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sio_output;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sio_output is
  signal clk_out_oddr : STD_LOGIC;
  signal count_4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_4[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_4[1]_i_1_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal reset_iddr : STD_LOGIC;
  signal reset_iddr_i_1_n_0 : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_oddr.oddr_clk_out_inst_S_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_4[0]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \count_4[1]_i_1\ : label is "soft_lutpair391";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \diff_clk_out_gen.clk_obufds_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \diff_clk_out_gen.clk_obufds_inst\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \diff_clk_out_gen.clk_obufds_inst\ : label is "OBUFDS";
  attribute BOX_TYPE of \gen_oddr.oddr_clk_out_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gen_oddr.oddr_clk_out_inst\ : label is "MLO";
  attribute \__SRVAL\ of \gen_oddr.oddr_clk_out_inst\ : label is "FALSE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[0].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[0].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[10].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[10].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[11].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[11].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[12].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[12].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[13].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[13].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[14].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[14].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[15].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[15].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[16].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[16].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[1].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[1].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[2].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[2].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[3].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[3].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[4].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[4].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[5].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[5].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[6].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[6].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[7].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[7].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[8].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[8].obuf_inst\ : label is "DONT_CARE";
  attribute BOX_TYPE of \single_end_out_gen.single_ended_buf_gen[9].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[9].obuf_inst\ : label is "DONT_CARE";
begin
\count_4[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_4(1),
      I1 => count_4(0),
      O => \count_4[0]_i_1_n_0\
    );
\count_4[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_4(0),
      I1 => count_4(1),
      O => \count_4[1]_i_1_n_0\
    );
\count_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \count_4[0]_i_1_n_0\,
      Q => count_4(0),
      R => SR(0)
    );
\count_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \count_4[1]_i_1_n_0\,
      Q => count_4(1),
      R => SR(0)
    );
\ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(0),
      D2 => \axi_c2c_selio_tx_data_out[16]\(1),
      Q => p_16_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(20),
      D2 => \axi_c2c_selio_tx_data_out[16]\(21),
      Q => p_6_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(22),
      D2 => \axi_c2c_selio_tx_data_out[16]\(23),
      Q => p_5_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(24),
      D2 => \axi_c2c_selio_tx_data_out[16]\(25),
      Q => p_4_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(26),
      D2 => \axi_c2c_selio_tx_data_out[16]\(27),
      Q => p_3_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(28),
      D2 => \axi_c2c_selio_tx_data_out[16]\(29),
      Q => p_2_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(30),
      D2 => \axi_c2c_selio_tx_data_out[16]\(31),
      Q => p_1_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(32),
      D2 => \axi_c2c_selio_tx_data_out[16]\(33),
      Q => p_0_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(2),
      D2 => \axi_c2c_selio_tx_data_out[16]\(3),
      Q => p_15_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(4),
      D2 => \axi_c2c_selio_tx_data_out[16]\(5),
      Q => p_14_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(6),
      D2 => \axi_c2c_selio_tx_data_out[16]\(7),
      Q => p_13_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(8),
      D2 => \axi_c2c_selio_tx_data_out[16]\(9),
      Q => p_12_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(10),
      D2 => \axi_c2c_selio_tx_data_out[16]\(11),
      Q => p_11_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(12),
      D2 => \axi_c2c_selio_tx_data_out[16]\(13),
      Q => p_10_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(14),
      D2 => \axi_c2c_selio_tx_data_out[16]\(15),
      Q => p_9_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(16),
      D2 => \axi_c2c_selio_tx_data_out[16]\(17),
      Q => p_8_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => \axi_c2c_selio_tx_data_out[16]\(18),
      D2 => \axi_c2c_selio_tx_data_out[16]\(19),
      Q => p_7_out,
      R => reset_iddr,
      S => \NLW_ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\diff_clk_out_gen.clk_obufds_inst\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_out_oddr,
      O => axi_c2c_selio_tx_diff_clk_out_p,
      OB => axi_c2c_selio_tx_diff_clk_out_n
    );
\gen_oddr.oddr_clk_out_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_ph_out,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => clk_out_oddr,
      R => reset_iddr,
      S => \NLW_gen_oddr.oddr_clk_out_inst_S_UNCONNECTED\
    );
reset_iddr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => reset_iddr,
      I1 => count_4(0),
      I2 => count_4(1),
      I3 => SR(0),
      O => reset_iddr_i_1_n_0
    );
reset_iddr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => reset_iddr_i_1_n_0,
      Q => reset_iddr,
      R => '0'
    );
\single_end_out_gen.single_ended_buf_gen[0].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_16_out,
      O => axi_c2c_selio_tx_data_out(0)
    );
\single_end_out_gen.single_ended_buf_gen[10].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_6_out,
      O => axi_c2c_selio_tx_data_out(10)
    );
\single_end_out_gen.single_ended_buf_gen[11].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_5_out,
      O => axi_c2c_selio_tx_data_out(11)
    );
\single_end_out_gen.single_ended_buf_gen[12].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_4_out,
      O => axi_c2c_selio_tx_data_out(12)
    );
\single_end_out_gen.single_ended_buf_gen[13].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_3_out,
      O => axi_c2c_selio_tx_data_out(13)
    );
\single_end_out_gen.single_ended_buf_gen[14].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_2_out,
      O => axi_c2c_selio_tx_data_out(14)
    );
\single_end_out_gen.single_ended_buf_gen[15].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_1_out,
      O => axi_c2c_selio_tx_data_out(15)
    );
\single_end_out_gen.single_ended_buf_gen[16].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_0_out,
      O => axi_c2c_selio_tx_data_out(16)
    );
\single_end_out_gen.single_ended_buf_gen[1].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_15_out,
      O => axi_c2c_selio_tx_data_out(1)
    );
\single_end_out_gen.single_ended_buf_gen[2].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_14_out,
      O => axi_c2c_selio_tx_data_out(2)
    );
\single_end_out_gen.single_ended_buf_gen[3].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_13_out,
      O => axi_c2c_selio_tx_data_out(3)
    );
\single_end_out_gen.single_ended_buf_gen[4].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_12_out,
      O => axi_c2c_selio_tx_data_out(4)
    );
\single_end_out_gen.single_ended_buf_gen[5].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_11_out,
      O => axi_c2c_selio_tx_data_out(5)
    );
\single_end_out_gen.single_ended_buf_gen[6].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_10_out,
      O => axi_c2c_selio_tx_data_out(6)
    );
\single_end_out_gen.single_ended_buf_gen[7].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_9_out,
      O => axi_c2c_selio_tx_data_out(7)
    );
\single_end_out_gen.single_ended_buf_gen[8].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_8_out,
      O => axi_c2c_selio_tx_data_out(8)
    );
\single_end_out_gen.single_ended_buf_gen[9].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_7_out,
      O => axi_c2c_selio_tx_data_out(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_ph_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell is
  signal sync_flop_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[3]\ : label is "yes";
begin
  D(3 downto 0) <= sync_flop_2(3 downto 0);
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => axi_c2c_s2m_intr_in(0),
      Q => sync_flop_0(0),
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => axi_c2c_s2m_intr_in(1),
      Q => sync_flop_0(1),
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => axi_c2c_s2m_intr_in(2),
      Q => sync_flop_0(2),
      R => '0'
    );
\sync_flop_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => axi_c2c_s2m_intr_in(3),
      Q => sync_flop_0(3),
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_0(0),
      Q => sync_flop_1(0),
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_0(1),
      Q => sync_flop_1(1),
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_0(2),
      Q => sync_flop_1(2),
      R => '0'
    );
\sync_flop_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_0(3),
      Q => sync_flop_1(3),
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_1(0),
      Q => sync_flop_2(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_1(1),
      Q => sync_flop_2(1),
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_1(2),
      Q => sync_flop_2(2),
      R => '0'
    );
\sync_flop_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_1(3),
      Q => sync_flop_2(3),
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_2(0),
      Q => sync_flop_3(0),
      R => '0'
    );
\sync_flop_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_2(1),
      Q => sync_flop_3(1),
      R => '0'
    );
\sync_flop_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_2(2),
      Q => sync_flop_3(2),
      R => '0'
    );
\sync_flop_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_2(3),
      Q => sync_flop_3(3),
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_3(0),
      Q => sync_flop_4(0),
      R => '0'
    );
\sync_flop_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_3(1),
      Q => sync_flop_4(1),
      R => '0'
    );
\sync_flop_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_3(2),
      Q => sync_flop_4(2),
      R => '0'
    );
\sync_flop_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_3(3),
      Q => sync_flop_4(3),
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_4(0),
      Q => sync_flop_5(0),
      R => '0'
    );
\sync_flop_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_4(1),
      Q => sync_flop_5(1),
      R => '0'
    );
\sync_flop_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_4(2),
      Q => sync_flop_5(2),
      R => '0'
    );
\sync_flop_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_4(3),
      Q => sync_flop_5(3),
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_5(0),
      Q => sync_flop_6(0),
      R => '0'
    );
\sync_flop_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_5(1),
      Q => sync_flop_6(1),
      R => '0'
    );
\sync_flop_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_5(2),
      Q => sync_flop_6(2),
      R => '0'
    );
\sync_flop_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_5(3),
      Q => sync_flop_6(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell_16 : entity is "axi_chip2chip_v5_0_6_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell_16 is
  signal sync_flop_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[3]\ : label is "yes";
begin
  D(3 downto 0) <= sync_flop_2(3 downto 0);
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => Q(0),
      Q => sync_flop_0(0),
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => Q(1),
      Q => sync_flop_0(1),
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => Q(2),
      Q => sync_flop_0(2),
      R => '0'
    );
\sync_flop_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => Q(3),
      Q => sync_flop_0(3),
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_0(0),
      Q => sync_flop_1(0),
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_0(1),
      Q => sync_flop_1(1),
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_0(2),
      Q => sync_flop_1(2),
      R => '0'
    );
\sync_flop_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_0(3),
      Q => sync_flop_1(3),
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_1(0),
      Q => sync_flop_2(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_1(1),
      Q => sync_flop_2(1),
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_1(2),
      Q => sync_flop_2(2),
      R => '0'
    );
\sync_flop_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_1(3),
      Q => sync_flop_2(3),
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_2(0),
      Q => sync_flop_3(0),
      R => '0'
    );
\sync_flop_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_2(1),
      Q => sync_flop_3(1),
      R => '0'
    );
\sync_flop_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_2(2),
      Q => sync_flop_3(2),
      R => '0'
    );
\sync_flop_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_2(3),
      Q => sync_flop_3(3),
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_3(0),
      Q => sync_flop_4(0),
      R => '0'
    );
\sync_flop_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_3(1),
      Q => sync_flop_4(1),
      R => '0'
    );
\sync_flop_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_3(2),
      Q => sync_flop_4(2),
      R => '0'
    );
\sync_flop_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_3(3),
      Q => sync_flop_4(3),
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_4(0),
      Q => sync_flop_5(0),
      R => '0'
    );
\sync_flop_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_4(1),
      Q => sync_flop_5(1),
      R => '0'
    );
\sync_flop_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_4(2),
      Q => sync_flop_5(2),
      R => '0'
    );
\sync_flop_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_4(3),
      Q => sync_flop_5(3),
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_5(0),
      Q => sync_flop_6(0),
      R => '0'
    );
\sync_flop_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_5(1),
      Q => sync_flop_6(1),
      R => '0'
    );
\sync_flop_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_5(2),
      Q => sync_flop_6(2),
      R => '0'
    );
\sync_flop_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_5(3),
      Q => sync_flop_6(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0\ : entity is "axi_chip2chip_v5_0_6_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0\ is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => rst,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0_47\ is
  port (
    \out\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0_47\ : entity is "axi_chip2chip_v5_0_6_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0_47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0_47\ is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => rst,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_flop_2_reg[1]_0\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized1\ : entity is "axi_chip2chip_v5_0_6_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized1\ is
  signal sync_flop_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[1]\ : label is "yes";
begin
  D(1 downto 0) <= sync_flop_2(1 downto 0);
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => in0(0),
      Q => sync_flop_0(0),
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => in0(1),
      Q => sync_flop_0(1),
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_0(0),
      Q => sync_flop_1(0),
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_0(1),
      Q => sync_flop_1(1),
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_1(0),
      Q => sync_flop_2(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_1(1),
      Q => sync_flop_2(1),
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_2(0),
      Q => sync_flop_3(0),
      R => '0'
    );
\sync_flop_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_2(1),
      Q => sync_flop_3(1),
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_3(0),
      Q => sync_flop_4(0),
      R => '0'
    );
\sync_flop_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_3(1),
      Q => sync_flop_4(1),
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_4(0),
      Q => sync_flop_5(0),
      R => '0'
    );
\sync_flop_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_4(1),
      Q => sync_flop_5(1),
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_5(0),
      Q => sync_flop_6(0),
      R => '0'
    );
\sync_flop_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_aclk,
      CE => '1',
      D => sync_flop_5(1),
      Q => sync_flop_6(1),
      R => '0'
    );
\sync_reset_flop[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_flop_2(1),
      O => \sync_flop_2_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_tdm is
  port (
    int_ch0_ready : out STD_LOGIC;
    int_ch1_ready : out STD_LOGIC;
    int_ch2_ready : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    tdm_data_out47_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tdm_data_out_reg[33]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rx_user_reset : in STD_LOGIC;
    int_ch0_ready_reg_0 : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_ch0_valid : in STD_LOGIC;
    \tdm_data_out_reg[5]_0\ : in STD_LOGIC;
    send_ch0 : in STD_LOGIC;
    p_12_in : in STD_LOGIC;
    \int_ch1_ready5__1\ : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    \tdm_data_out_reg[29]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tdm_data_out_reg[6]_0\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tdm_data_out_reg[6]_1\ : in STD_LOGIC;
    \tdm_data_out_reg[19]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tdm_data_out_reg[7]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[8]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[9]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[10]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[11]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[12]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[13]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[14]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[15]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[16]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[17]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[18]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[19]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_tdm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_tdm is
  signal \^int_ch0_ready\ : STD_LOGIC;
  signal \^int_ch1_ready\ : STD_LOGIC;
  signal int_ch1_ready_i_4_n_0 : STD_LOGIC;
  signal \^int_ch2_ready\ : STD_LOGIC;
  signal next_int_ch1_ready : STD_LOGIC;
  signal next_int_ch2_ready : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slot_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tdm_data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_ch1_ready_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of int_ch2_ready_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \slot_count[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \slot_count[2]_i_1\ : label is "soft_lutpair249";
begin
  int_ch0_ready <= \^int_ch0_ready\;
  int_ch1_ready <= \^int_ch1_ready\;
  int_ch2_ready <= \^int_ch2_ready\;
  rd_en <= \^rd_en\;
int_ch0_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => int_ch0_ready_reg_0,
      Q => \^int_ch0_ready\,
      R => rx_user_reset
    );
int_ch1_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2200F200"
    )
        port map (
      I0 => p_1_in,
      I1 => \int_ch1_ready5__1\,
      I2 => int_ch1_ready_i_4_n_0,
      I3 => p_12_in,
      I4 => send_ch0,
      O => next_int_ch1_ready
    );
int_ch1_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001004000100100"
    )
        port map (
      I0 => send_ch0,
      I1 => slot_count(1),
      I2 => slot_count(0),
      I3 => slot_count(2),
      I4 => slot_count(3),
      I5 => tx_phy_ready,
      O => p_1_in
    );
int_ch1_ready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC75555FF555353"
    )
        port map (
      I0 => slot_count(3),
      I1 => slot_count(2),
      I2 => slot_count(1),
      I3 => send_ch0,
      I4 => tx_phy_ready,
      I5 => slot_count(0),
      O => int_ch1_ready_i_4_n_0
    );
int_ch1_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => next_int_ch1_ready,
      Q => \^int_ch1_ready\,
      R => rx_user_reset
    );
int_ch2_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020000"
    )
        port map (
      I0 => int_ch1_ready_i_4_n_0,
      I1 => send_ch0,
      I2 => p_12_in,
      I3 => p_1_in,
      I4 => \int_ch1_ready5__1\,
      O => next_int_ch2_ready
    );
int_ch2_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => next_int_ch2_ready,
      Q => \^int_ch2_ready\,
      R => rx_user_reset
    );
\slot_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => slot_count(0),
      I1 => tx_phy_ready,
      I2 => send_ch0,
      O => sel0(0)
    );
\slot_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555000055FFA200"
    )
        port map (
      I0 => tx_phy_ready,
      I1 => slot_count(3),
      I2 => slot_count(2),
      I3 => slot_count(0),
      I4 => slot_count(1),
      I5 => send_ch0,
      O => sel0(1)
    );
\slot_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44446CCC"
    )
        port map (
      I0 => tx_phy_ready,
      I1 => slot_count(2),
      I2 => slot_count(0),
      I3 => slot_count(1),
      I4 => send_ch0,
      O => sel0(2)
    );
\slot_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557FDF00008000"
    )
        port map (
      I0 => tx_phy_ready,
      I1 => slot_count(2),
      I2 => slot_count(0),
      I3 => slot_count(1),
      I4 => send_ch0,
      I5 => slot_count(3),
      O => sel0(3)
    );
\slot_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sel0(0),
      Q => slot_count(0),
      R => rx_user_reset
    );
\slot_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sel0(1),
      Q => slot_count(1),
      R => rx_user_reset
    );
\slot_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sel0(2),
      Q => slot_count(2),
      R => rx_user_reset
    );
\slot_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sel0(3),
      Q => slot_count(3),
      R => rx_user_reset
    );
\tdm_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[10]_0\,
      I1 => dout(4),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(4),
      O => \tdm_data_out[10]_i_1_n_0\
    );
\tdm_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[11]_0\,
      I1 => dout(5),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(5),
      O => \tdm_data_out[11]_i_1_n_0\
    );
\tdm_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[12]_0\,
      I1 => dout(6),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(6),
      O => \tdm_data_out[12]_i_1_n_0\
    );
\tdm_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[13]_0\,
      I1 => dout(7),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(7),
      O => \tdm_data_out[13]_i_1_n_0\
    );
\tdm_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[14]_0\,
      I1 => dout(8),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(8),
      O => \tdm_data_out[14]_i_1_n_0\
    );
\tdm_data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[15]_0\,
      I1 => dout(9),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(9),
      O => \tdm_data_out[15]_i_1_n_0\
    );
\tdm_data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[16]_0\,
      I1 => dout(10),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(10),
      O => \tdm_data_out[16]_i_1_n_0\
    );
\tdm_data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[17]_0\,
      I1 => dout(11),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(11),
      O => \tdm_data_out[17]_i_1_n_0\
    );
\tdm_data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[18]_0\,
      I1 => dout(12),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(12),
      O => \tdm_data_out[18]_i_1_n_0\
    );
\tdm_data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[19]_1\,
      I1 => dout(13),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(13),
      O => \tdm_data_out[19]_i_1_n_0\
    );
\tdm_data_out[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_ch0_ready\,
      I1 => \tdm_data_out_reg[29]_0\(0),
      O => tdm_data_out47_out(0)
    );
\tdm_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBAFFBAFFBA"
    )
        port map (
      I0 => \^rd_en\,
      I1 => empty,
      I2 => \^int_ch1_ready\,
      I3 => Q(0),
      I4 => \^int_ch0_ready\,
      I5 => tx_ch0_valid,
      O => \tdm_data_out[5]_i_1_n_0\
    );
\tdm_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[6]_0\,
      I1 => dout(0),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(0),
      O => \tdm_data_out[6]_i_1_n_0\
    );
\tdm_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[7]_0\,
      I1 => dout(1),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(1),
      O => \tdm_data_out[7]_i_1_n_0\
    );
\tdm_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[8]_0\,
      I1 => dout(2),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(2),
      O => \tdm_data_out[8]_i_1_n_0\
    );
\tdm_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \tdm_data_out_reg[9]_0\,
      I1 => dout(3),
      I2 => \^int_ch2_ready\,
      I3 => \^int_ch1_ready\,
      I4 => \tdm_data_out_reg[6]_1\,
      I5 => \tdm_data_out_reg[19]_0\(3),
      O => \tdm_data_out[9]_i_1_n_0\
    );
\tdm_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(0),
      Q => \tdm_data_out_reg[33]_0\(0),
      R => rx_user_reset
    );
\tdm_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[10]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(10),
      R => rx_user_reset
    );
\tdm_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[11]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(11),
      R => rx_user_reset
    );
\tdm_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[12]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(12),
      R => rx_user_reset
    );
\tdm_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[13]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(13),
      R => rx_user_reset
    );
\tdm_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[14]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(14),
      R => rx_user_reset
    );
\tdm_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[15]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(15),
      R => rx_user_reset
    );
\tdm_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[16]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(16),
      R => rx_user_reset
    );
\tdm_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[17]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(17),
      R => rx_user_reset
    );
\tdm_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[18]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(18),
      R => rx_user_reset
    );
\tdm_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[19]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(19),
      R => rx_user_reset
    );
\tdm_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(1),
      Q => \tdm_data_out_reg[33]_0\(1),
      R => rx_user_reset
    );
\tdm_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(5),
      Q => \tdm_data_out_reg[33]_0\(20),
      R => rx_user_reset
    );
\tdm_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(6),
      Q => \tdm_data_out_reg[33]_0\(21),
      R => rx_user_reset
    );
\tdm_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(7),
      Q => \tdm_data_out_reg[33]_0\(22),
      R => rx_user_reset
    );
\tdm_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(8),
      Q => \tdm_data_out_reg[33]_0\(23),
      R => rx_user_reset
    );
\tdm_data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(9),
      Q => \tdm_data_out_reg[33]_0\(24),
      R => rx_user_reset
    );
\tdm_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(10),
      Q => \tdm_data_out_reg[33]_0\(25),
      R => rx_user_reset
    );
\tdm_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(11),
      Q => \tdm_data_out_reg[33]_0\(26),
      R => rx_user_reset
    );
\tdm_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(12),
      Q => \tdm_data_out_reg[33]_0\(27),
      R => rx_user_reset
    );
\tdm_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(13),
      Q => \tdm_data_out_reg[33]_0\(28),
      R => rx_user_reset
    );
\tdm_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(14),
      Q => \tdm_data_out_reg[33]_0\(29),
      R => rx_user_reset
    );
\tdm_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(2),
      Q => \tdm_data_out_reg[33]_0\(2),
      R => rx_user_reset
    );
\tdm_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(15),
      Q => \tdm_data_out_reg[33]_0\(30),
      R => rx_user_reset
    );
\tdm_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(16),
      Q => \tdm_data_out_reg[33]_0\(31),
      R => rx_user_reset
    );
\tdm_data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(17),
      Q => \tdm_data_out_reg[33]_0\(32),
      R => rx_user_reset
    );
\tdm_data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(18),
      Q => \tdm_data_out_reg[33]_0\(33),
      R => rx_user_reset
    );
\tdm_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(3),
      Q => \tdm_data_out_reg[33]_0\(3),
      R => rx_user_reset
    );
\tdm_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => D(4),
      Q => \tdm_data_out_reg[33]_0\(4),
      R => rx_user_reset
    );
\tdm_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[5]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(5),
      R => rx_user_reset
    );
\tdm_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[6]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(6),
      R => rx_user_reset
    );
\tdm_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[7]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(7),
      R => rx_user_reset
    );
\tdm_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[8]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(8),
      R => rx_user_reset
    );
\tdm_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tdm_data_out[9]_i_1_n_0\,
      Q => \tdm_data_out_reg[33]_0\(9),
      R => rx_user_reset
    );
\xpm_fifo_async_inst_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_ch2_ready\,
      I1 => \tdm_data_out_reg[5]_0\,
      O => \^rd_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_unpacker__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mux_by_2.data_count_reg[0]_0\ : out STD_LOGIC;
    \mux_by_2.data_count_reg[1]_0\ : out STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_data_out47_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ch1_ready : in STD_LOGIC;
    empty : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_unpacker__parameterized1\ : entity is "axi_chip2chip_v5_0_6_unpacker";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_unpacker__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_unpacker__parameterized1\ is
  signal \mux_by_2.data_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \mux_by_2.data_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \^mux_by_2.data_count_reg[0]_0\ : STD_LOGIC;
  signal \^mux_by_2.data_count_reg[1]_0\ : STD_LOGIC;
  signal \tdm_data_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \tdm_data_out[29]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mux_by_2.data_count[0]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mux_by_2.data_count[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tdm_data_out[29]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tdm_data_out[29]_i_3\ : label is "soft_lutpair246";
begin
  \mux_by_2.data_count_reg[0]_0\ <= \^mux_by_2.data_count_reg[0]_0\;
  \mux_by_2.data_count_reg[1]_0\ <= \^mux_by_2.data_count_reg[1]_0\;
\mux_by_2.data_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^mux_by_2.data_count_reg[1]_0\,
      I1 => int_ch1_ready,
      I2 => empty,
      I3 => \^mux_by_2.data_count_reg[0]_0\,
      O => \mux_by_2.data_count[0]_i_1_n_0\
    );
\mux_by_2.data_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^mux_by_2.data_count_reg[0]_0\,
      I1 => int_ch1_ready,
      I2 => empty,
      I3 => \^mux_by_2.data_count_reg[1]_0\,
      O => \mux_by_2.data_count[1]_i_1_n_0\
    );
\mux_by_2.data_count_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \mux_by_2.data_count[0]_i_1_n_0\,
      Q => \^mux_by_2.data_count_reg[0]_0\,
      S => rx_user_reset
    );
\mux_by_2.data_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \mux_by_2.data_count[1]_i_1_n_0\,
      Q => \^mux_by_2.data_count_reg[1]_0\,
      R => rx_user_reset
    );
\tdm_data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \tdm_data_out[29]_i_2_n_0\,
      I1 => dout(0),
      I2 => \tdm_data_out[29]_i_3_n_0\,
      I3 => dout(4),
      I4 => Q(2),
      I5 => tdm_data_out47_out(0),
      O => D(0)
    );
\tdm_data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \tdm_data_out[29]_i_2_n_0\,
      I1 => dout(1),
      I2 => \tdm_data_out[29]_i_3_n_0\,
      I3 => dout(5),
      I4 => Q(3),
      I5 => tdm_data_out47_out(0),
      O => D(1)
    );
\tdm_data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \tdm_data_out[29]_i_2_n_0\,
      I1 => dout(2),
      I2 => \tdm_data_out[29]_i_3_n_0\,
      I3 => dout(6),
      I4 => Q(0),
      I5 => tdm_data_out47_out(0),
      O => D(2)
    );
\tdm_data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \tdm_data_out[29]_i_2_n_0\,
      I1 => dout(3),
      I2 => \tdm_data_out[29]_i_3_n_0\,
      I3 => dout(7),
      I4 => Q(1),
      I5 => tdm_data_out47_out(0),
      O => D(3)
    );
\tdm_data_out[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mux_by_2.data_count_reg[0]_0\,
      I1 => int_ch1_ready,
      O => \tdm_data_out[29]_i_2_n_0\
    );
\tdm_data_out[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mux_by_2.data_count_reg[1]_0\,
      I1 => int_ch1_ready,
      O => \tdm_data_out[29]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\ : label is "soft_lutpair24";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_ic_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_3\ : label is "soft_lutpair22";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair26";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\ : label is "soft_lutpair156";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_ic_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_3\ : label is "soft_lutpair154";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair158";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\ : label is "soft_lutpair121";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_ic_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_3\ : label is "soft_lutpair119";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair123";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[8]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\ : label is "soft_lutpair284";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_ic_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_3\ : label is "soft_lutpair282";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[9]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair286";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[8]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_en,
      I1 => \guf.underflow_i_reg\,
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[8]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\ : label is "soft_lutpair240";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_ic_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_3\ : label is "soft_lutpair238";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[9]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair242";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[8]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_en,
      I1 => \guf.underflow_i_reg\,
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\ : label is "soft_lutpair191";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_ic_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_3\ : label is "soft_lutpair189";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair193";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\ : label is "soft_lutpair50";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_ic_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_3\ : label is "soft_lutpair48";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair52";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_ch0_ctrl is
  port (
    send_ch0 : out STD_LOGIC;
    axi_lite_rx_valid : out STD_LOGIC;
    \calib_intr_gen.intr_flop_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \calib_intr_gen.tx_ch0_valid_reg_0\ : out STD_LOGIC;
    \calib_intr_gen.intr_flop_reg_1\ : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \calib_intr_gen.send_ch0_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \calib_intr_gen.tx_ch0_data_reg[26]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_intr_gen.cal_nibble_reg[2]_0\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[3]_0\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[0]_0\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[1]_0\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[2]_1\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[3]_1\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[0]_1\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[1]_1\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[2]_2\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[3]_2\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[0]_2\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[1]_2\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[2]_3\ : out STD_LOGIC;
    \calib_intr_gen.cal_nibble_reg[3]_3\ : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_user_reset : in STD_LOGIC;
    \calib_intr_gen.send_ch0_reg_1\ : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    \axi_lite_rx_gen.axi_lite_rx_data_valid\ : in STD_LOGIC;
    \calib_intr_gen.send_calib_reg_0\ : in STD_LOGIC;
    \calib_intr_gen.send_intr_reg_0\ : in STD_LOGIC;
    tx_phy_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_ch0_ready : in STD_LOGIC;
    \tdm_data_out_reg[20]\ : in STD_LOGIC;
    \tdm_data_out_reg[21]\ : in STD_LOGIC;
    \tdm_data_out_reg[22]\ : in STD_LOGIC;
    \tdm_data_out_reg[23]\ : in STD_LOGIC;
    \tdm_data_out_reg[24]\ : in STD_LOGIC;
    \tdm_data_out_reg[25]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0_in : in STD_LOGIC;
    int_ch1_ready : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    \tdm_data_out_reg[3]\ : in STD_LOGIC;
    \tdm_data_out_reg[3]_0\ : in STD_LOGIC;
    \tdm_data_out_reg[2]\ : in STD_LOGIC;
    \tdm_data_out_reg[2]_0\ : in STD_LOGIC;
    int_ch2_ready : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_intr_gen.tx_ch0_data_reg[4]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[26]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_intr_gen.tx_ch0_data_reg[19]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[18]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[17]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[16]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[15]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[14]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[13]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[12]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[11]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[10]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[9]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[8]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[7]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[6]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[5]_0\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[4]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \intr_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_ch0_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_ch0_ctrl is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_lite_tx_ready : STD_LOGIC;
  signal \calib_intr_gen.axi_lite_tx_ready_i_1_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.cal_nibble[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.cal_nibble[1]_i_1_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.cal_nibble[2]_i_1_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.cal_nibble[3]_i_2_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.intr_flop_i_1_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.intr_flop_i_3_n_0\ : STD_LOGIC;
  signal \^calib_intr_gen.intr_flop_reg_0\ : STD_LOGIC;
  signal \^calib_intr_gen.intr_flop_reg_1\ : STD_LOGIC;
  signal \calib_intr_gen.send_intr\ : STD_LOGIC;
  signal \calib_intr_gen.tx_ch0_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.tx_ch0_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.tx_ch0_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \calib_intr_gen.tx_ch0_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \^calib_intr_gen.tx_ch0_data_reg[26]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \calib_intr_gen.tx_ch0_valid_i_1_n_0\ : STD_LOGIC;
  signal \^calib_intr_gen.tx_ch0_valid_reg_0\ : STD_LOGIC;
  signal intr_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal intr_event : STD_LOGIC;
  signal send_calib : STD_LOGIC;
  signal \^send_ch0\ : STD_LOGIC;
  signal sync_intr_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_intr_in_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_intr_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_intr_sent : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_ch0_tdm_data : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_valid_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of int_ch0_ready_i_1 : label is "soft_lutpair198";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \sync_intr_in_d1_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sync_intr_in_d1_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sync_intr_in_d1_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sync_intr_in_d1_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \tdm_data_out[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tdm_data_out[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tdm_data_out[21]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tdm_data_out[22]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tdm_data_out[23]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tdm_data_out[24]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tdm_data_out[25]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tdm_data_out[30]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tdm_data_out[31]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tdm_data_out[32]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tdm_data_out[33]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tdm_data_out[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tdm_data_out[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \xpm_fifo_async_inst_i_2__1\ : label is "soft_lutpair201";
begin
  AR(0) <= \^ar\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \calib_intr_gen.intr_flop_reg_0\ <= \^calib_intr_gen.intr_flop_reg_0\;
  \calib_intr_gen.intr_flop_reg_1\ <= \^calib_intr_gen.intr_flop_reg_1\;
  \calib_intr_gen.tx_ch0_data_reg[26]_0\(0) <= \^calib_intr_gen.tx_ch0_data_reg[26]_0\(0);
  \calib_intr_gen.tx_ch0_valid_reg_0\ <= \^calib_intr_gen.tx_ch0_valid_reg_0\;
  send_ch0 <= \^send_ch0\;
axi_chip2chip_sync_cell_intr_in_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell
     port map (
      D(3 downto 0) => sync_intr_in(3 downto 0),
      axi_c2c_s2m_intr_in(3 downto 0) => axi_c2c_s2m_intr_in(3 downto 0),
      clk_ph_out => clk_ph_out
    );
axi_chip2chip_sync_cell_intr_out_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell_16
     port map (
      D(3 downto 0) => sync_intr_out(3 downto 0),
      Q(3 downto 0) => intr_data(3 downto 0),
      m_aclk => m_aclk
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(0),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(0),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(10),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(10),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(11),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(11),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(12),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(12),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(13),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(13),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(14),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(14),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(15),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(15),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(16),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(16),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(17),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(17),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(18),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(18),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(19),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(19),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(1),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(1),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(2),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(2),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(3),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(3),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(4),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(4),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(5),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(5),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(6),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(6),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(7),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(7),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(8),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(8),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(9),
      Q => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(9),
      R => '0'
    );
\axi_lite_rx_gen.axi_lite_rx_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \axi_lite_rx_gen.axi_lite_rx_data_valid\,
      Q => axi_lite_rx_valid,
      R => rx_user_reset
    );
\calib_intr_gen.axi_lite_tx_ready_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \calib_intr_gen.send_calib_reg_0\,
      I1 => \^calib_intr_gen.intr_flop_reg_0\,
      I2 => rx_user_reset,
      I3 => intr_event,
      I4 => empty,
      I5 => \^calib_intr_gen.tx_ch0_valid_reg_0\,
      O => \calib_intr_gen.axi_lite_tx_ready_i_1_n_0\
    );
\calib_intr_gen.axi_lite_tx_ready_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.axi_lite_tx_ready_i_1_n_0\,
      Q => axi_lite_tx_ready,
      R => '0'
    );
\calib_intr_gen.cal_nibble[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FBFFFFFF0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_phy_ctrl(0),
      I5 => tx_phy_ctrl(1),
      O => \calib_intr_gen.cal_nibble[0]_i_1_n_0\
    );
\calib_intr_gen.cal_nibble[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00600000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => tx_phy_ctrl(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => tx_phy_ctrl(0),
      O => \calib_intr_gen.cal_nibble[1]_i_1_n_0\
    );
\calib_intr_gen.cal_nibble[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFF8AFFAA"
    )
        port map (
      I0 => tx_phy_ctrl(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => tx_phy_ctrl(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \calib_intr_gen.cal_nibble[2]_i_1_n_0\
    );
\calib_intr_gen.cal_nibble[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => tx_phy_ctrl(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => tx_phy_ctrl(0),
      O => \calib_intr_gen.cal_nibble[3]_i_2_n_0\
    );
\calib_intr_gen.cal_nibble_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.cal_nibble[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\calib_intr_gen.cal_nibble_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.cal_nibble[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\calib_intr_gen.cal_nibble_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.cal_nibble[2]_i_1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\calib_intr_gen.cal_nibble_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.cal_nibble[3]_i_2_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\calib_intr_gen.intr_flop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => intr_event,
      I1 => \^calib_intr_gen.intr_flop_reg_0\,
      I2 => \calib_intr_gen.send_intr\,
      I3 => \calib_intr_gen.send_calib_reg_0\,
      I4 => rx_user_reset,
      O => \calib_intr_gen.intr_flop_i_1_n_0\
    );
\calib_intr_gen.intr_flop_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => sync_intr_in_d1(1),
      I1 => sync_intr_sent(1),
      I2 => sync_intr_in_d1(2),
      I3 => sync_intr_sent(2),
      I4 => \calib_intr_gen.intr_flop_i_3_n_0\,
      O => intr_event
    );
\calib_intr_gen.intr_flop_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => sync_intr_sent(0),
      I1 => sync_intr_in_d1(0),
      I2 => sync_intr_sent(3),
      I3 => sync_intr_in_d1(3),
      O => \calib_intr_gen.intr_flop_i_3_n_0\
    );
\calib_intr_gen.intr_flop_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.intr_flop_i_1_n_0\,
      Q => \^calib_intr_gen.intr_flop_reg_0\,
      R => '0'
    );
\calib_intr_gen.send_calib_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.send_calib_reg_0\,
      Q => send_calib,
      R => rx_user_reset
    );
\calib_intr_gen.send_ch0_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.send_ch0_reg_1\,
      Q => \^send_ch0\,
      R => rx_user_reset
    );
\calib_intr_gen.send_intr_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.send_intr_reg_0\,
      Q => \calib_intr_gen.send_intr\,
      R => '0'
    );
\calib_intr_gen.sync_intr_sent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => sync_intr_in_d1(0),
      Q => sync_intr_sent(0),
      R => rx_user_reset
    );
\calib_intr_gen.sync_intr_sent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => sync_intr_in_d1(1),
      Q => sync_intr_sent(1),
      R => rx_user_reset
    );
\calib_intr_gen.sync_intr_sent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => sync_intr_in_d1(2),
      Q => sync_intr_sent(2),
      R => rx_user_reset
    );
\calib_intr_gen.sync_intr_sent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => E(0),
      D => sync_intr_in_d1(3),
      Q => sync_intr_sent(3),
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CACC"
    )
        port map (
      I0 => sync_intr_in_d1(0),
      I1 => \calib_intr_gen.tx_ch0_data_reg[3]_0\(0),
      I2 => \^calib_intr_gen.tx_ch0_valid_reg_0\,
      I3 => \^calib_intr_gen.intr_flop_reg_0\,
      I4 => rx_user_reset,
      O => \calib_intr_gen.tx_ch0_data[0]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^calib_intr_gen.intr_flop_reg_0\,
      I1 => \^calib_intr_gen.tx_ch0_valid_reg_0\,
      I2 => rx_user_reset,
      I3 => \^calib_intr_gen.intr_flop_reg_1\,
      I4 => \calib_intr_gen.send_calib_reg_0\,
      O => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CACC"
    )
        port map (
      I0 => sync_intr_in_d1(1),
      I1 => \calib_intr_gen.tx_ch0_data_reg[3]_0\(1),
      I2 => \^calib_intr_gen.tx_ch0_valid_reg_0\,
      I3 => \^calib_intr_gen.intr_flop_reg_0\,
      I4 => rx_user_reset,
      O => \calib_intr_gen.tx_ch0_data[1]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CACC"
    )
        port map (
      I0 => sync_intr_in_d1(2),
      I1 => \calib_intr_gen.tx_ch0_data_reg[3]_0\(2),
      I2 => \^calib_intr_gen.tx_ch0_valid_reg_0\,
      I3 => \^calib_intr_gen.intr_flop_reg_0\,
      I4 => rx_user_reset,
      O => \calib_intr_gen.tx_ch0_data[2]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CACC"
    )
        port map (
      I0 => sync_intr_in_d1(3),
      I1 => \calib_intr_gen.tx_ch0_data_reg[3]_0\(3),
      I2 => \^calib_intr_gen.tx_ch0_valid_reg_0\,
      I3 => \^calib_intr_gen.intr_flop_reg_0\,
      I4 => rx_user_reset,
      O => \calib_intr_gen.tx_ch0_data[3]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data[0]_i_1_n_0\,
      Q => tx_ch0_tdm_data(0),
      R => '0'
    );
\calib_intr_gen.tx_ch0_data_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[10]_0\,
      Q => tx_ch0_tdm_data(10),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[11]_0\,
      Q => tx_ch0_tdm_data(11),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[12]_0\,
      Q => tx_ch0_tdm_data(12),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[13]_0\,
      Q => tx_ch0_tdm_data(13),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[14]_0\,
      Q => tx_ch0_tdm_data(14),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[15]_0\,
      Q => tx_ch0_tdm_data(15),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[16]_0\,
      Q => tx_ch0_tdm_data(16),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[17]_0\,
      Q => tx_ch0_tdm_data(17),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[18]_0\,
      Q => tx_ch0_tdm_data(18),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[19]_0\,
      Q => tx_ch0_tdm_data(19),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data[1]_i_1_n_0\,
      Q => tx_ch0_tdm_data(1),
      R => '0'
    );
\calib_intr_gen.tx_ch0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[26]_1\(0),
      Q => \^calib_intr_gen.tx_ch0_data_reg[26]_0\(0),
      R => '0'
    );
\calib_intr_gen.tx_ch0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data[2]_i_1_n_0\,
      Q => tx_ch0_tdm_data(2),
      R => '0'
    );
\calib_intr_gen.tx_ch0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data[3]_i_1_n_0\,
      Q => tx_ch0_tdm_data(3),
      R => '0'
    );
\calib_intr_gen.tx_ch0_data_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[4]_1\,
      Q => tx_ch0_tdm_data(4),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[5]_0\,
      Q => tx_ch0_tdm_data(5),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[6]_0\,
      Q => tx_ch0_tdm_data(6),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[7]_0\,
      Q => tx_ch0_tdm_data(7),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[8]_0\,
      Q => tx_ch0_tdm_data(8),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_data_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      D => \calib_intr_gen.tx_ch0_data_reg[9]_0\,
      Q => tx_ch0_tdm_data(9),
      S => \calib_intr_gen.tx_ch0_data[19]_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => \^calib_intr_gen.intr_flop_reg_1\,
      I1 => \^calib_intr_gen.tx_ch0_valid_reg_0\,
      I2 => int_ch0_ready,
      I3 => \calib_intr_gen.send_calib_reg_0\,
      I4 => rx_user_reset,
      O => \calib_intr_gen.tx_ch0_valid_i_1_n_0\
    );
\calib_intr_gen.tx_ch0_valid_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AB"
    )
        port map (
      I0 => \^calib_intr_gen.intr_flop_reg_0\,
      I1 => intr_event,
      I2 => empty,
      I3 => \^calib_intr_gen.tx_ch0_valid_reg_0\,
      O => \^calib_intr_gen.intr_flop_reg_1\
    );
\calib_intr_gen.tx_ch0_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \calib_intr_gen.tx_ch0_valid_i_1_n_0\,
      Q => \^calib_intr_gen.tx_ch0_valid_reg_0\,
      R => '0'
    );
int_ch0_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^send_ch0\,
      I1 => send_calib,
      O => \calib_intr_gen.send_ch0_reg_0\
    );
\intr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \intr_data_reg[3]_0\(0),
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(0),
      Q => intr_data(0),
      R => rx_user_reset
    );
\intr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \intr_data_reg[3]_0\(0),
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(1),
      Q => intr_data(1),
      R => rx_user_reset
    );
\intr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \intr_data_reg[3]_0\(0),
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(2),
      Q => intr_data(2),
      R => rx_user_reset
    );
\intr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => \intr_data_reg[3]_0\(0),
      D => \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(3),
      Q => intr_data(3),
      R => rx_user_reset
    );
\intr_out[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_aresetn,
      O => \^ar\(0)
    );
\intr_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => sync_intr_out(0),
      Q => axi_c2c_m2s_intr_out(0)
    );
\intr_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => sync_intr_out(1),
      Q => axi_c2c_m2s_intr_out(1)
    );
\intr_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => sync_intr_out(2),
      Q => axi_c2c_m2s_intr_out(2)
    );
\intr_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => sync_intr_out(3),
      Q => axi_c2c_m2s_intr_out(3)
    );
\sync_intr_in_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_intr_in(0),
      Q => sync_intr_in_d1(0),
      R => '0'
    );
\sync_intr_in_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_intr_in(1),
      Q => sync_intr_in_d1(1),
      R => '0'
    );
\sync_intr_in_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_intr_in(2),
      Q => sync_intr_in_d1(2),
      R => '0'
    );
\sync_intr_in_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_intr_in(3),
      Q => sync_intr_in_d1(3),
      R => '0'
    );
\tdm_data_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => int_ch1_ready,
      O => D(0)
    );
\tdm_data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_ch0_tdm_data(4),
      I2 => int_ch0_ready,
      I3 => dout(4),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[2]_1\
    );
\tdm_data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(3),
      I1 => tx_ch0_tdm_data(5),
      I2 => int_ch0_ready,
      I3 => dout(5),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[3]_1\
    );
\tdm_data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_ch0_tdm_data(6),
      I2 => int_ch0_ready,
      I3 => dout(6),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[0]_1\
    );
\tdm_data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(1),
      I1 => tx_ch0_tdm_data(7),
      I2 => int_ch0_ready,
      I3 => dout(7),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[1]_1\
    );
\tdm_data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_ch0_tdm_data(8),
      I2 => int_ch0_ready,
      I3 => dout(8),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[2]_2\
    );
\tdm_data_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(3),
      I1 => tx_ch0_tdm_data(9),
      I2 => int_ch0_ready,
      I3 => dout(9),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[3]_2\
    );
\tdm_data_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_ch0_tdm_data(10),
      I2 => int_ch0_ready,
      I3 => dout(10),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[0]_2\
    );
\tdm_data_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(1),
      I1 => tx_ch0_tdm_data(11),
      I2 => int_ch0_ready,
      I3 => dout(11),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[1]_2\
    );
\tdm_data_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_ch0_tdm_data(12),
      I2 => int_ch0_ready,
      I3 => dout(12),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[2]_3\
    );
\tdm_data_out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(3),
      I1 => tx_ch0_tdm_data(13),
      I2 => int_ch0_ready,
      I3 => dout(13),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[3]_3\
    );
\tdm_data_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => int_ch2_ready,
      O => D(1)
    );
\tdm_data_out[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \tdm_data_out_reg[20]\,
      I1 => \^q\(0),
      I2 => tx_ch0_tdm_data(14),
      I3 => int_ch0_ready,
      O => D(5)
    );
\tdm_data_out[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \tdm_data_out_reg[21]\,
      I1 => \^q\(1),
      I2 => tx_ch0_tdm_data(15),
      I3 => int_ch0_ready,
      O => D(6)
    );
\tdm_data_out[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \tdm_data_out_reg[22]\,
      I1 => \^q\(2),
      I2 => tx_ch0_tdm_data(16),
      I3 => int_ch0_ready,
      O => D(7)
    );
\tdm_data_out[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \tdm_data_out_reg[23]\,
      I1 => \^q\(3),
      I2 => tx_ch0_tdm_data(17),
      I3 => int_ch0_ready,
      O => D(8)
    );
\tdm_data_out[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \tdm_data_out_reg[24]\,
      I1 => \^q\(0),
      I2 => tx_ch0_tdm_data(18),
      I3 => int_ch0_ready,
      O => D(9)
    );
\tdm_data_out[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \tdm_data_out_reg[25]\,
      I1 => \^q\(1),
      I2 => tx_ch0_tdm_data(19),
      I3 => int_ch0_ready,
      O => D(10)
    );
\tdm_data_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \tdm_data_out_reg[2]\,
      I2 => send_calib,
      I3 => \tdm_data_out_reg[2]_0\,
      O => D(2)
    );
\tdm_data_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^calib_intr_gen.tx_ch0_data_reg[26]_0\(0),
      I1 => int_ch0_ready,
      I2 => \^q\(2),
      O => D(11)
    );
\tdm_data_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^calib_intr_gen.tx_ch0_data_reg[26]_0\(0),
      I1 => int_ch0_ready,
      I2 => \^q\(3),
      O => D(12)
    );
\tdm_data_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^calib_intr_gen.tx_ch0_data_reg[26]_0\(0),
      I1 => int_ch0_ready,
      I2 => \^q\(0),
      O => D(13)
    );
\tdm_data_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^calib_intr_gen.tx_ch0_data_reg[26]_0\(0),
      I1 => int_ch0_ready,
      I2 => \^q\(1),
      O => D(14)
    );
\tdm_data_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tdm_data_out_reg[3]\,
      I2 => send_calib,
      I3 => \tdm_data_out_reg[3]_0\,
      O => D(3)
    );
\tdm_data_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_rst_busy,
      I2 => send_calib,
      I3 => prog_full,
      O => D(4)
    );
\tdm_data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_ch0_tdm_data(0),
      I2 => int_ch0_ready,
      I3 => dout(0),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[2]_0\
    );
\tdm_data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(3),
      I1 => tx_ch0_tdm_data(1),
      I2 => int_ch0_ready,
      I3 => dout(1),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[3]_0\
    );
\tdm_data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_ch0_tdm_data(2),
      I2 => int_ch0_ready,
      I3 => dout(2),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[0]_0\
    );
\tdm_data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^q\(1),
      I1 => tx_ch0_tdm_data(3),
      I2 => int_ch0_ready,
      I3 => dout(3),
      I4 => p_0_in,
      I5 => int_ch1_ready,
      O => \calib_intr_gen.cal_nibble_reg[1]_0\
    );
\xpm_fifo_async_inst_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_ready,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    calib_start : out STD_LOGIC;
    tx_phy_ready : out STD_LOGIC;
    rx_phy_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_phy_ctrl_reg[1]_0\ : out STD_LOGIC;
    \tx_phy_ctrl_reg[2]_0\ : out STD_LOGIC;
    \tx_phy_ctrl_reg[0]_0\ : out STD_LOGIC;
    sync_reset_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_phy_ctrl_reg[1]_1\ : out STD_LOGIC;
    \tx_phy_ctrl_reg[0]_1\ : out STD_LOGIC;
    rx_phy_ready_reg_0 : out STD_LOGIC;
    \sync_flop_2_reg[1]\ : out STD_LOGIC;
    \calib_intr_gen.tx_ch0_valid_reg\ : out STD_LOGIC;
    \sio_slav_calib_fsm.master_ack_reg_0\ : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    \sio_slav_calib_fsm.master_nack_reg_0\ : in STD_LOGIC;
    \sio_slav_calib_fsm.master_init_reg_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_ch0_valid : in STD_LOGIC;
    \calib_intr_gen.sync_intr_sent_reg[0]\ : in STD_LOGIC;
    \calib_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    channel_up : in STD_LOGIC;
    calib_done : in STD_LOGIC;
    calib_error : in STD_LOGIC;
    tx_phy_ready_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_init is
  signal aurora_rst_out_cdc_to : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aurora_rst_out_cdc_to : signal is std.standard.true;
  attribute async_reg : string;
  attribute async_reg of aurora_rst_out_cdc_to : signal is "true";
  signal aurora_rst_out_r1 : STD_LOGIC;
  attribute DONT_TOUCH of aurora_rst_out_r1 : signal is std.standard.true;
  attribute async_reg of aurora_rst_out_r1 : signal is "true";
  signal aurora_rst_out_r2 : STD_LOGIC;
  attribute DONT_TOUCH of aurora_rst_out_r2 : signal is std.standard.true;
  attribute async_reg of aurora_rst_out_r2 : signal is "true";
  signal calib_done_flop : STD_LOGIC;
  signal calib_done_flop_i_1_n_0 : STD_LOGIC;
  signal calib_error_flop : STD_LOGIC;
  signal calib_error_flop_i_1_n_0 : STD_LOGIC;
  signal calib_start_i_1_n_0 : STD_LOGIC;
  signal next_calib_error_out : STD_LOGIC;
  signal next_pat_count : STD_LOGIC;
  signal next_rx_phy_ready : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pat_count[2]_i_1_n_0\ : STD_LOGIC;
  signal pat_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rx_phy_ready\ : STD_LOGIC;
  signal rx_phy_ready_i_1_n_0 : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_init\ : STD_LOGIC;
  signal \sio_slav_calib_fsm.master_nack\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[7]_i_3_n_0\ : STD_LOGIC;
  signal \state[7]_i_4_n_0\ : STD_LOGIC;
  signal \state[7]_i_5_n_0\ : STD_LOGIC;
  signal tx_phy_ctrl : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tx_phy_ctrl[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_phy_ctrl[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_phy_ctrl[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_phy_ctrl[2]_i_1_n_0\ : STD_LOGIC;
  signal \^tx_phy_ctrl_reg[1]_0\ : STD_LOGIC;
  signal \^tx_phy_ctrl_reg[2]_0\ : STD_LOGIC;
  signal \^tx_phy_ready\ : STD_LOGIC;
  signal tx_phy_ready_i_1_n_0 : STD_LOGIC;
  signal tx_phy_ready_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \calib_intr_gen.send_calib_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \calib_intr_gen.send_ch0_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \calib_intr_gen.sync_intr_sent[3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[26]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of calib_start_i_1 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \pat_count[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \pat_count[2]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \pat_count[3]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \state[2]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \state[4]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \state[6]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \state[7]_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \state[7]_i_4\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \state[7]_i_5\ : label is "soft_lutpair295";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000";
  attribute FSM_ENCODED_STATES of \state_reg[6]\ : label is "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000";
  attribute FSM_ENCODED_STATES of \state_reg[7]\ : label is "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000";
  attribute SOFT_HLUTNM of \tx_phy_ctrl[0]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of tx_phy_ready_i_3 : label is "soft_lutpair293";
begin
  p_0_in(0) <= \^p_0_in\(0);
  rx_phy_ready <= \^rx_phy_ready\;
  \tx_phy_ctrl_reg[1]_0\ <= \^tx_phy_ctrl_reg[1]_0\;
  \tx_phy_ctrl_reg[2]_0\ <= \^tx_phy_ctrl_reg[2]_0\;
  tx_phy_ready <= \^tx_phy_ready\;
axi_chip2chip_sync_cell_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized1\
     port map (
      D(1 downto 0) => D(1 downto 0),
      in0(1) => calib_done_flop,
      in0(0) => calib_error_flop,
      m_aclk => m_aclk,
      \sync_flop_2_reg[1]_0\ => \sync_flop_2_reg[1]\
    );
calib_done_flop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000002"
    )
        port map (
      I0 => next_rx_phy_ready,
      I1 => next_calib_error_out,
      I2 => state(0),
      I3 => state(6),
      I4 => \tx_phy_ctrl[0]_i_2_n_0\,
      I5 => calib_done_flop,
      O => calib_done_flop_i_1_n_0
    );
calib_done_flop_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_ph_out,
      CE => '1',
      CLR => SR(0),
      D => calib_done_flop_i_1_n_0,
      Q => calib_done_flop
    );
calib_error_flop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000004"
    )
        port map (
      I0 => next_rx_phy_ready,
      I1 => next_calib_error_out,
      I2 => state(0),
      I3 => state(6),
      I4 => \tx_phy_ctrl[0]_i_2_n_0\,
      I5 => calib_error_flop,
      O => calib_error_flop_i_1_n_0
    );
calib_error_flop_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => calib_error_flop_i_1_n_0,
      Q => calib_error_flop,
      R => SR(0)
    );
\calib_intr_gen.cal_nibble[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => SR(0),
      I1 => \^tx_phy_ctrl_reg[1]_0\,
      I2 => \^tx_phy_ctrl_reg[2]_0\,
      I3 => tx_phy_ctrl(0),
      O => sync_reset_out_reg(0)
    );
\calib_intr_gen.send_calib_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_phy_ctrl(0),
      I1 => \^tx_phy_ctrl_reg[2]_0\,
      I2 => \^tx_phy_ctrl_reg[1]_0\,
      O => \tx_phy_ctrl_reg[0]_1\
    );
\calib_intr_gen.send_ch0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^tx_phy_ctrl_reg[1]_0\,
      I1 => \^tx_phy_ctrl_reg[2]_0\,
      I2 => tx_phy_ctrl(0),
      I3 => \calib_intr_gen.send_ch0_reg\,
      O => \tx_phy_ctrl_reg[1]_1\
    );
\calib_intr_gen.send_intr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => tx_ch0_valid,
      I1 => \calib_intr_gen.sync_intr_sent_reg[0]\,
      I2 => tx_phy_ctrl(0),
      I3 => \^tx_phy_ctrl_reg[2]_0\,
      I4 => \^tx_phy_ctrl_reg[1]_0\,
      I5 => SR(0),
      O => \calib_intr_gen.tx_ch0_valid_reg\
    );
\calib_intr_gen.sync_intr_sent[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => tx_ch0_valid,
      I1 => \calib_intr_gen.sync_intr_sent_reg[0]\,
      I2 => \^tx_phy_ctrl_reg[1]_0\,
      I3 => \^tx_phy_ctrl_reg[2]_0\,
      I4 => tx_phy_ctrl(0),
      O => E(0)
    );
\calib_intr_gen.tx_ch0_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => tx_phy_ctrl(0),
      I1 => \^tx_phy_ctrl_reg[2]_0\,
      I2 => \^tx_phy_ctrl_reg[1]_0\,
      I3 => \calib_intr_gen.send_ch0_reg\,
      I4 => SR(0),
      O => \tx_phy_ctrl_reg[0]_0\
    );
calib_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => \state[7]_i_4_n_0\,
      O => calib_start_i_1_n_0
    );
calib_start_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => calib_start_i_1_n_0,
      Q => calib_start,
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => aurora_rst_out_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => aurora_rst_out_r1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => aurora_rst_out_r2
    );
\pat_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pat_count_reg(0),
      O => \p_0_in__0\(0)
    );
\pat_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pat_count_reg(0),
      I1 => pat_count_reg(1),
      O => \p_0_in__0\(1)
    );
\pat_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pat_count_reg(1),
      I1 => pat_count_reg(0),
      I2 => pat_count_reg(2),
      O => \pat_count[2]_i_1_n_0\
    );
\pat_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(1),
      I3 => state(0),
      I4 => \state[7]_i_4_n_0\,
      O => next_pat_count
    );
\pat_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => pat_count_reg(0),
      I1 => pat_count_reg(1),
      I2 => pat_count_reg(2),
      I3 => pat_count_reg(3),
      O => \p_0_in__0\(3)
    );
\pat_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_pat_count,
      D => \p_0_in__0\(0),
      Q => pat_count_reg(0),
      R => SR(0)
    );
\pat_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_pat_count,
      D => \p_0_in__0\(1),
      Q => pat_count_reg(1),
      R => SR(0)
    );
\pat_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_pat_count,
      D => \pat_count[2]_i_1_n_0\,
      Q => pat_count_reg(2),
      R => SR(0)
    );
\pat_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_pat_count,
      D => \p_0_in__0\(3),
      Q => pat_count_reg(3),
      R => SR(0)
    );
\rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_phy_ready\,
      O => rx_phy_ready_reg_0
    );
rx_phy_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFEF00000100"
    )
        port map (
      I0 => \tx_phy_ctrl[0]_i_2_n_0\,
      I1 => state(6),
      I2 => next_calib_error_out,
      I3 => next_rx_phy_ready,
      I4 => state(0),
      I5 => \^rx_phy_ready\,
      O => rx_phy_ready_i_1_n_0
    );
rx_phy_ready_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_ph_out,
      CE => '1',
      CLR => SR(0),
      D => rx_phy_ready_i_1_n_0,
      Q => \^rx_phy_ready\
    );
\sio_slav_calib_fsm.master_ack_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \sio_slav_calib_fsm.master_ack_reg_0\,
      Q => \^p_0_in\(0),
      R => '0'
    );
\sio_slav_calib_fsm.master_init_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \sio_slav_calib_fsm.master_init_reg_0\,
      Q => \sio_slav_calib_fsm.master_init\,
      R => '0'
    );
\sio_slav_calib_fsm.master_nack_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \sio_slav_calib_fsm.master_nack_reg_0\,
      Q => \sio_slav_calib_fsm.master_nack\,
      R => '0'
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => state(0),
      I1 => \^p_0_in\(0),
      I2 => channel_up,
      O => \next_state__0\(0)
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => state(1),
      I2 => channel_up,
      I3 => \^p_0_in\(0),
      I4 => state(0),
      O => \next_state__0\(1)
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F22F2222"
    )
        port map (
      I0 => state(1),
      I1 => \state[2]_i_2_n_0\,
      I2 => calib_error,
      I3 => calib_done,
      I4 => state(2),
      O => \next_state__0\(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pat_count_reg(1),
      I1 => pat_count_reg(0),
      I2 => pat_count_reg(2),
      I3 => pat_count_reg(3),
      O => \state[2]_i_2_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => calib_error,
      I1 => calib_done,
      I2 => state(2),
      I3 => \sio_slav_calib_fsm.master_nack\,
      I4 => state(3),
      O => \next_state__0\(3)
    );
\state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888F88"
    )
        port map (
      I0 => state(3),
      I1 => \sio_slav_calib_fsm.master_nack\,
      I2 => \sio_slav_calib_fsm.master_init\,
      I3 => state(4),
      I4 => \^p_0_in\(0),
      O => \next_state__0\(4)
    );
\state[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => next_rx_phy_ready,
      I1 => state(6),
      O => \next_state__0\(5)
    );
\state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => state(4),
      I2 => \sio_slav_calib_fsm.master_init\,
      O => \next_state__0\(6)
    );
\state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001001716"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => \state[7]_i_3_n_0\,
      I4 => state(3),
      I5 => \state[7]_i_4_n_0\,
      O => next_state
    );
\state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => next_calib_error_out,
      I1 => calib_done,
      I2 => state(2),
      I3 => calib_error,
      I4 => \sio_slav_calib_fsm.master_init\,
      I5 => \state[7]_i_5_n_0\,
      O => \next_state__0\(7)
    );
\state[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => next_rx_phy_ready,
      I1 => state(6),
      I2 => next_calib_error_out,
      I3 => state(4),
      I4 => state(3),
      O => \state[7]_i_3_n_0\
    );
\state[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => next_rx_phy_ready,
      I1 => state(6),
      I2 => next_calib_error_out,
      I3 => state(4),
      O => \state[7]_i_4_n_0\
    );
\state[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(4),
      I1 => \^p_0_in\(0),
      O => \state[7]_i_5_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_ph_out,
      CE => next_state,
      D => \next_state__0\(0),
      Q => state(0),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_state,
      D => \next_state__0\(1),
      Q => state(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_state,
      D => \next_state__0\(2),
      Q => state(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_state,
      D => \next_state__0\(3),
      Q => state(3),
      R => SR(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_state,
      D => \next_state__0\(4),
      Q => state(4),
      R => SR(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_state,
      D => \next_state__0\(5),
      Q => next_rx_phy_ready,
      R => SR(0)
    );
\state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_state,
      D => \next_state__0\(6),
      Q => state(6),
      R => SR(0)
    );
\state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => next_state,
      D => \next_state__0\(7),
      Q => next_calib_error_out,
      R => SR(0)
    );
\tx_phy_ctrl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \tx_phy_ctrl[0]_i_2_n_0\,
      I1 => next_rx_phy_ready,
      I2 => next_state,
      I3 => tx_phy_ctrl(0),
      O => \tx_phy_ctrl[0]_i_1_n_0\
    );
\tx_phy_ctrl[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(3),
      I1 => state(4),
      I2 => state(1),
      I3 => state(2),
      O => \tx_phy_ctrl[0]_i_2_n_0\
    );
\tx_phy_ctrl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => state(3),
      I1 => next_calib_error_out,
      I2 => state(6),
      I3 => next_state,
      I4 => \^tx_phy_ctrl_reg[1]_0\,
      O => \tx_phy_ctrl[1]_i_1_n_0\
    );
\tx_phy_ctrl[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => state(4),
      I1 => next_calib_error_out,
      I2 => next_state,
      I3 => \^tx_phy_ctrl_reg[2]_0\,
      O => \tx_phy_ctrl[2]_i_1_n_0\
    );
\tx_phy_ctrl_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \tx_phy_ctrl[0]_i_1_n_0\,
      PRE => SR(0),
      Q => tx_phy_ctrl(0)
    );
\tx_phy_ctrl_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_ph_out,
      CE => '1',
      CLR => SR(0),
      D => \tx_phy_ctrl[1]_i_1_n_0\,
      Q => \^tx_phy_ctrl_reg[1]_0\
    );
\tx_phy_ctrl_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_ph_out,
      CE => '1',
      CLR => SR(0),
      D => \tx_phy_ctrl[2]_i_1_n_0\,
      Q => \^tx_phy_ctrl_reg[2]_0\
    );
tx_phy_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => tx_phy_ready_reg_0,
      I1 => tx_phy_ready_i_3_n_0,
      I2 => state(0),
      I3 => state(3),
      I4 => \state[7]_i_4_n_0\,
      I5 => \^tx_phy_ready\,
      O => tx_phy_ready_i_1_n_0
    );
tx_phy_ready_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      O => tx_phy_ready_i_3_n_0
    );
tx_phy_ready_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_ph_out,
      CE => '1',
      CLR => SR(0),
      D => tx_phy_ready_i_1_n_0,
      Q => \^tx_phy_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sio_input is
  port (
    channel_up : out STD_LOGIC;
    clk_ph_out : out STD_LOGIC;
    \sio_slav_calib_fsm.master_ack_reg\ : out STD_LOGIC;
    \data_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \data_out_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_aresetn_0 : out STD_LOGIC;
    \data_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[32]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[32]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[9]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[32]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[32]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[22]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[21]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \data_out_reg[32]_4\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_out_reg[32]_5\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p0_val0_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p0_val0_carry_0 : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    \deskew_enable_gen.p3_val_reg[0]\ : in STD_LOGIC;
    \deskew_enable_gen.p3_val_reg[0]_0\ : in STD_LOGIC;
    p1_val0_carry : in STD_LOGIC;
    p1_val0_carry_0 : in STD_LOGIC;
    \deskew_enable_gen.p1_val_reg[0]\ : in STD_LOGIC;
    \p2_val0_carry__0\ : in STD_LOGIC;
    \p0_val0_carry__0\ : in STD_LOGIC;
    p1_val0_carry_1 : in STD_LOGIC;
    \f2_val0_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p0_val0_carry__0_0\ : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_p : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_n : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sio_input;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sio_input is
  signal \^q\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal axi_chip2chip_clk_gen_inst_n_0 : STD_LOGIC;
  signal axi_chip2chip_clk_gen_inst_n_1 : STD_LOGIC;
  signal axi_chip2chip_clk_gen_inst_n_2 : STD_LOGIC;
  signal axi_chip2chip_clk_gen_inst_n_3 : STD_LOGIC;
  signal \^channel_up\ : STD_LOGIC;
  signal \^clk_ph_out\ : STD_LOGIC;
  signal \count_4_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_4_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_4_reg_n_0_[2]\ : STD_LOGIC;
  signal current_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_in_iddr : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal reset_iddr : STD_LOGIC;
  signal reset_iddr_int : STD_LOGIC;
  signal reset_idelay : STD_LOGIC;
  signal reset_idelay_Ctrl : STD_LOGIC;
  signal reset_idelay_Ctrl_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of reset_idelay_Ctrl_cdc_to : signal is "true";
  signal reset_idelay_Ctrl_cdc_to1 : STD_LOGIC;
  attribute async_reg of reset_idelay_Ctrl_cdc_to1 : signal is "true";
  signal reset_idelay_i_1_n_0 : STD_LOGIC;
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[9].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[0]\ : label is "IDLE:000,MMCM_WAIT:001,IDELAY_RST:010,IDDR_RST:011,IDLEAYCTRL_RST:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[1]\ : label is "IDLE:000,MMCM_WAIT:001,IDELAY_RST:010,IDDR_RST:011,IDLEAYCTRL_RST:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[2]\ : label is "IDLE:000,MMCM_WAIT:001,IDELAY_RST:010,IDDR_RST:011,IDLEAYCTRL_RST:100";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \ddr_idelay_gen.ddr_idelay_inst[9].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[9].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[9].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute BOX_TYPE of \idelayctrl_gen_us.IDELAYCTRL_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \idelayctrl_gen_us.IDELAYCTRL_inst\ : label is "C2C_PHY_group";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reset_iddr_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of reset_idelay_i_1 : label is "soft_lutpair390";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[10].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[10].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[10].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[10].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[11].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[11].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[11].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[11].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[12].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[12].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[12].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[12].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[13].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[13].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[13].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[13].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[14].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[14].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[14].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[14].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[15].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[15].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[15].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[15].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[16].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[16].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[16].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[16].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "AUTO";
  attribute BOX_TYPE of \single_end_input_gen.signle_end_in[9].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[9].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[9].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[9].IBUF_inst\ : label is "AUTO";
begin
  Q(33 downto 0) <= \^q\(33 downto 0);
  channel_up <= \^channel_up\;
  clk_ph_out <= \^clk_ph_out\;
\FSM_sequential_current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA7FFF"
    )
        port map (
      I0 => current_state(0),
      I1 => \count_4_reg_n_0_[1]\,
      I2 => \count_4_reg_n_0_[0]\,
      I3 => \count_4_reg_n_0_[2]\,
      I4 => current_state(1),
      I5 => current_state(2),
      O => next_state(0)
    );
\FSM_sequential_current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => current_state(0),
      I1 => \count_4_reg_n_0_[0]\,
      I2 => \count_4_reg_n_0_[1]\,
      I3 => \count_4_reg_n_0_[2]\,
      I4 => current_state(1),
      I5 => current_state(2),
      O => next_state(1)
    );
\FSM_sequential_current_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000022222222"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(0),
      I2 => \count_4_reg_n_0_[0]\,
      I3 => \count_4_reg_n_0_[1]\,
      I4 => \count_4_reg_n_0_[2]\,
      I5 => current_state(1),
      O => next_state(2)
    );
\FSM_sequential_current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => next_state(0),
      Q => current_state(0),
      R => axi_chip2chip_clk_gen_inst_n_0
    );
\FSM_sequential_current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => next_state(1),
      Q => current_state(1),
      R => axi_chip2chip_clk_gen_inst_n_0
    );
\FSM_sequential_current_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => next_state(2),
      Q => current_state(2),
      R => axi_chip2chip_clk_gen_inst_n_0
    );
axi_chip2chip_clk_gen_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_clk_gen
     port map (
      D(2) => axi_chip2chip_clk_gen_inst_n_1,
      D(1) => axi_chip2chip_clk_gen_inst_n_2,
      D(0) => axi_chip2chip_clk_gen_inst_n_3,
      Q(0) => current_state(2),
      SR(0) => axi_chip2chip_clk_gen_inst_n_0,
      axi_c2c_selio_rx_diff_clk_in_n => axi_c2c_selio_rx_diff_clk_in_n,
      axi_c2c_selio_rx_diff_clk_in_p => axi_c2c_selio_rx_diff_clk_in_p,
      clk_ph_out => \^clk_ph_out\,
      \count_4_reg[2]\(2) => \count_4_reg_n_0_[2]\,
      \count_4_reg[2]\(1) => \count_4_reg_n_0_[1]\,
      \count_4_reg[2]\(0) => \count_4_reg_n_0_[0]\,
      in0 => reset_idelay_Ctrl,
      m_aresetn => m_aresetn,
      m_aresetn_0 => m_aresetn_0,
      reset => reset
    );
\count_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => axi_chip2chip_clk_gen_inst_n_3,
      Q => \count_4_reg_n_0_[0]\,
      R => '0'
    );
\count_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => axi_chip2chip_clk_gen_inst_n_2,
      Q => \count_4_reg_n_0_[1]\,
      R => '0'
    );
\count_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => axi_chip2chip_clk_gen_inst_n_1,
      Q => \count_4_reg_n_0_[2]\,
      R => '0'
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(0),
      Q => \^q\(0),
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(10),
      Q => \^q\(10),
      R => '0'
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(11),
      Q => \^q\(11),
      R => '0'
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(12),
      Q => \^q\(12),
      R => '0'
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(13),
      Q => \^q\(13),
      R => '0'
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(14),
      Q => \^q\(14),
      R => '0'
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(15),
      Q => \^q\(15),
      R => '0'
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(16),
      Q => \^q\(16),
      R => '0'
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(17),
      Q => \^q\(17),
      R => '0'
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(18),
      Q => \^q\(18),
      R => '0'
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(19),
      Q => \^q\(19),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(1),
      Q => \^q\(1),
      R => '0'
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(20),
      Q => \^q\(20),
      R => '0'
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(21),
      Q => \^q\(21),
      R => '0'
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(22),
      Q => \^q\(22),
      R => '0'
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(23),
      Q => \^q\(23),
      R => '0'
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(24),
      Q => \^q\(24),
      R => '0'
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(25),
      Q => \^q\(25),
      R => '0'
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(26),
      Q => \^q\(26),
      R => '0'
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(27),
      Q => \^q\(27),
      R => '0'
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(28),
      Q => \^q\(28),
      R => '0'
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(29),
      Q => \^q\(29),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(2),
      Q => \^q\(2),
      R => '0'
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(30),
      Q => \^q\(30),
      R => '0'
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(31),
      Q => \^q\(31),
      R => '0'
    );
\data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(32),
      Q => \^q\(32),
      R => '0'
    );
\data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(33),
      Q => \^q\(33),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(3),
      Q => \^q\(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(4),
      Q => \^q\(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(5),
      Q => \^q\(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(6),
      Q => \^q\(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(7),
      Q => \^q\(7),
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(8),
      Q => \^q\(8),
      R => '0'
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => data_in_iddr(9),
      Q => \^q\(9),
      R => '0'
    );
\ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_33_out,
      Q1 => data_in_iddr(0),
      Q2 => data_in_iddr(1),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_23_out,
      Q1 => data_in_iddr(20),
      Q2 => data_in_iddr(21),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_22_out,
      Q1 => data_in_iddr(22),
      Q2 => data_in_iddr(23),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_21_out,
      Q1 => data_in_iddr(24),
      Q2 => data_in_iddr(25),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_20_out,
      Q1 => data_in_iddr(26),
      Q2 => data_in_iddr(27),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_19_out,
      Q1 => data_in_iddr(28),
      Q2 => data_in_iddr(29),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_18_out,
      Q1 => data_in_iddr(30),
      Q2 => data_in_iddr(31),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_17_out,
      Q1 => data_in_iddr(32),
      Q2 => data_in_iddr(33),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_32_out,
      Q1 => data_in_iddr(2),
      Q2 => data_in_iddr(3),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_31_out,
      Q1 => data_in_iddr(4),
      Q2 => data_in_iddr(5),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_30_out,
      Q1 => data_in_iddr(6),
      Q2 => data_in_iddr(7),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_29_out,
      Q1 => data_in_iddr(8),
      Q2 => data_in_iddr(9),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_28_out,
      Q1 => data_in_iddr(10),
      Q2 => data_in_iddr(11),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_27_out,
      Q1 => data_in_iddr(12),
      Q2 => data_in_iddr(13),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_26_out,
      Q1 => data_in_iddr(14),
      Q2 => data_in_iddr(15),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_25_out,
      Q1 => data_in_iddr(16),
      Q2 => data_in_iddr(17),
      R => reset_iddr,
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_24_out,
      Q1 => data_in_iddr(18),
      Q2 => data_in_iddr(19),
      R => reset_iddr,
      S => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_33_out,
      IDATAIN => p_16_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(0),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_23_out,
      IDATAIN => p_6_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(5),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_22_out,
      IDATAIN => p_5_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(5),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_21_out,
      IDATAIN => p_4_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(6),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_20_out,
      IDATAIN => p_3_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(6),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_19_out,
      IDATAIN => p_2_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(7),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_18_out,
      IDATAIN => p_1_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(7),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_17_out,
      IDATAIN => p_0_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(8),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_32_out,
      IDATAIN => p_15_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(0),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_31_out,
      IDATAIN => p_14_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(1),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_30_out,
      IDATAIN => p_13_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(1),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_29_out,
      IDATAIN => p_12_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(2),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_28_out,
      IDATAIN => p_11_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(2),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_27_out,
      IDATAIN => p_10_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(3),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_26_out,
      IDATAIN => p_9_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(3),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_25_out,
      IDATAIN => p_8_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(4),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\ddr_idelay_gen.ddr_idelay_inst[9].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \data_out_reg[32]_5\(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[9].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_24_out,
      IDATAIN => p_7_out,
      INC => '0',
      LD => \data_out_reg[32]_4\(4),
      LDPIPEEN => '0',
      REGRST => reset_idelay
    );
\deskew_enable_gen.p3_val_reg0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \^q\(21),
      I3 => \p0_val0_carry__0_0\,
      O => \data_out_reg[22]_0\(3)
    );
\deskew_enable_gen.p3_val_reg0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0BBBB"
    )
        port map (
      I0 => \^q\(20),
      I1 => \p0_val0_carry__0_0\,
      I2 => \^q\(18),
      I3 => \^q\(19),
      I4 => \p0_val0_carry__0\,
      O => \data_out_reg[22]_0\(2)
    );
\deskew_enable_gen.p3_val_reg0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B3B3B3"
    )
        port map (
      I0 => \^q\(16),
      I1 => \p0_val0_carry__0\,
      I2 => \^q\(17),
      I3 => \^q\(15),
      I4 => \p2_val0_carry__0\,
      O => \data_out_reg[22]_0\(1)
    );
\deskew_enable_gen.p3_val_reg0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(14),
      I2 => \^q\(13),
      I3 => \p2_val0_carry__0\,
      O => \data_out_reg[22]_0\(0)
    );
\deskew_enable_gen.p3_val_reg0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0EEEE"
    )
        port map (
      I0 => \^q\(32),
      I1 => \deskew_enable_gen.p3_val_reg[0]\,
      I2 => \^q\(30),
      I3 => \^q\(31),
      I4 => \deskew_enable_gen.p3_val_reg[0]_0\,
      O => \data_out_reg[32]_0\(2)
    );
\deskew_enable_gen.p3_val_reg0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B3B3B3"
    )
        port map (
      I0 => \^q\(28),
      I1 => \deskew_enable_gen.p3_val_reg[0]_0\,
      I2 => \^q\(29),
      I3 => \^q\(27),
      I4 => \deskew_enable_gen.p1_val_reg[0]\,
      O => \data_out_reg[32]_0\(1)
    );
\deskew_enable_gen.p3_val_reg0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B333"
    )
        port map (
      I0 => \^q\(24),
      I1 => \deskew_enable_gen.p1_val_reg[0]\,
      I2 => \^q\(25),
      I3 => \^q\(26),
      O => \data_out_reg[32]_0\(0)
    );
\deskew_enable_gen.p3_val_reg0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D55"
    )
        port map (
      I0 => p1_val0_carry_1,
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(10),
      O => \data_out_reg[9]_0\(3)
    );
\deskew_enable_gen.p3_val_reg0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CFFFFAAFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => p0_val0_carry(1),
      I4 => p0_val0_carry_0,
      I5 => p0_val0_carry(0),
      O => \data_out_reg[9]_0\(2)
    );
\deskew_enable_gen.p3_val_reg0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B3B3B3"
    )
        port map (
      I0 => \^q\(4),
      I1 => p1_val0_carry_0,
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => p1_val0_carry,
      O => \data_out_reg[9]_0\(1)
    );
\deskew_enable_gen.p3_val_reg0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => p1_val0_carry,
      O => \data_out_reg[9]_0\(0)
    );
\f0_val0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^q\(20),
      I1 => \f2_val0_carry__0\(1),
      I2 => \^q\(22),
      I3 => \p0_val0_carry__0_0\,
      O => \data_out_reg[20]_0\(0)
    );
f0_val0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \f2_val0_carry__0\(0),
      I2 => \^q\(10),
      I3 => p1_val0_carry_1,
      O => \data_out_reg[8]_0\(0)
    );
\f2_val0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(22),
      I2 => \f2_val0_carry__0\(1),
      I3 => \p0_val0_carry__0_0\,
      O => S(0)
    );
\idelayctrl_gen_us.IDELAYCTRL_inst\: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => \^channel_up\,
      REFCLK => idelay_ref_clk,
      RST => reset_idelay_Ctrl_cdc_to1
    );
\idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg\: unisim.vcomponents.FDRE
     port map (
      C => idelay_ref_clk,
      CE => '1',
      D => reset_idelay_Ctrl_cdc_to,
      Q => reset_idelay_Ctrl_cdc_to1,
      R => '0'
    );
\idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => idelay_ref_clk,
      CE => '1',
      D => reset_idelay_Ctrl,
      Q => reset_idelay_Ctrl_cdc_to,
      R => '0'
    );
\p0_val0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \p0_val0_carry__0_0\,
      O => \data_out_reg[21]_0\(3)
    );
\p0_val0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0BBBB"
    )
        port map (
      I0 => \^q\(20),
      I1 => \p0_val0_carry__0_0\,
      I2 => \^q\(18),
      I3 => \^q\(19),
      I4 => \p0_val0_carry__0\,
      O => \data_out_reg[21]_0\(2)
    );
\p0_val0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770077"
    )
        port map (
      I0 => \p2_val0_carry__0\,
      I1 => \^q\(15),
      I2 => \^q\(17),
      I3 => \p0_val0_carry__0\,
      I4 => \^q\(16),
      O => \data_out_reg[21]_0\(1)
    );
\p0_val0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \^q\(14),
      I3 => \p2_val0_carry__0\,
      O => \data_out_reg[21]_0\(0)
    );
\p0_val0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0EEEE"
    )
        port map (
      I0 => \^q\(32),
      I1 => \deskew_enable_gen.p3_val_reg[0]\,
      I2 => \^q\(30),
      I3 => \^q\(31),
      I4 => \deskew_enable_gen.p3_val_reg[0]_0\,
      O => \data_out_reg[32]_3\(2)
    );
\p0_val0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770077"
    )
        port map (
      I0 => \deskew_enable_gen.p1_val_reg[0]\,
      I1 => \^q\(27),
      I2 => \^q\(29),
      I3 => \deskew_enable_gen.p3_val_reg[0]_0\,
      I4 => \^q\(28),
      O => \data_out_reg[32]_3\(1)
    );
\p0_val0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(24),
      I2 => \^q\(25),
      I3 => \deskew_enable_gen.p1_val_reg[0]\,
      O => \data_out_reg[32]_3\(0)
    );
p0_val0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5575"
    )
        port map (
      I0 => p1_val0_carry_1,
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => \^q\(9),
      O => \data_out_reg[11]_0\(3)
    );
p0_val0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CFFFFAAFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => p0_val0_carry(1),
      I4 => p0_val0_carry_0,
      I5 => p0_val0_carry(0),
      O => \data_out_reg[11]_0\(2)
    );
p0_val0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770077"
    )
        port map (
      I0 => p1_val0_carry,
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => p1_val0_carry_0,
      I4 => \^q\(4),
      O => \data_out_reg[11]_0\(1)
    );
p0_val0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => p1_val0_carry,
      O => \data_out_reg[11]_0\(0)
    );
\p1_val0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \^q\(21),
      I3 => \p0_val0_carry__0_0\,
      O => \data_out_reg[22]_1\(3)
    );
\p1_val0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707777"
    )
        port map (
      I0 => \p0_val0_carry__0_0\,
      I1 => \^q\(20),
      I2 => \^q\(18),
      I3 => \^q\(19),
      I4 => \p0_val0_carry__0\,
      O => \data_out_reg[22]_1\(2)
    );
\p1_val0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00737373"
    )
        port map (
      I0 => \^q\(16),
      I1 => \p0_val0_carry__0\,
      I2 => \^q\(17),
      I3 => \^q\(15),
      I4 => \p2_val0_carry__0\,
      O => \data_out_reg[22]_1\(1)
    );
\p1_val0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(14),
      I2 => \^q\(13),
      I3 => \p2_val0_carry__0\,
      O => \data_out_reg[22]_1\(0)
    );
\p1_val0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0BBBB"
    )
        port map (
      I0 => \deskew_enable_gen.p3_val_reg[0]\,
      I1 => \^q\(32),
      I2 => \^q\(30),
      I3 => \^q\(31),
      I4 => \deskew_enable_gen.p3_val_reg[0]_0\,
      O => \data_out_reg[32]_2\(2)
    );
\p1_val0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00737373"
    )
        port map (
      I0 => \^q\(28),
      I1 => \deskew_enable_gen.p3_val_reg[0]_0\,
      I2 => \^q\(29),
      I3 => \^q\(27),
      I4 => \deskew_enable_gen.p1_val_reg[0]\,
      O => \data_out_reg[32]_2\(1)
    );
\p1_val0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7333"
    )
        port map (
      I0 => \^q\(24),
      I1 => \deskew_enable_gen.p1_val_reg[0]\,
      I2 => \^q\(25),
      I3 => \^q\(26),
      O => \data_out_reg[32]_2\(0)
    );
p1_val0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D55"
    )
        port map (
      I0 => p1_val0_carry_1,
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(10),
      O => \data_out_reg[9]_1\(3)
    );
p1_val0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CFFFF55FFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => p0_val0_carry(1),
      I4 => p0_val0_carry_0,
      I5 => p0_val0_carry(0),
      O => \data_out_reg[9]_1\(2)
    );
p1_val0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00737373"
    )
        port map (
      I0 => \^q\(4),
      I1 => p1_val0_carry_0,
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => p1_val0_carry,
      O => \data_out_reg[9]_1\(1)
    );
p1_val0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => p1_val0_carry,
      O => \data_out_reg[9]_1\(0)
    );
\p2_val0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => \p0_val0_carry__0_0\,
      O => \data_out_reg[21]_1\(3)
    );
\p2_val0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D005D5D"
    )
        port map (
      I0 => \p0_val0_carry__0\,
      I1 => \^q\(19),
      I2 => \^q\(18),
      I3 => \^q\(20),
      I4 => \p0_val0_carry__0_0\,
      O => \data_out_reg[21]_1\(2)
    );
\p2_val0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDD00DD"
    )
        port map (
      I0 => \p2_val0_carry__0\,
      I1 => \^q\(15),
      I2 => \^q\(17),
      I3 => \p0_val0_carry__0\,
      I4 => \^q\(16),
      O => \data_out_reg[21]_1\(1)
    );
\p2_val0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      I2 => \^q\(12),
      I3 => \p2_val0_carry__0\,
      O => \data_out_reg[21]_1\(0)
    );
\p2_val0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0EEEE"
    )
        port map (
      I0 => \^q\(32),
      I1 => \deskew_enable_gen.p3_val_reg[0]\,
      I2 => \^q\(31),
      I3 => \^q\(30),
      I4 => \deskew_enable_gen.p3_val_reg[0]_0\,
      O => \data_out_reg[32]_1\(2)
    );
\p2_val0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDD00DD"
    )
        port map (
      I0 => \deskew_enable_gen.p1_val_reg[0]\,
      I1 => \^q\(27),
      I2 => \^q\(29),
      I3 => \deskew_enable_gen.p3_val_reg[0]_0\,
      I4 => \^q\(28),
      O => \data_out_reg[32]_1\(1)
    );
\p2_val0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(24),
      I2 => \^q\(25),
      I3 => \deskew_enable_gen.p1_val_reg[0]\,
      O => \data_out_reg[32]_1\(0)
    );
p2_val0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5575"
    )
        port map (
      I0 => p1_val0_carry_1,
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => \^q\(9),
      O => \data_out_reg[10]_0\(3)
    );
p2_val0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CFFFFAAFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => p0_val0_carry(1),
      I4 => p0_val0_carry_0,
      I5 => p0_val0_carry(0),
      O => \data_out_reg[10]_0\(2)
    );
p2_val0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDD00DD"
    )
        port map (
      I0 => p1_val0_carry,
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => p1_val0_carry_0,
      I4 => \^q\(4),
      O => \data_out_reg[10]_0\(1)
    );
p2_val0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => p1_val0_carry,
      O => \data_out_reg[10]_0\(0)
    );
\reset_iddr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => current_state(1),
      I1 => current_state(0),
      I2 => current_state(2),
      O => reset_iddr_int
    );
reset_iddr_reg: unisim.vcomponents.FDSE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => reset_iddr_int,
      Q => reset_iddr,
      S => axi_chip2chip_clk_gen_inst_n_0
    );
reset_idelay_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_state(1),
      I1 => current_state(2),
      O => reset_idelay_i_1_n_0
    );
reset_idelay_reg: unisim.vcomponents.FDSE
     port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => reset_idelay_i_1_n_0,
      Q => reset_idelay,
      S => axi_chip2chip_clk_gen_inst_n_0
    );
\single_end_input_gen.signle_end_in[0].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(0),
      O => p_16_out
    );
\single_end_input_gen.signle_end_in[10].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(10),
      O => p_6_out
    );
\single_end_input_gen.signle_end_in[11].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(11),
      O => p_5_out
    );
\single_end_input_gen.signle_end_in[12].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(12),
      O => p_4_out
    );
\single_end_input_gen.signle_end_in[13].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(13),
      O => p_3_out
    );
\single_end_input_gen.signle_end_in[14].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(14),
      O => p_2_out
    );
\single_end_input_gen.signle_end_in[15].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(15),
      O => p_1_out
    );
\single_end_input_gen.signle_end_in[16].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(16),
      O => p_0_out
    );
\single_end_input_gen.signle_end_in[1].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(1),
      O => p_15_out
    );
\single_end_input_gen.signle_end_in[2].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(2),
      O => p_14_out
    );
\single_end_input_gen.signle_end_in[3].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(3),
      O => p_13_out
    );
\single_end_input_gen.signle_end_in[4].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(4),
      O => p_12_out
    );
\single_end_input_gen.signle_end_in[5].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(5),
      O => p_11_out
    );
\single_end_input_gen.signle_end_in[6].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(6),
      O => p_10_out
    );
\single_end_input_gen.signle_end_in[7].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(7),
      O => p_9_out
    );
\single_end_input_gen.signle_end_in[8].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(8),
      O => p_8_out
    );
\single_end_input_gen.signle_end_in[9].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => axi_c2c_selio_rx_data_in(9),
      O => p_7_out
    );
tx_phy_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up\,
      I1 => p_0_in(0),
      O => \sio_slav_calib_fsm.master_ack_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 14336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 128;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 56;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 56;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal leaving_empty : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp1_inst_n_15 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair124";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 55;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 14336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8) => rdp_inst_n_25,
      src_in_bin(7) => rdp_inst_n_26,
      src_in_bin(6) => rdp_inst_n_27,
      src_in_bin(5) => rdp_inst_n_28,
      src_in_bin(4) => rdp_inst_n_29,
      src_in_bin(3) => rdp_inst_n_30,
      src_in_bin(2) => rdp_inst_n_31,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_32
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36
     port map (
      D(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      Q(7 downto 0) => rd_pntr_wr(7 downto 0),
      S(3) => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.rpw_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.rpw_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.rpw_gray_reg_n_3\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \reg_out_i_reg[3]_0\(3) => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      \reg_out_i_reg[3]_0\(2) => \gen_cdc_pntr.rpw_gray_reg_n_13\,
      \reg_out_i_reg[3]_0\(1) => \gen_cdc_pntr.rpw_gray_reg_n_14\,
      \reg_out_i_reg[3]_0\(0) => \gen_cdc_pntr.rpw_gray_reg_n_15\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      S(3) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6 downto 0) => rd_pntr_ext(7 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_12\,
      \reg_out_i_reg[3]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_13\,
      \reg_out_i_reg[3]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_14\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\
     port map (
      D(7 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 1),
      DI(1) => rdp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      S(2) => rdp_inst_n_20,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      count_value_i(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]\(3) => rdp_inst_n_21,
      \grdc.rd_data_count_i_reg[7]\(2) => rdp_inst_n_22,
      \grdc.rd_data_count_i_reg[7]\(1) => rdp_inst_n_23,
      \grdc.rd_data_count_i_reg[7]\(0) => rdp_inst_n_24,
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_10,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\ => \^rd_rst_busy\,
      \grdc.rd_data_count_i_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_15,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(55 downto 0) => din(55 downto 0),
      dinb(55 downto 0) => B"00000000000000000000000000000000000000000000000000000000",
      douta(55 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(55 downto 0),
      doutb(55 downto 0) => dout(55 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => rdp_inst_n_9,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(3) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_20,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_21,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_22,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_23,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_24,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_10,
      \count_value_i_reg[8]_0\ => \^rd_rst_busy\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_12\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_13\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_14\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      \grdc.rd_data_count_i_reg[8]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[8]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[8]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[8]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[8]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[8]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[8]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      \grdc.rd_data_count_i_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      leaving_empty => leaving_empty,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(7) => rdp_inst_n_25,
      src_in_bin(6) => rdp_inst_n_26,
      src_in_bin(5) => rdp_inst_n_27,
      src_in_bin(4) => rdp_inst_n_28,
      src_in_bin(3) => rdp_inst_n_29,
      src_in_bin(2) => rdp_inst_n_30,
      src_in_bin(1) => rdp_inst_n_31,
      src_in_bin(0) => rdp_inst_n_32
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\
     port map (
      E(0) => rdp_inst_n_8,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      leaving_empty => leaving_empty,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43
     port map (
      Q(0) => diff_pntr_pf_q(8),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\
     port map (
      D(7 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 1),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      S(3) => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.rpw_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.rpw_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.rpw_gray_reg_n_3\,
      \count_value_i_reg[6]_0\ => \^full\,
      d_out_reg => wrpp1_inst_n_15,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7 downto 0) => rd_pntr_wr(7 downto 0),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(3) => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2) => \gen_cdc_pntr.rpw_gray_reg_n_13\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1) => \gen_cdc_pntr.rpw_gray_reg_n_14\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0) => \gen_cdc_pntr.rpw_gray_reg_n_15\,
      going_full0 => going_full0,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\
     port map (
      Q(7 downto 0) => rd_pntr_wr(7 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      going_full0 => going_full0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 19456;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 384;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 38;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair287";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 19456;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7A"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      src_clk => rd_clk,
      src_in_bin(9 downto 0) => src_in_bin00_out(9 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => rd_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      Q(8 downto 0) => rd_pntr_wr(8 downto 0),
      d_out_reg => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(8) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(7) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(6) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(5) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(4) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(3) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(2) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(1) => wrpp2_inst_n_7,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(0) => wrpp2_inst_n_8,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\
     port map (
      D(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\
     port map (
      D(8 downto 0) => wr_pntr_rd_cdc(8 downto 0),
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(3) => rd_pntr_ext(8),
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(2 downto 0) => rd_pntr_ext(5 downto 3),
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_10\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\
     port map (
      D(8 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(9 downto 1),
      DI(1) => rdp_inst_n_13,
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      S(2) => rdp_inst_n_33,
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      count_value_i(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]\(3) => rdp_inst_n_34,
      \grdc.rd_data_count_i_reg[7]\(2) => rdp_inst_n_35,
      \grdc.rd_data_count_i_reg[7]\(1) => rdp_inst_n_36,
      \grdc.rd_data_count_i_reg[7]\(0) => rdp_inst_n_37,
      \grdc.rd_data_count_i_reg[9]\(8) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[9]\(7 downto 0) => rd_pntr_ext(8 downto 1),
      \grdc.rd_data_count_i_reg[9]_0\(0) => rdp_inst_n_38,
      rd_clk => rd_clk,
      \reg_out_i_reg[9]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[9]_1\(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      src_clk => wr_clk,
      src_in_bin(9 downto 0) => wr_pntr_ext(9 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF80"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[3]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => ram_empty_i,
      I3 => curr_fwft_state(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(37 downto 0) => din(37 downto 0),
      dinb(37 downto 0) => B"00000000000000000000000000000000000000",
      douta(37 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(37 downto 0),
      doutb(37 downto 0) => dout(37 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(8),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(9),
      Q => wr_data_count(8),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      CO(0) => going_empty0,
      D(8 downto 0) => diff_pntr_pe(8 downto 0),
      DI(0) => rdp_inst_n_13,
      E(0) => ram_rd_en_i,
      Q(9) => rdp_inst_n_0,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_33,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_34,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_35,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_36,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[9]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[9]_1\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \grdc.rd_data_count_i_reg[9]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      \grdc.rd_data_count_i_reg[9]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[9]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[9]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[9]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[9]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[9]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \grdc.rd_data_count_i_reg[9]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      p_1_in => p_1_in,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(9 downto 0) => src_in_bin00_out(9 downto 0)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\
     port map (
      CO(0) => going_empty0,
      E(0) => ram_rd_en_i,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      p_1_in => p_1_in,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(1 downto 0) => diff_pntr_pf_q(9 downto 8),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\
     port map (
      D(8 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(9 downto 1),
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[9]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[9]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[9]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[9]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[9]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[9]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[9]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[9]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[9]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \gwdc.wr_data_count_i_reg[9]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\
     port map (
      D(7 downto 0) => diff_pntr_pf_q0(9 downto 2),
      Q(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8 downto 0) => rd_pntr_wr(8 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[6]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[8]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 24576;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 384;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 48;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 48;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair243";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 47;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 24576;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7A"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      src_clk => rd_clk,
      src_in_bin(9 downto 0) => src_in_bin00_out(9 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => rd_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      Q(8 downto 0) => rd_pntr_wr(8 downto 0),
      d_out_reg => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_0\(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(8) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(7) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(6) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(5) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(4) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(3) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(2) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(1) => wrpp2_inst_n_7,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_0\(0) => wrpp2_inst_n_8,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\
     port map (
      D(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\
     port map (
      D(8 downto 0) => wr_pntr_rd_cdc(8 downto 0),
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(3) => rd_pntr_ext(8),
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(2 downto 0) => rd_pntr_ext(5 downto 3),
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_10\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\
     port map (
      D(8 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(9 downto 1),
      DI(1) => rdp_inst_n_13,
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      S(2) => rdp_inst_n_33,
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      count_value_i(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]\(3) => rdp_inst_n_34,
      \grdc.rd_data_count_i_reg[7]\(2) => rdp_inst_n_35,
      \grdc.rd_data_count_i_reg[7]\(1) => rdp_inst_n_36,
      \grdc.rd_data_count_i_reg[7]\(0) => rdp_inst_n_37,
      \grdc.rd_data_count_i_reg[9]\(8) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[9]\(7 downto 0) => rd_pntr_ext(8 downto 1),
      \grdc.rd_data_count_i_reg[9]_0\(0) => rdp_inst_n_38,
      rd_clk => rd_clk,
      \reg_out_i_reg[9]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[9]_1\(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      src_clk => wr_clk,
      src_in_bin(9 downto 0) => wr_pntr_ext(9 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF80"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[3]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => ram_empty_i,
      I3 => curr_fwft_state(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(47 downto 0) => din(47 downto 0),
      dinb(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      douta(47 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(47 downto 0),
      doutb(47 downto 0) => dout(47 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(8),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(9),
      Q => wr_data_count(8),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\
     port map (
      CO(0) => going_empty0,
      D(8 downto 0) => diff_pntr_pe(8 downto 0),
      DI(0) => rdp_inst_n_13,
      E(0) => ram_rd_en_i,
      Q(9) => rdp_inst_n_0,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_33,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_34,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_35,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_36,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[9]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[9]_1\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg_i_2_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \grdc.rd_data_count_i_reg[9]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      \grdc.rd_data_count_i_reg[9]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[9]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[9]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[9]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[9]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[9]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \grdc.rd_data_count_i_reg[9]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      p_1_in => p_1_in,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(9 downto 0) => src_in_bin00_out(9 downto 0)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\
     port map (
      CO(0) => going_empty0,
      E(0) => ram_rd_en_i,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      p_1_in => p_1_in,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12
     port map (
      Q(1 downto 0) => diff_pntr_pf_q(9 downto 8),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\
     port map (
      D(8 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(9 downto 1),
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[9]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[9]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[9]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[9]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[9]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[9]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[9]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[9]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[9]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \gwdc.wr_data_count_i_reg[9]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\
     port map (
      D(7 downto 0) => diff_pntr_pf_q0(9 downto 2),
      Q(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8 downto 0) => rd_pntr_wr(8 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[6]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[8]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3584;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 128;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal leaving_empty : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp1_inst_n_15 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair194";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 3584;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair194";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8) => rdp_inst_n_25,
      src_in_bin(7) => rdp_inst_n_26,
      src_in_bin(6) => rdp_inst_n_27,
      src_in_bin(5) => rdp_inst_n_28,
      src_in_bin(4) => rdp_inst_n_29,
      src_in_bin(3) => rdp_inst_n_30,
      src_in_bin(2) => rdp_inst_n_31,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_32
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      Q(7 downto 0) => rd_pntr_wr(7 downto 0),
      S(3) => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.rpw_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.rpw_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.rpw_gray_reg_n_3\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \reg_out_i_reg[3]_0\(3) => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      \reg_out_i_reg[3]_0\(2) => \gen_cdc_pntr.rpw_gray_reg_n_13\,
      \reg_out_i_reg[3]_0\(1) => \gen_cdc_pntr.rpw_gray_reg_n_14\,
      \reg_out_i_reg[3]_0\(0) => \gen_cdc_pntr.rpw_gray_reg_n_15\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_17\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_18
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      S(3) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6 downto 0) => rd_pntr_ext(7 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_12\,
      \reg_out_i_reg[3]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_13\,
      \reg_out_i_reg[3]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_14\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_19\
     port map (
      D(7 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 1),
      DI(1) => rdp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      S(2) => rdp_inst_n_20,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      count_value_i(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]\(3) => rdp_inst_n_21,
      \grdc.rd_data_count_i_reg[7]\(2) => rdp_inst_n_22,
      \grdc.rd_data_count_i_reg[7]\(1) => rdp_inst_n_23,
      \grdc.rd_data_count_i_reg[7]\(0) => rdp_inst_n_24,
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_10,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_20
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\ => \^rd_rst_busy\,
      \grdc.rd_data_count_i_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_15,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(13 downto 0) => din(13 downto 0),
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(13 downto 0),
      doutb(13 downto 0) => dout(13 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => rdp_inst_n_9,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(3) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_20,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_21,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_22,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_23,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_24,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_10,
      \count_value_i_reg[8]_0\ => \^rd_rst_busy\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_12\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_13\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_14\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      \grdc.rd_data_count_i_reg[8]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[8]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[8]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[8]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[8]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[8]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[8]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      \grdc.rd_data_count_i_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      leaving_empty => leaving_empty,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(7) => rdp_inst_n_25,
      src_in_bin(6) => rdp_inst_n_26,
      src_in_bin(5) => rdp_inst_n_27,
      src_in_bin(4) => rdp_inst_n_28,
      src_in_bin(3) => rdp_inst_n_29,
      src_in_bin(2) => rdp_inst_n_30,
      src_in_bin(1) => rdp_inst_n_31,
      src_in_bin(0) => rdp_inst_n_32
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_8,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      leaving_empty => leaving_empty,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_21
     port map (
      Q(0) => diff_pntr_pf_q(8),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_22\
     port map (
      D(7 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 1),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_23\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      S(3) => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.rpw_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.rpw_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.rpw_gray_reg_n_3\,
      \count_value_i_reg[6]_0\ => \^full\,
      d_out_reg => wrpp1_inst_n_15,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7 downto 0) => rd_pntr_wr(7 downto 0),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(3) => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2) => \gen_cdc_pntr.rpw_gray_reg_n_13\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1) => \gen_cdc_pntr.rpw_gray_reg_n_14\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0) => \gen_cdc_pntr.rpw_gray_reg_n_15\,
      going_full0 => going_full0,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      Q(7 downto 0) => rd_pntr_wr(7 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      going_full0 => going_full0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 19 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 320;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 20;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair27";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 320;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair27";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(4 downto 3),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2) => rd_pntr_wr(3),
      Q(1 downto 0) => rd_pntr_wr(1 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[3]\ => \gen_cdc_pntr.rpw_gray_reg_n_5\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ => wrpp1_inst_n_4,
      \reg_out_i_reg[3]_0\(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\
     port map (
      D(2 downto 1) => \gwdc.diff_wr_rd_pntr1_out\(4 downto 3),
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \reg_out_i_reg[4]_0\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_3,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[4]\(2) => rd_pntr_ext(3),
      \grdc.rd_data_count_i_reg[4]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[2]\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_5\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => diff_pntr_pf_q(4),
      I1 => diff_pntr_pf_q(3),
      I2 => diff_pntr_pf_q(1),
      I3 => diff_pntr_pf_q(2),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(19 downto 0) => din(19 downto 0),
      dinb(19 downto 0) => B"00000000000000000000",
      douta(19 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(19 downto 0),
      doutb(19 downto 0) => dout(19 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      E(0) => rdp_inst_n_8,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[4]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[4]_1\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]\(1 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\
     port map (
      E(0) => rdp_inst_n_8,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61
     port map (
      D(0) => diff_pntr_pf_q0(1),
      Q(0) => rd_pntr_wr(0),
      clr_full => clr_full,
      d_out_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\(0) => wr_pntr_plus1_pf(1),
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\
     port map (
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gwdc.wr_data_count_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\
     port map (
      D(0) => diff_pntr_pf_q0(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2) => rd_pntr_wr(3),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1 downto 0) => rd_pntr_wr(1 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(0) => rd_pntr_wr(3),
      \count_value_i_reg[2]_0\(2) => wrpp2_inst_n_1,
      \count_value_i_reg[2]_0\(1) => wrpp2_inst_n_2,
      \count_value_i_reg[2]_0\(0) => wrpp2_inst_n_3,
      \count_value_i_reg[3]_0\ => wrpp2_inst_n_0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[3]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 19 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 320;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 20;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair53";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 320;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair53";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(4 downto 3),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2) => rd_pntr_wr(3),
      Q(1 downto 0) => rd_pntr_wr(1 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[3]\ => \gen_cdc_pntr.rpw_gray_reg_n_5\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ => wrpp1_inst_n_4,
      \reg_out_i_reg[3]_0\(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\
     port map (
      D(2 downto 1) => \gwdc.diff_wr_rd_pntr1_out\(4 downto 3),
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \reg_out_i_reg[4]_0\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_3,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[4]\(2) => rd_pntr_ext(3),
      \grdc.rd_data_count_i_reg[4]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[2]\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_5\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => diff_pntr_pf_q(4),
      I1 => diff_pntr_pf_q(3),
      I2 => diff_pntr_pf_q(1),
      I3 => diff_pntr_pf_q(2),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(19 downto 0) => din(19 downto 0),
      dinb(19 downto 0) => B"00000000000000000000",
      douta(19 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(19 downto 0),
      doutb(19 downto 0) => dout(19 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      E(0) => rdp_inst_n_8,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[4]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[4]_1\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]\(1 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\
     port map (
      E(0) => rdp_inst_n_8,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51
     port map (
      D(0) => diff_pntr_pf_q0(1),
      Q(0) => rd_pntr_wr(0),
      clr_full => clr_full,
      d_out_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\(0) => wr_pntr_plus1_pf(1),
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\
     port map (
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gwdc.wr_data_count_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\
     port map (
      D(0) => diff_pntr_pf_q0(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2) => rd_pntr_wr(3),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1 downto 0) => rd_pntr_wr(1 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(0) => rd_pntr_wr(3),
      \count_value_i_reg[2]_0\(2) => wrpp2_inst_n_1,
      \count_value_i_reg[2]_0\(1) => wrpp2_inst_n_2,
      \count_value_i_reg[2]_0\(0) => wrpp2_inst_n_3,
      \count_value_i_reg[3]_0\ => wrpp2_inst_n_0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[3]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 14336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 128;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 56;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 56;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal leaving_empty : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp1_inst_n_15 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair159";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 55;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 14336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8) => rdp_inst_n_25,
      src_in_bin(7) => rdp_inst_n_26,
      src_in_bin(6) => rdp_inst_n_27,
      src_in_bin(5) => rdp_inst_n_28,
      src_in_bin(4) => rdp_inst_n_29,
      src_in_bin(3) => rdp_inst_n_30,
      src_in_bin(2) => rdp_inst_n_31,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_32
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_24
     port map (
      D(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      Q(7 downto 0) => rd_pntr_wr(7 downto 0),
      S(3) => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.rpw_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.rpw_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.rpw_gray_reg_n_3\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \reg_out_i_reg[3]_0\(3) => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      \reg_out_i_reg[3]_0\(2) => \gen_cdc_pntr.rpw_gray_reg_n_13\,
      \reg_out_i_reg[3]_0\(1) => \gen_cdc_pntr.rpw_gray_reg_n_14\,
      \reg_out_i_reg[3]_0\(0) => \gen_cdc_pntr.rpw_gray_reg_n_15\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_25\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_26
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      S(3) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6 downto 0) => rd_pntr_ext(7 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_12\,
      \reg_out_i_reg[3]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_13\,
      \reg_out_i_reg[3]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_14\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_27\
     port map (
      D(7 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 1),
      DI(1) => rdp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      S(2) => rdp_inst_n_20,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      count_value_i(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]\(3) => rdp_inst_n_21,
      \grdc.rd_data_count_i_reg[7]\(2) => rdp_inst_n_22,
      \grdc.rd_data_count_i_reg[7]\(1) => rdp_inst_n_23,
      \grdc.rd_data_count_i_reg[7]\(0) => rdp_inst_n_24,
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_10,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\ => \^rd_rst_busy\,
      \grdc.rd_data_count_i_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_15,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(55 downto 0) => din(55 downto 0),
      dinb(55 downto 0) => B"00000000000000000000000000000000000000000000000000000000",
      douta(55 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(55 downto 0),
      doutb(55 downto 0) => dout(55 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_29\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => rdp_inst_n_9,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(3) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_20,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_21,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_22,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_23,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_24,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_10,
      \count_value_i_reg[8]_0\ => \^rd_rst_busy\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_12\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_13\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_14\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      \grdc.rd_data_count_i_reg[8]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[8]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[8]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[8]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[8]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[8]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[8]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      \grdc.rd_data_count_i_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      leaving_empty => leaving_empty,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(7) => rdp_inst_n_25,
      src_in_bin(6) => rdp_inst_n_26,
      src_in_bin(5) => rdp_inst_n_27,
      src_in_bin(4) => rdp_inst_n_28,
      src_in_bin(3) => rdp_inst_n_29,
      src_in_bin(2) => rdp_inst_n_30,
      src_in_bin(1) => rdp_inst_n_31,
      src_in_bin(0) => rdp_inst_n_32
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_30\
     port map (
      E(0) => rdp_inst_n_8,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_10\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_11\,
      leaving_empty => leaving_empty,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_31
     port map (
      Q(0) => diff_pntr_pf_q(8),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_32\
     port map (
      D(7 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 1),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_33\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      S(3) => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      S(2) => \gen_cdc_pntr.rpw_gray_reg_n_1\,
      S(1) => \gen_cdc_pntr.rpw_gray_reg_n_2\,
      S(0) => \gen_cdc_pntr.rpw_gray_reg_n_3\,
      \count_value_i_reg[6]_0\ => \^full\,
      d_out_reg => wrpp1_inst_n_15,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7 downto 0) => rd_pntr_wr(7 downto 0),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(3) => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2) => \gen_cdc_pntr.rpw_gray_reg_n_13\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1) => \gen_cdc_pntr.rpw_gray_reg_n_14\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0) => \gen_cdc_pntr.rpw_gray_reg_n_15\,
      going_full0 => going_full0,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_34\
     port map (
      Q(7 downto 0) => rd_pntr_wr(7 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      going_full0 => going_full0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_if is
  port (
    clk_ph_out : out STD_LOGIC;
    axi_c2c_selio_tx_diff_clk_out_p : out STD_LOGIC;
    axi_c2c_selio_tx_diff_clk_out_n : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_user_reset : out STD_LOGIC;
    tx_phy_ready : out STD_LOGIC;
    rx_phy_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_phy_ctrl_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_phy_ctrl_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_phy_ctrl_reg[1]\ : out STD_LOGIC;
    \tx_phy_ctrl_reg[0]_0\ : out STD_LOGIC;
    sync_reset_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_phy_ready_reg : out STD_LOGIC;
    \sync_flop_2_reg[1]\ : out STD_LOGIC;
    \calib_intr_gen.tx_ch0_valid_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \axi_c2c_selio_tx_data_out[16]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 16 downto 0 );
    tx_ch0_valid : in STD_LOGIC;
    \calib_intr_gen.sync_intr_sent_reg[0]\ : in STD_LOGIC;
    \calib_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_p : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_n : in STD_LOGIC;
    reset : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_if is
  signal calib_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal calib_done : STD_LOGIC;
  signal calib_error : STD_LOGIC;
  signal calib_start : STD_LOGIC;
  signal channel_up : STD_LOGIC;
  signal \^clk_ph_out\ : STD_LOGIC;
  signal delay_load : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal delay_tap : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \deskew_enable_gen.calib_done_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.calib_error_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.flip_type_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.grp_count_mul\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \deskew_enable_gen.min_flip_0\ : STD_LOGIC;
  signal \deskew_enable_gen.min_flip_0_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.min_flip_1\ : STD_LOGIC;
  signal \deskew_enable_gen.min_flip_1_i_1_n_0\ : STD_LOGIC;
  signal \deskew_enable_gen.step_count\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal flip_type : STD_LOGIC;
  signal next_calib_done : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^rx_user_reset\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_10\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_11\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_12\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_13\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_14\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_15\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_24\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_27\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_28\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_29\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_30\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_32\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_33\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_34\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_35\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_5\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_6\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_79\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_80\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_81\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_9\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_2\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_3\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_4\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_41\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_42\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_43\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_44\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_45\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_46\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_47\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_48\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_49\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_5\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_50\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_51\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_52\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_53\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_54\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_55\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_56\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_57\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_58\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_59\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_6\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_60\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_61\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_62\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_63\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_64\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_65\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_66\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_67\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_68\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_69\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_70\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_71\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_72\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_73\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_74\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_75\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_76\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_77\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_78\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_79\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_80\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_81\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_82\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_83\ : STD_LOGIC;
  signal \slave_sio_phy.axi_chip2chip_sio_input_inst_n_84\ : STD_LOGIC;
  signal unalign_data : STD_LOGIC_VECTOR ( 22 downto 10 );
begin
  clk_ph_out <= \^clk_ph_out\;
  rx_user_reset <= \^rx_user_reset\;
axi_chip2chip_phy_init_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_init
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      SR(0) => \^rx_user_reset\,
      calib_done => calib_done,
      calib_error => calib_error,
      \calib_intr_gen.send_ch0_reg\ => \calib_intr_gen.send_ch0_reg\,
      \calib_intr_gen.sync_intr_sent_reg[0]\ => \calib_intr_gen.sync_intr_sent_reg[0]\,
      \calib_intr_gen.tx_ch0_valid_reg\ => \calib_intr_gen.tx_ch0_valid_reg\,
      calib_start => calib_start,
      channel_up => channel_up,
      clk_ph_out => \^clk_ph_out\,
      m_aclk => m_aclk,
      p_0_in(0) => p_0_in(1),
      rx_phy_ready => rx_phy_ready,
      rx_phy_ready_reg_0 => rx_phy_ready_reg,
      \sio_slav_calib_fsm.master_ack_reg_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_80\,
      \sio_slav_calib_fsm.master_init_reg_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_81\,
      \sio_slav_calib_fsm.master_nack_reg_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_79\,
      \sync_flop_2_reg[1]\ => \sync_flop_2_reg[1]\,
      sync_reset_out_reg(0) => SR(0),
      tx_ch0_valid => tx_ch0_valid,
      \tx_phy_ctrl_reg[0]_0\ => \tx_phy_ctrl_reg[0]\,
      \tx_phy_ctrl_reg[0]_1\ => \tx_phy_ctrl_reg[0]_0\,
      \tx_phy_ctrl_reg[1]_0\ => \tx_phy_ctrl_reg[2]\(0),
      \tx_phy_ctrl_reg[1]_1\ => \tx_phy_ctrl_reg[1]\,
      \tx_phy_ctrl_reg[2]_0\ => \tx_phy_ctrl_reg[2]\(1),
      tx_phy_ready => tx_phy_ready,
      tx_phy_ready_reg_0 => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_2\
    );
\deskew_enable_gen.calib_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \deskew_enable_gen.step_count\(1),
      I1 => \deskew_enable_gen.step_count\(2),
      I2 => \deskew_enable_gen.step_count\(0),
      I3 => next_calib_done,
      I4 => calib_done,
      O => \deskew_enable_gen.calib_done_i_1_n_0\
    );
\deskew_enable_gen.calib_error_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \deskew_enable_gen.step_count\(0),
      I1 => \deskew_enable_gen.step_count\(1),
      I2 => \deskew_enable_gen.step_count\(2),
      I3 => next_calib_done,
      I4 => calib_error,
      O => \deskew_enable_gen.calib_error_i_1_n_0\
    );
\deskew_enable_gen.flip_type_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2F00000020"
    )
        port map (
      I0 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_6\,
      I1 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_5\,
      I2 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_33\,
      I3 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_35\,
      I4 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_32\,
      I5 => flip_type,
      O => \deskew_enable_gen.flip_type_i_1_n_0\
    );
\deskew_enable_gen.min_flip_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => flip_type,
      I1 => \deskew_enable_gen.step_count\(0),
      I2 => \deskew_enable_gen.step_count\(1),
      I3 => \deskew_enable_gen.step_count\(2),
      I4 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_34\,
      I5 => \deskew_enable_gen.min_flip_0\,
      O => \deskew_enable_gen.min_flip_0_i_1_n_0\
    );
\deskew_enable_gen.min_flip_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => flip_type,
      I1 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_30\,
      I2 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_15\,
      I3 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_34\,
      I4 => \deskew_enable_gen.min_flip_1\,
      O => \deskew_enable_gen.min_flip_1_i_1_n_0\
    );
\slave_sio_phy.axi_chip2chip_phy_calib_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_calib
     port map (
      Q(1 downto 0) => \deskew_enable_gen.grp_count_mul\(3 downto 2),
      S(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_84\,
      SR(0) => \^rx_user_reset\,
      calib_done => calib_done,
      calib_error => calib_error,
      calib_start => calib_start,
      clk_ph_out => \^clk_ph_out\,
      \ddr_data_gen.data_dly_reg[23]_0\(1) => unalign_data(22),
      \ddr_data_gen.data_dly_reg[23]_0\(0) => unalign_data(10),
      \ddr_data_gen.data_dly_reg[33]_0\(33 downto 0) => calib_data(33 downto 0),
      \deskew_enable_gen.calib_done_reg_0\ => \deskew_enable_gen.calib_done_i_1_n_0\,
      \deskew_enable_gen.calib_error_reg_0\ => \deskew_enable_gen.calib_error_i_1_n_0\,
      \deskew_enable_gen.data_out_reg[24]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_79\,
      \deskew_enable_gen.data_out_reg[24]_1\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_80\,
      \deskew_enable_gen.data_out_reg[24]_2\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_81\,
      \deskew_enable_gen.data_out_reg[33]_0\(33 downto 0) => Q(33 downto 0),
      \deskew_enable_gen.delay_load_reg[32]_0\(8) => delay_load(32),
      \deskew_enable_gen.delay_load_reg[32]_0\(7) => delay_load(30),
      \deskew_enable_gen.delay_load_reg[32]_0\(6) => delay_load(26),
      \deskew_enable_gen.delay_load_reg[32]_0\(5) => delay_load(22),
      \deskew_enable_gen.delay_load_reg[32]_0\(4) => delay_load(18),
      \deskew_enable_gen.delay_load_reg[32]_0\(3) => delay_load(14),
      \deskew_enable_gen.delay_load_reg[32]_0\(2) => delay_load(10),
      \deskew_enable_gen.delay_load_reg[32]_0\(1) => delay_load(6),
      \deskew_enable_gen.delay_load_reg[32]_0\(0) => delay_load(0),
      \deskew_enable_gen.delay_tap_reg[4]_0\(4 downto 0) => delay_tap(4 downto 0),
      \deskew_enable_gen.f0_val_reg[0]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_83\,
      \deskew_enable_gen.f3_val_reg[0]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_6\,
      \deskew_enable_gen.flip_type_reg_0\ => \deskew_enable_gen.flip_type_i_1_n_0\,
      \deskew_enable_gen.grp_count_reg[1]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_14\,
      \deskew_enable_gen.grp_count_reg[1]_1\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_24\,
      \deskew_enable_gen.grp_count_reg[1]_2\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_28\,
      \deskew_enable_gen.grp_count_reg[1]_3\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_29\,
      \deskew_enable_gen.grp_count_reg[2]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_11\,
      \deskew_enable_gen.grp_count_reg[2]_1\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_12\,
      \deskew_enable_gen.grp_count_reg[2]_2\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_13\,
      \deskew_enable_gen.grp_count_reg[3]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_9\,
      \deskew_enable_gen.grp_count_reg[3]_1\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_10\,
      \deskew_enable_gen.grp_count_reg[3]_2\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_27\,
      \deskew_enable_gen.min_flip_0\ => \deskew_enable_gen.min_flip_0\,
      \deskew_enable_gen.min_flip_0_reg_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_30\,
      \deskew_enable_gen.min_flip_0_reg_1\ => \deskew_enable_gen.min_flip_0_i_1_n_0\,
      \deskew_enable_gen.min_flip_1\ => \deskew_enable_gen.min_flip_1\,
      \deskew_enable_gen.min_flip_1_reg_0\ => \deskew_enable_gen.min_flip_1_i_1_n_0\,
      \deskew_enable_gen.p0_val_reg[0]_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_66\,
      \deskew_enable_gen.p0_val_reg[0]_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_67\,
      \deskew_enable_gen.p0_val_reg[0]_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_68\,
      \deskew_enable_gen.p0_val_reg[0]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_69\,
      \deskew_enable_gen.p0_val_reg[0]_1\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_63\,
      \deskew_enable_gen.p0_val_reg[0]_1\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_64\,
      \deskew_enable_gen.p0_val_reg[0]_1\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_65\,
      \deskew_enable_gen.p1_val_reg[0]_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_74\,
      \deskew_enable_gen.p1_val_reg[0]_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_75\,
      \deskew_enable_gen.p1_val_reg[0]_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_76\,
      \deskew_enable_gen.p1_val_reg[0]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_77\,
      \deskew_enable_gen.p1_val_reg[0]_1\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_60\,
      \deskew_enable_gen.p1_val_reg[0]_1\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_61\,
      \deskew_enable_gen.p1_val_reg[0]_1\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_62\,
      \deskew_enable_gen.p2_val_reg[0]_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_78\,
      \deskew_enable_gen.p2_val_reg[0]_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_79\,
      \deskew_enable_gen.p2_val_reg[0]_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_80\,
      \deskew_enable_gen.p2_val_reg[0]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_81\,
      \deskew_enable_gen.p2_val_reg[0]_1\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_53\,
      \deskew_enable_gen.p2_val_reg[0]_1\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_54\,
      \deskew_enable_gen.p2_val_reg[0]_1\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_55\,
      \deskew_enable_gen.p3_val_reg0_carry__0_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_41\,
      \deskew_enable_gen.p3_val_reg0_carry__0_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_42\,
      \deskew_enable_gen.p3_val_reg0_carry__0_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_43\,
      \deskew_enable_gen.p3_val_reg0_carry__0_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_44\,
      \deskew_enable_gen.p3_val_reg[0]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_5\,
      \deskew_enable_gen.p3_val_reg[0]_1\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_70\,
      \deskew_enable_gen.p3_val_reg[0]_1\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_71\,
      \deskew_enable_gen.p3_val_reg[0]_1\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_72\,
      \deskew_enable_gen.p3_val_reg[0]_1\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_73\,
      \deskew_enable_gen.p3_val_reg[0]_2\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_50\,
      \deskew_enable_gen.p3_val_reg[0]_2\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_51\,
      \deskew_enable_gen.p3_val_reg[0]_2\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_52\,
      \deskew_enable_gen.state_reg[0]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_34\,
      \deskew_enable_gen.state_reg[10]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_33\,
      \deskew_enable_gen.state_reg[1]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_35\,
      \deskew_enable_gen.state_reg[3]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_32\,
      \deskew_enable_gen.step_count\(2 downto 0) => \deskew_enable_gen.step_count\(2 downto 0),
      \deskew_enable_gen.step_count_reg[2]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_15\,
      \f0_val0_carry__0_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_82\,
      flip_type => flip_type,
      next_calib_done => next_calib_done,
      \p0_val0_carry__0_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_46\,
      \p0_val0_carry__0_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_47\,
      \p0_val0_carry__0_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_48\,
      \p0_val0_carry__0_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_49\,
      \p1_val0_carry__0_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_56\,
      \p1_val0_carry__0_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_57\,
      \p1_val0_carry__0_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_58\,
      \p1_val0_carry__0_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_59\,
      \p2_val0_carry__0_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_3\,
      \p2_val0_carry__0_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_4\,
      \p2_val0_carry__0_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_5\,
      \p2_val0_carry__0_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_6\
    );
\slave_sio_phy.axi_chip2chip_sio_input_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sio_input
     port map (
      Q(33 downto 0) => calib_data(33 downto 0),
      S(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_84\,
      axi_c2c_selio_rx_data_in(16 downto 0) => axi_c2c_selio_rx_data_in(16 downto 0),
      axi_c2c_selio_rx_diff_clk_in_n => axi_c2c_selio_rx_diff_clk_in_n,
      axi_c2c_selio_rx_diff_clk_in_p => axi_c2c_selio_rx_diff_clk_in_p,
      channel_up => channel_up,
      clk_ph_out => \^clk_ph_out\,
      \data_out_reg[10]_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_3\,
      \data_out_reg[10]_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_4\,
      \data_out_reg[10]_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_5\,
      \data_out_reg[10]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_6\,
      \data_out_reg[11]_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_46\,
      \data_out_reg[11]_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_47\,
      \data_out_reg[11]_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_48\,
      \data_out_reg[11]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_49\,
      \data_out_reg[20]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_83\,
      \data_out_reg[21]_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_66\,
      \data_out_reg[21]_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_67\,
      \data_out_reg[21]_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_68\,
      \data_out_reg[21]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_69\,
      \data_out_reg[21]_1\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_78\,
      \data_out_reg[21]_1\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_79\,
      \data_out_reg[21]_1\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_80\,
      \data_out_reg[21]_1\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_81\,
      \data_out_reg[22]_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_70\,
      \data_out_reg[22]_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_71\,
      \data_out_reg[22]_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_72\,
      \data_out_reg[22]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_73\,
      \data_out_reg[22]_1\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_74\,
      \data_out_reg[22]_1\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_75\,
      \data_out_reg[22]_1\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_76\,
      \data_out_reg[22]_1\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_77\,
      \data_out_reg[32]_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_50\,
      \data_out_reg[32]_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_51\,
      \data_out_reg[32]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_52\,
      \data_out_reg[32]_1\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_53\,
      \data_out_reg[32]_1\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_54\,
      \data_out_reg[32]_1\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_55\,
      \data_out_reg[32]_2\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_60\,
      \data_out_reg[32]_2\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_61\,
      \data_out_reg[32]_2\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_62\,
      \data_out_reg[32]_3\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_63\,
      \data_out_reg[32]_3\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_64\,
      \data_out_reg[32]_3\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_65\,
      \data_out_reg[32]_4\(8) => delay_load(32),
      \data_out_reg[32]_4\(7) => delay_load(30),
      \data_out_reg[32]_4\(6) => delay_load(26),
      \data_out_reg[32]_4\(5) => delay_load(22),
      \data_out_reg[32]_4\(4) => delay_load(18),
      \data_out_reg[32]_4\(3) => delay_load(14),
      \data_out_reg[32]_4\(2) => delay_load(10),
      \data_out_reg[32]_4\(1) => delay_load(6),
      \data_out_reg[32]_4\(0) => delay_load(0),
      \data_out_reg[32]_5\(4 downto 0) => delay_tap(4 downto 0),
      \data_out_reg[8]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_82\,
      \data_out_reg[9]_0\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_41\,
      \data_out_reg[9]_0\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_42\,
      \data_out_reg[9]_0\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_43\,
      \data_out_reg[9]_0\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_44\,
      \data_out_reg[9]_1\(3) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_56\,
      \data_out_reg[9]_1\(2) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_57\,
      \data_out_reg[9]_1\(1) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_58\,
      \data_out_reg[9]_1\(0) => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_59\,
      \deskew_enable_gen.p1_val_reg[0]\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_10\,
      \deskew_enable_gen.p3_val_reg[0]\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_29\,
      \deskew_enable_gen.p3_val_reg[0]_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_12\,
      \f2_val0_carry__0\(1) => unalign_data(22),
      \f2_val0_carry__0\(0) => unalign_data(10),
      idelay_ref_clk => idelay_ref_clk,
      m_aresetn => m_aresetn,
      m_aresetn_0 => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_45\,
      p0_val0_carry(1 downto 0) => \deskew_enable_gen.grp_count_mul\(3 downto 2),
      p0_val0_carry_0 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_27\,
      \p0_val0_carry__0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_24\,
      \p0_val0_carry__0_0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_28\,
      p1_val0_carry => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_9\,
      p1_val0_carry_0 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_14\,
      p1_val0_carry_1 => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_13\,
      \p2_val0_carry__0\ => \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_11\,
      p_0_in(0) => p_0_in(1),
      reset => reset,
      \sio_slav_calib_fsm.master_ack_reg\ => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_2\
    );
\slave_sio_phy.axi_chip2chip_sio_output_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sio_output
     port map (
      SR(0) => \^rx_user_reset\,
      axi_c2c_selio_tx_data_out(16 downto 0) => axi_c2c_selio_tx_data_out(16 downto 0),
      \axi_c2c_selio_tx_data_out[16]\(33 downto 0) => \axi_c2c_selio_tx_data_out[16]\(33 downto 0),
      axi_c2c_selio_tx_diff_clk_out_n => axi_c2c_selio_tx_diff_clk_out_n,
      axi_c2c_selio_tx_diff_clk_out_p => axi_c2c_selio_tx_diff_clk_out_p,
      clk_ph_out => \^clk_ph_out\
    );
\slave_sio_phy.rx_reset_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_reset_sync_0
     port map (
      SR(0) => \^rx_user_reset\,
      clk_ph_out => \^clk_ph_out\,
      \sync_reset_flop_reg[7]_0\ => \slave_sio_phy.axi_chip2chip_sio_input_inst_n_45\,
      sync_reset_out_reg_0(0) => sync_reset_out_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 56;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 56;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 14336;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 128;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 56;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 56;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 384;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 38;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 19456;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 384;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 38;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 38;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => dout(37 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => wr_data_count(8 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 384;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 48;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 48;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 24576;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 384;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 48;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 48;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => wr_data_count(8 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 14;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3584;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 128;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 14;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 14;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 19 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 20;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 320;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(19 downto 0) => din(19 downto 0),
      dout(19 downto 0) => dout(19 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 19 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 20;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 320;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3__xdcDup__1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(19 downto 0) => din(19 downto 0),
      dout(19 downto 0) => dout(19 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 56;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 56;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 14336;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 128;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 56;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 56;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo is
  port (
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 55 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    m_aclk : in STD_LOGIC;
    ar_ch_data_valid : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo is
  signal fifo_empty : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal pack_data_we : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal \xpm_fifo_async_inst_i_2__4_n_0\ : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_arvalid_INST_0 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mux_by_2.pack_reg0[27]_i_1__0\ : label is "soft_lutpair125";
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 56;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 56;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_async_inst_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \xpm_fifo_async_inst_i_2__4\ : label is "soft_lutpair126";
begin
  full <= \^full\;
  wr_rst_busy <= \^wr_rst_busy\;
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_empty,
      O => m_axi_arvalid
    );
\mux_by_2.pack_reg0[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => ar_ch_data_valid,
      I2 => \^full\,
      O => E(0)
    );
xpm_fifo_async_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(55 downto 0),
      empty => fifo_empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => m_aclk,
      rd_data_count(7 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => \xpm_fifo_async_inst_i_2__4_n_0\,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => clk_ph_out,
      wr_data_count(7 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => pack_data_we,
      wr_rst_busy => \^wr_rst_busy\
    );
\xpm_fifo_async_inst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^full\,
      I1 => ar_ch_data_valid,
      I2 => \^wr_rst_busy\,
      I3 => p_0_in,
      O => pack_data_we
    );
\xpm_fifo_async_inst_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_arready,
      I1 => fifo_empty,
      O => \xpm_fifo_async_inst_i_2__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized0\ is
  port (
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    m_aclk : in STD_LOGIC;
    wd_ch_data_valid : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized0\ : entity is "axi_chip2chip_v5_0_6_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized0\ is
  signal fifo_empty : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal pack_data_we : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal \xpm_fifo_async_inst_i_2__5_n_0\ : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_wvalid_INST_0 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mux_by_2.pack_reg0[18]_i_1\ : label is "soft_lutpair288";
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 384;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 38;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_async_inst_i_1__1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \xpm_fifo_async_inst_i_2__5\ : label is "soft_lutpair289";
begin
  full <= \^full\;
  wr_rst_busy <= \^wr_rst_busy\;
m_axi_wvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_empty,
      O => m_axi_wvalid
    );
\mux_by_2.pack_reg0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => wd_ch_data_valid,
      I2 => \^full\,
      O => E(0)
    );
xpm_fifo_async_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(37 downto 0),
      empty => fifo_empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => m_aclk,
      rd_data_count(8 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => \xpm_fifo_async_inst_i_2__5_n_0\,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => clk_ph_out,
      wr_data_count(8 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => pack_data_we,
      wr_rst_busy => \^wr_rst_busy\
    );
\xpm_fifo_async_inst_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^full\,
      I1 => wd_ch_data_valid,
      I2 => \^wr_rst_busy\,
      I3 => p_0_in,
      O => pack_data_we
    );
\xpm_fifo_async_inst_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_wready,
      I1 => fifo_empty,
      O => \xpm_fifo_async_inst_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    empty : out STD_LOGIC;
    p_12_in : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_4\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 46 downto 0 );
    clk_ph_out : in STD_LOGIC;
    int_ch1_ready : in STD_LOGIC;
    \tdm_data_out_reg[25]\ : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    int_ch2_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tdm_data_out_reg[25]_0\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized1\ : entity is "axi_chip2chip_v5_0_6_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized1\ is
  signal \^empty\ : STD_LOGIC;
  signal full_int : STD_LOGIC;
  signal prog_full_int : STD_LOGIC;
  signal unpack_data_in : STD_LOGIC_VECTOR ( 43 downto 14 );
  signal unpack_data_re : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC;
  signal \xpm_fifo_async_inst_i_1__3_n_0\ : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_ch1_ready_i_5 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair245";
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 384;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 48;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 48;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_async_inst_i_1__3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of xpm_fifo_async_inst_i_2 : label is "soft_lutpair244";
begin
  empty <= \^empty\;
int_ch1_ready_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^empty\,
      I1 => tx_phy_ready,
      I2 => int_ch2_ready_reg(0),
      O => p_12_in
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_rst_busy,
      I1 => full_int,
      O => m_axi_rready
    );
\tdm_data_out[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => unpack_data_in(38),
      I1 => \tdm_data_out_reg[25]\,
      I2 => unpack_data_in(14),
      I3 => \tdm_data_out_reg[25]_0\,
      I4 => int_ch1_ready,
      O => \gen_wr_a.gen_word_narrow.mem_reg\
    );
\tdm_data_out[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => unpack_data_in(39),
      I1 => \tdm_data_out_reg[25]\,
      I2 => unpack_data_in(15),
      I3 => \tdm_data_out_reg[25]_0\,
      I4 => int_ch1_ready,
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\
    );
\tdm_data_out[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => unpack_data_in(40),
      I1 => \tdm_data_out_reg[25]\,
      I2 => unpack_data_in(16),
      I3 => \tdm_data_out_reg[25]_0\,
      I4 => int_ch1_ready,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1\
    );
\tdm_data_out[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => unpack_data_in(41),
      I1 => \tdm_data_out_reg[25]\,
      I2 => unpack_data_in(17),
      I3 => \tdm_data_out_reg[25]_0\,
      I4 => int_ch1_ready,
      O => \gen_wr_a.gen_word_narrow.mem_reg_2\
    );
\tdm_data_out[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => unpack_data_in(42),
      I1 => \tdm_data_out_reg[25]\,
      I2 => unpack_data_in(18),
      I3 => \tdm_data_out_reg[25]_0\,
      I4 => int_ch1_ready,
      O => \gen_wr_a.gen_word_narrow.mem_reg_3\
    );
\tdm_data_out[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => unpack_data_in(43),
      I1 => \tdm_data_out_reg[25]\,
      I2 => unpack_data_in(19),
      I3 => \tdm_data_out_reg[25]_0\,
      I4 => int_ch1_ready,
      O => \gen_wr_a.gen_word_narrow.mem_reg_4\
    );
xpm_fifo_async_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(47) => '0',
      din(46 downto 0) => din(46 downto 0),
      dout(47 downto 44) => dout(35 downto 32),
      dout(43 downto 38) => unpack_data_in(43 downto 38),
      dout(37 downto 20) => dout(31 downto 14),
      dout(19 downto 14) => unpack_data_in(19 downto 14),
      dout(13 downto 0) => dout(13 downto 0),
      empty => \^empty\,
      full => full_int,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full_int,
      rd_clk => clk_ph_out,
      rd_data_count(8 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => unpack_data_re,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => \out\,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => m_aclk,
      wr_data_count(8 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => \xpm_fifo_async_inst_i_1__3_n_0\,
      wr_rst_busy => wr_rst_busy
    );
\xpm_fifo_async_inst_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => wr_rst_busy,
      I2 => full_int,
      O => \xpm_fifo_async_inst_i_1__3_n_0\
    );
xpm_fifo_async_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^empty\,
      I1 => int_ch1_ready,
      I2 => \tdm_data_out_reg[25]\,
      O => unpack_data_re
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    \int_ch1_ready5__1\ : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg_pipe_4_reg\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clk_ph_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized2\ : entity is "axi_chip2chip_v5_0_6_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized2\ is
  signal \^empty\ : STD_LOGIC;
  signal full_int : STD_LOGIC;
  signal prog_full_int : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC;
  signal \xpm_fifo_async_inst_i_1__4_n_0\ : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_bready_INST_0 : label is "soft_lutpair195";
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 14;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_async_inst_i_1__4\ : label is "soft_lutpair195";
begin
  empty <= \^empty\;
int_ch1_ready_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^empty\,
      I1 => tx_phy_ready,
      I2 => Q(0),
      O => \int_ch1_ready5__1\
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_rst_busy,
      I1 => full_int,
      O => m_axi_bready
    );
xpm_fifo_async_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(13 downto 0) => \gen_rd_b.doutb_reg_reg_pipe_4_reg\(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => \^empty\,
      full => full_int,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full_int,
      rd_clk => clk_ph_out,
      rd_data_count(7 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => \out\,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => m_aclk,
      wr_data_count(7 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => \xpm_fifo_async_inst_i_1__4_n_0\,
      wr_rst_busy => wr_rst_busy
    );
\xpm_fifo_async_inst_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => wr_rst_busy,
      I2 => full_int,
      O => \xpm_fifo_async_inst_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    empty : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    axi_lite_rx_valid : in STD_LOGIC;
    \state_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_rready_rs : in STD_LOGIC;
    axi_bready_rs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3\ : entity is "axi_chip2chip_v5_0_6_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal full_int : STD_LOGIC;
  signal prog_full_int : STD_LOGIC;
  signal rx_data : STD_LOGIC_VECTOR ( 19 to 19 );
  signal wr_rst_busy : STD_LOGIC;
  signal \xpm_fifo_async_inst_i_1__5_n_0\ : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ch0_valid_out_i_3 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state[0]_i_2__1\ : label is "soft_lutpair28";
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 20;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
begin
  dout(18 downto 0) <= \^dout\(18 downto 0);
  empty <= \^empty\;
ch0_valid_out_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^empty\,
      I1 => \state_reg[5]\(1),
      I2 => rx_data(19),
      O => \gen_fwft.empty_fwft_i_reg\
    );
\state[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACA0A0A0"
    )
        port map (
      I0 => \state_reg[5]\(0),
      I1 => \state_reg[5]\(1),
      I2 => \^empty\,
      I3 => \^dout\(18),
      I4 => rx_data(19),
      O => \state_reg[0]\
    );
\state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \^empty\,
      I2 => \state_reg[5]\(1),
      I3 => rx_data(19),
      I4 => axi_rready_rs,
      I5 => \state_reg[5]\(2),
      O => D(0)
    );
\state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200020"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \^empty\,
      I2 => \state_reg[5]\(1),
      I3 => rx_data(19),
      I4 => axi_bready_rs,
      I5 => \state_reg[5]\(3),
      O => D(1)
    );
\state[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \state_reg[5]\(1),
      I1 => \^empty\,
      I2 => rx_data(19),
      I3 => \^dout\(18),
      I4 => \state_reg[5]\(4),
      O => D(2)
    );
xpm_fifo_async_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3\
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(19 downto 0) => Q(19 downto 0),
      dout(19) => rx_data(19),
      dout(18 downto 0) => \^dout\(18 downto 0),
      empty => \^empty\,
      full => full_int,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full_int,
      rd_clk => s_axi_lite_aclk,
      rd_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => clk_ph_out,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => \xpm_fifo_async_inst_i_1__5_n_0\,
      wr_rst_busy => wr_rst_busy
    );
\xpm_fifo_async_inst_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => axi_lite_rx_valid,
      I1 => wr_rst_busy,
      I2 => full_int,
      O => \xpm_fifo_async_inst_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3__xdcDup__1\ is
  port (
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ : out STD_LOGIC;
    use_w_channel_reg : out STD_LOGIC;
    \next_send_ready1__0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_ph_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    tx_fifo_we : in STD_LOGIC;
    use_w_channel : in STD_LOGIC;
    tx_fifo_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3__xdcDup__1\ : entity is "axi_chip2chip_v5_0_6_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3__xdcDup__1\ is
  signal axi_lite_tx_data : STD_LOGIC_VECTOR ( 19 downto 4 );
  signal fifo_we : STD_LOGIC;
  signal full_int : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[10]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[11]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[12]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[16]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[17]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[18]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[19]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[8]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of send_ready_i_3 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of tx_fifo_we_i_2 : label is "soft_lutpair54";
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 20;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
begin
  prog_full <= \^prog_full\;
  wr_rst_busy <= \^wr_rst_busy\;
\calib_intr_gen.tx_ch0_data[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(10),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\
    );
\calib_intr_gen.tx_ch0_data[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(11),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\
    );
\calib_intr_gen.tx_ch0_data[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(12),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\
    );
\calib_intr_gen.tx_ch0_data[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(13),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\
    );
\calib_intr_gen.tx_ch0_data[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(14),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\
    );
\calib_intr_gen.tx_ch0_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(15),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\
    );
\calib_intr_gen.tx_ch0_data[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(16),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\
    );
\calib_intr_gen.tx_ch0_data[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(17),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\
    );
\calib_intr_gen.tx_ch0_data[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(18),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\
    );
\calib_intr_gen.tx_ch0_data[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(19),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\
    );
\calib_intr_gen.tx_ch0_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(4),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\
    );
\calib_intr_gen.tx_ch0_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(5),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\
    );
\calib_intr_gen.tx_ch0_data[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(6),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\
    );
\calib_intr_gen.tx_ch0_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(7),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\
    );
\calib_intr_gen.tx_ch0_data[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(8),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\
    );
\calib_intr_gen.tx_ch0_data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_lite_tx_data(9),
      I1 => rx_user_reset,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\
    );
send_ready_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^prog_full\,
      I1 => \^wr_rst_busy\,
      O => \next_send_ready1__0\
    );
tx_fifo_we_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => use_w_channel,
      I1 => tx_fifo_we_reg(0),
      I2 => s_axi_lite_wvalid,
      I3 => \^wr_rst_busy\,
      I4 => \^prog_full\,
      O => use_w_channel_reg
    );
xpm_fifo_async_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized3__xdcDup__1\
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(19 downto 0) => Q(19 downto 0),
      dout(19 downto 4) => axi_lite_tx_data(19 downto 4),
      dout(3 downto 0) => dout(3 downto 0),
      empty => empty,
      full => full_int,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => \^prog_full\,
      rd_clk => clk_ph_out,
      rd_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => \out\,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => s_axi_lite_aclk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => fifo_we,
      wr_rst_busy => \^wr_rst_busy\
    );
\xpm_fifo_async_inst_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => full_int,
      I2 => tx_fifo_we,
      O => fifo_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__xdcDup__1\ is
  port (
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    m_aclk : in STD_LOGIC;
    aw_ch_data_valid : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__xdcDup__1\ : entity is "axi_chip2chip_v5_0_6_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__xdcDup__1\ is
  signal fifo_empty : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal pack_data_we : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal \xpm_fifo_async_inst_i_2__3_n_0\ : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_awvalid_INST_0 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mux_by_2.pack_reg0[27]_i_1\ : label is "soft_lutpair160";
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 56;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 56;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_fifo_async_inst_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \xpm_fifo_async_inst_i_2__3\ : label is "soft_lutpair161";
begin
  full <= \^full\;
  wr_rst_busy <= \^wr_rst_busy\;
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_empty,
      O => m_axi_awvalid
    );
\mux_by_2.pack_reg0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => aw_ch_data_valid,
      I2 => \^full\,
      O => E(0)
    );
xpm_fifo_async_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      empty => fifo_empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => m_aclk,
      rd_data_count(7 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => \xpm_fifo_async_inst_i_2__3_n_0\,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => clk_ph_out,
      wr_data_count(7 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => pack_data_we,
      wr_rst_busy => \^wr_rst_busy\
    );
xpm_fifo_async_inst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^full\,
      I1 => aw_ch_data_valid,
      I2 => \^wr_rst_busy\,
      I3 => p_0_in,
      O => pack_data_we
    );
\xpm_fifo_async_inst_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_awready,
      I1 => fifo_empty,
      O => \xpm_fifo_async_inst_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo is
  port (
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    m_aclk : in STD_LOGIC;
    ar_ch_data_valid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo is
  signal full_int : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal pack_data_out : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  wr_rst_busy <= \^wr_rst_busy\;
axi_chip2chip_async_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo
     port map (
      E(0) => p_0_in1_in,
      ar_ch_data_valid => ar_ch_data_valid,
      clk_ph_out => clk_ph_out,
      din(55 downto 28) => Q(27 downto 0),
      din(27 downto 0) => pack_data_out(27 downto 0),
      full => full_int,
      \gen_wr_a.gen_word_narrow.mem_reg\(55 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(55 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      p_0_in => p_0_in,
      prog_full => prog_full,
      rst => rst,
      wr_rst_busy => \^wr_rst_busy\
    );
axi_chip2chip_packer_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer_35
     port map (
      E(0) => p_0_in1_in,
      Q(27 downto 0) => pack_data_out(27 downto 0),
      ar_ch_data_valid => ar_ch_data_valid,
      clk_ph_out => clk_ph_out,
      full => full_int,
      \mux_by_2.pack_reg0_reg[27]_0\(27 downto 0) => Q(27 downto 0),
      p_0_in => p_0_in,
      rx_user_reset => rx_user_reset,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized0\ is
  port (
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    \mux_by_2.pack_reg0_reg[18]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    m_aclk : in STD_LOGIC;
    wd_ch_data_valid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized0\ : entity is "axi_chip2chip_v5_0_6_awr_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized0\ is
  signal full_int : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal pack_data_out : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  wr_rst_busy <= \^wr_rst_busy\;
axi_chip2chip_async_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized0\
     port map (
      E(0) => p_0_in1_in,
      clk_ph_out => clk_ph_out,
      din(37 downto 19) => \mux_by_2.pack_reg0_reg[18]\(18 downto 0),
      din(18 downto 0) => pack_data_out(18 downto 0),
      full => full_int,
      \gen_wr_a.gen_word_narrow.mem_reg\(37 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(37 downto 0),
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      p_0_in => p_0_in,
      prog_full => prog_full,
      rst => rst,
      wd_ch_data_valid => wd_ch_data_valid,
      wr_rst_busy => \^wr_rst_busy\
    );
axi_chip2chip_packer_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer__parameterized0\
     port map (
      E(0) => p_0_in1_in,
      Q(18 downto 0) => pack_data_out(18 downto 0),
      clk_ph_out => clk_ph_out,
      full => full_int,
      \mux_by_2.pack_reg0_reg[18]_0\(18 downto 0) => \mux_by_2.pack_reg0_reg[18]\(18 downto 0),
      p_0_in => p_0_in,
      rx_user_reset => rx_user_reset,
      wd_ch_data_valid => wd_ch_data_valid,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 27 downto 0 );
    empty : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    p_12_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC;
    \mux_by_2.data_count_reg[0]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_4\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 46 downto 0 );
    clk_ph_out : in STD_LOGIC;
    int_ch1_ready : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    int_ch2_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_data_out47_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized1\ : entity is "axi_chip2chip_v5_0_6_awr_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized1\ is
  signal \^empty\ : STD_LOGIC;
  signal \^mux_by_2.data_count_reg[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal unpack_data_in : STD_LOGIC_VECTOR ( 47 downto 20 );
begin
  empty <= \^empty\;
  \mux_by_2.data_count_reg[0]\ <= \^mux_by_2.data_count_reg[0]\;
  p_0_in <= \^p_0_in\;
axi_chip2chip_async_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized1\
     port map (
      clk_ph_out => clk_ph_out,
      din(46 downto 0) => din(46 downto 0),
      dout(35 downto 32) => unpack_data_in(47 downto 44),
      dout(31 downto 18) => dout(27 downto 14),
      dout(17 downto 14) => unpack_data_in(23 downto 20),
      dout(13 downto 0) => dout(13 downto 0),
      empty => \^empty\,
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => \gen_wr_a.gen_word_narrow.mem_reg_2\,
      \gen_wr_a.gen_word_narrow.mem_reg_3\ => \gen_wr_a.gen_word_narrow.mem_reg_3\,
      \gen_wr_a.gen_word_narrow.mem_reg_4\ => \gen_wr_a.gen_word_narrow.mem_reg_4\,
      int_ch1_ready => int_ch1_ready,
      int_ch2_ready_reg(0) => int_ch2_ready_reg(0),
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      p_12_in => p_12_in,
      \tdm_data_out_reg[25]\ => \^p_0_in\,
      \tdm_data_out_reg[25]_0\ => \^mux_by_2.data_count_reg[0]\,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_unpacker_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_unpacker__parameterized1\
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      clk_ph_out => clk_ph_out,
      dout(7 downto 4) => unpack_data_in(47 downto 44),
      dout(3 downto 0) => unpack_data_in(23 downto 20),
      empty => \^empty\,
      int_ch1_ready => int_ch1_ready,
      \mux_by_2.data_count_reg[0]_0\ => \^mux_by_2.data_count_reg[0]\,
      \mux_by_2.data_count_reg[1]_0\ => \^p_0_in\,
      rx_user_reset => rx_user_reset,
      tdm_data_out47_out(0) => tdm_data_out47_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__xdcDup__1\ is
  port (
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    m_aclk : in STD_LOGIC;
    aw_ch_data_valid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__xdcDup__1\ : entity is "axi_chip2chip_v5_0_6_awr_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__xdcDup__1\ is
  signal full_int : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal pack_data_out : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  wr_rst_busy <= \^wr_rst_busy\;
axi_chip2chip_async_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__xdcDup__1\
     port map (
      E(0) => p_0_in1_in,
      aw_ch_data_valid => aw_ch_data_valid,
      clk_ph_out => clk_ph_out,
      din(55 downto 28) => Q(27 downto 0),
      din(27 downto 0) => pack_data_out(27 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      full => full_int,
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      p_0_in => p_0_in,
      prog_full => prog_full,
      rst => rst,
      wr_rst_busy => \^wr_rst_busy\
    );
axi_chip2chip_packer_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_packer
     port map (
      E(0) => p_0_in1_in,
      Q(27 downto 0) => pack_data_out(27 downto 0),
      aw_ch_data_valid => aw_ch_data_valid,
      clk_ph_out => clk_ph_out,
      full => full_int,
      \mux_by_2.pack_reg0_reg[27]_0\(27 downto 0) => Q(27 downto 0),
      p_0_in => p_0_in,
      rx_user_reset => rx_user_reset,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    \int_ch1_ready5__1\ : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg_pipe_4_reg\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clk_ph_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo is
begin
axi_chip2chip_async_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized2\
     port map (
      Q(0) => Q(0),
      clk_ph_out => clk_ph_out,
      dout(13 downto 0) => dout(13 downto 0),
      empty => empty,
      \gen_rd_b.doutb_reg_reg_pipe_4_reg\(13 downto 0) => \gen_rd_b.doutb_reg_reg_pipe_4_reg\(13 downto 0),
      \int_ch1_ready5__1\ => \int_ch1_ready5__1\,
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      rd_en => rd_en,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    empty : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    axi_lite_rx_valid : in STD_LOGIC;
    \state_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_rready_rs : in STD_LOGIC;
    axi_bready_rs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0\ : entity is "axi_chip2chip_v5_0_6_b_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0\ is
begin
axi_chip2chip_async_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(19 downto 0) => Q(19 downto 0),
      axi_bready_rs => axi_bready_rs,
      axi_lite_rx_valid => axi_lite_rx_valid,
      axi_rready_rs => axi_rready_rs,
      clk_ph_out => clk_ph_out,
      dout(18 downto 0) => dout(18 downto 0),
      empty => empty,
      \gen_fwft.empty_fwft_i_reg\ => \gen_fwft.empty_fwft_i_reg\,
      rd_en => rd_en,
      rst => rst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[5]\(4 downto 0) => \state_reg[5]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0__xdcDup__1\ is
  port (
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ : out STD_LOGIC;
    use_w_channel_reg : out STD_LOGIC;
    \next_send_ready1__0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_ph_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    tx_fifo_we : in STD_LOGIC;
    use_w_channel : in STD_LOGIC;
    tx_fifo_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0__xdcDup__1\ : entity is "axi_chip2chip_v5_0_6_b_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0__xdcDup__1\ is
begin
axi_chip2chip_async_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_async_fifo__parameterized3__xdcDup__1\
     port map (
      Q(19 downto 0) => Q(19 downto 0),
      clk_ph_out => clk_ph_out,
      dout(3 downto 0) => dout(3 downto 0),
      empty => empty,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\,
      \next_send_ready1__0\ => \next_send_ready1__0\,
      \out\ => \out\,
      prog_full => prog_full,
      rd_en => rd_en,
      rx_user_reset => rx_user_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      tx_fifo_we => tx_fifo_we,
      tx_fifo_we_reg(0) => tx_fifo_we_reg(0),
      use_w_channel => use_w_channel,
      use_w_channel_reg => use_w_channel_reg,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_master is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    ch1_ready_out_reg : out STD_LOGIC;
    ch2_ready_out_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_reset_reg_0 : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    axi_lite_rx_valid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_master is
  signal axi_bready_rs : STD_LOGIC;
  signal axi_bvalid_rs : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/prog_full_int\ : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/wr_rst_busy\ : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_10 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_11 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_12 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_13 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_14 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_15 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_16 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_17 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_18 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_19 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_20 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_21 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_22 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_23 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_24 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_25 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_26 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_27 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_28 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_29 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_30 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_31 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_32 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_33 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_34 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_35 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_36 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_37 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_38 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_39 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_40 : STD_LOGIC;
  signal axi_chip2chip_lite_decoder_inst_n_9 : STD_LOGIC;
  signal axi_chip2chip_lite_master_rx_fifo_n_20 : STD_LOGIC;
  signal axi_chip2chip_lite_master_rx_fifo_n_24 : STD_LOGIC;
  signal axi_chip2chip_lite_master_tx_fifo_n_23 : STD_LOGIC;
  signal axi_rready_rs : STD_LOGIC;
  signal axi_rvalid_rs : STD_LOGIC;
  signal b_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ch1_ready_out_reg\ : STD_LOGIC;
  signal \^ch2_ready_out_reg\ : STD_LOGIC;
  signal fifo_empty : STD_LOGIC;
  signal fifo_re : STD_LOGIC;
  signal fifo_reset : STD_LOGIC;
  signal fifo_reset_axi_clk : STD_LOGIC;
  signal \next_send_ready1__0\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \next_use_aw_channel1__0\ : STD_LOGIC;
  signal \next_use_w_channel1__0\ : STD_LOGIC;
  signal rx_data : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal state_0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal storage_data2 : STD_LOGIC;
  signal tx_data : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal tx_fifo_we : STD_LOGIC;
  signal use_ar_channel : STD_LOGIC;
  signal use_aw_channel : STD_LOGIC;
  signal use_w_channel : STD_LOGIC;
begin
  ch1_ready_out_reg <= \^ch1_ready_out_reg\;
  ch2_ready_out_reg <= \^ch2_ready_out_reg\;
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
axi_chip2chip_lite_ar_seq_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_ar_seq
     port map (
      Q(0) => \^state_reg[0]_0\(0),
      SR(0) => SR(0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_rready => s_axi_lite_rready,
      use_ar_channel => use_ar_channel,
      use_ar_channel_reg_0 => \^ch1_ready_out_reg\
    );
axi_chip2chip_lite_aw_seq_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_aw_seq
     port map (
      Q(0) => \^state_reg[0]\(0),
      SR(0) => SR(0),
      \next_use_aw_channel1__0\ => \next_use_aw_channel1__0\,
      \next_use_w_channel1__0\ => \next_use_w_channel1__0\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      use_aw_channel => use_aw_channel,
      use_w_channel => use_w_channel,
      use_w_channel_reg_0 => \^ch2_ready_out_reg\
    );
axi_chip2chip_lite_decoder_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_decoder
     port map (
      D(2 downto 0) => next_state(5 downto 3),
      E(0) => storage_data2,
      Q(4 downto 1) => state(5 downto 2),
      Q(0) => state(0),
      SR(0) => SR(0),
      axi_bready_rs => axi_bready_rs,
      axi_bvalid_rs => axi_bvalid_rs,
      axi_rready_rs => axi_rready_rs,
      axi_rvalid_rs => axi_rvalid_rs,
      \ch0_data_out_reg[33]_0\(33) => axi_chip2chip_lite_decoder_inst_n_9,
      \ch0_data_out_reg[33]_0\(32) => axi_chip2chip_lite_decoder_inst_n_10,
      \ch0_data_out_reg[33]_0\(31) => axi_chip2chip_lite_decoder_inst_n_11,
      \ch0_data_out_reg[33]_0\(30) => axi_chip2chip_lite_decoder_inst_n_12,
      \ch0_data_out_reg[33]_0\(29) => axi_chip2chip_lite_decoder_inst_n_13,
      \ch0_data_out_reg[33]_0\(28) => axi_chip2chip_lite_decoder_inst_n_14,
      \ch0_data_out_reg[33]_0\(27) => axi_chip2chip_lite_decoder_inst_n_15,
      \ch0_data_out_reg[33]_0\(26) => axi_chip2chip_lite_decoder_inst_n_16,
      \ch0_data_out_reg[33]_0\(25) => axi_chip2chip_lite_decoder_inst_n_17,
      \ch0_data_out_reg[33]_0\(24) => axi_chip2chip_lite_decoder_inst_n_18,
      \ch0_data_out_reg[33]_0\(23) => axi_chip2chip_lite_decoder_inst_n_19,
      \ch0_data_out_reg[33]_0\(22) => axi_chip2chip_lite_decoder_inst_n_20,
      \ch0_data_out_reg[33]_0\(21) => axi_chip2chip_lite_decoder_inst_n_21,
      \ch0_data_out_reg[33]_0\(20) => axi_chip2chip_lite_decoder_inst_n_22,
      \ch0_data_out_reg[33]_0\(19) => axi_chip2chip_lite_decoder_inst_n_23,
      \ch0_data_out_reg[33]_0\(18) => axi_chip2chip_lite_decoder_inst_n_24,
      \ch0_data_out_reg[33]_0\(17) => axi_chip2chip_lite_decoder_inst_n_25,
      \ch0_data_out_reg[33]_0\(16) => axi_chip2chip_lite_decoder_inst_n_26,
      \ch0_data_out_reg[33]_0\(15) => axi_chip2chip_lite_decoder_inst_n_27,
      \ch0_data_out_reg[33]_0\(14) => axi_chip2chip_lite_decoder_inst_n_28,
      \ch0_data_out_reg[33]_0\(13) => axi_chip2chip_lite_decoder_inst_n_29,
      \ch0_data_out_reg[33]_0\(12) => axi_chip2chip_lite_decoder_inst_n_30,
      \ch0_data_out_reg[33]_0\(11) => axi_chip2chip_lite_decoder_inst_n_31,
      \ch0_data_out_reg[33]_0\(10) => axi_chip2chip_lite_decoder_inst_n_32,
      \ch0_data_out_reg[33]_0\(9) => axi_chip2chip_lite_decoder_inst_n_33,
      \ch0_data_out_reg[33]_0\(8) => axi_chip2chip_lite_decoder_inst_n_34,
      \ch0_data_out_reg[33]_0\(7) => axi_chip2chip_lite_decoder_inst_n_35,
      \ch0_data_out_reg[33]_0\(6) => axi_chip2chip_lite_decoder_inst_n_36,
      \ch0_data_out_reg[33]_0\(5) => axi_chip2chip_lite_decoder_inst_n_37,
      \ch0_data_out_reg[33]_0\(4) => axi_chip2chip_lite_decoder_inst_n_38,
      \ch0_data_out_reg[33]_0\(3) => axi_chip2chip_lite_decoder_inst_n_39,
      \ch0_data_out_reg[33]_0\(2) => axi_chip2chip_lite_decoder_inst_n_40,
      \ch0_data_out_reg[33]_0\(1 downto 0) => b_data(1 downto 0),
      ch0_valid_out_reg_0 => axi_chip2chip_lite_master_rx_fifo_n_24,
      dout(18 downto 0) => rx_data(18 downto 0),
      empty => fifo_empty,
      rd_en => fifo_re,
      s_axi_lite_aclk => s_axi_lite_aclk,
      \state_reg[0]_0\ => axi_chip2chip_lite_master_rx_fifo_n_20
    );
axi_chip2chip_lite_master_rx_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0\
     port map (
      D(2 downto 0) => next_state(5 downto 3),
      Q(19 downto 0) => Q(19 downto 0),
      axi_bready_rs => axi_bready_rs,
      axi_lite_rx_valid => axi_lite_rx_valid,
      axi_rready_rs => axi_rready_rs,
      clk_ph_out => clk_ph_out,
      dout(18 downto 0) => rx_data(18 downto 0),
      empty => fifo_empty,
      \gen_fwft.empty_fwft_i_reg\ => axi_chip2chip_lite_master_rx_fifo_n_24,
      rd_en => fifo_re,
      rst => fifo_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      \state_reg[0]\ => axi_chip2chip_lite_master_rx_fifo_n_20,
      \state_reg[5]\(4 downto 1) => state(5 downto 2),
      \state_reg[5]\(0) => state(0)
    );
axi_chip2chip_lite_master_tx_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo__parameterized0__xdcDup__1\
     port map (
      Q(19 downto 0) => tx_data(19 downto 0),
      clk_ph_out => clk_ph_out,
      dout(3 downto 0) => dout(3 downto 0),
      empty => empty,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\,
      \next_send_ready1__0\ => \next_send_ready1__0\,
      \out\ => fifo_reset_axi_clk,
      prog_full => \axi_chip2chip_async_fifo_inst/prog_full_int\,
      rd_en => rd_en,
      rx_user_reset => rx_user_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      tx_fifo_we => tx_fifo_we,
      tx_fifo_we_reg(0) => state_0(4),
      use_w_channel => use_w_channel,
      use_w_channel_reg => axi_chip2chip_lite_master_tx_fifo_n_23,
      wr_rst_busy => \axi_chip2chip_async_fifo_inst/wr_rst_busy\
    );
axi_chip2chip_lite_tx_tdm_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_tdm
     port map (
      Q(0) => state_0(4),
      SR(0) => SR(0),
      ch1_ready_out_reg_0 => \^ch1_ready_out_reg\,
      ch2_ready_out_reg_0 => \^ch2_ready_out_reg\,
      \next_send_ready1__0\ => \next_send_ready1__0\,
      \next_use_aw_channel1__0\ => \next_use_aw_channel1__0\,
      \next_use_w_channel1__0\ => \next_use_w_channel1__0\,
      prog_full => \axi_chip2chip_async_fifo_inst/prog_full_int\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(31 downto 0) => s_axi_lite_araddr(31 downto 0),
      s_axi_lite_arprot(1 downto 0) => s_axi_lite_arprot(1 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(31 downto 0) => s_axi_lite_awaddr(31 downto 0),
      s_axi_lite_awprot(1 downto 0) => s_axi_lite_awprot(1 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wstrb(3 downto 0) => s_axi_lite_wstrb(3 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      \tx_data_reg[19]_0\(19 downto 0) => tx_data(19 downto 0),
      tx_fifo_we => tx_fifo_we,
      tx_fifo_we_reg_0 => axi_chip2chip_lite_master_tx_fifo_n_23,
      use_ar_channel => use_ar_channel,
      use_aw_channel => use_aw_channel,
      use_w_channel => use_w_channel,
      wr_rst_busy => \axi_chip2chip_async_fifo_inst/wr_rst_busy\
    );
axi_chip2chip_sync_cell_lit_mas_rst_axi_clk_xpm: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0_47\
     port map (
      \out\ => fifo_reset_axi_clk,
      rst => fifo_reset,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
bch_reg_slice_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_asitv10_axisc_register_slice__parameterized0\
     port map (
      Q(0) => \^state_reg[0]\(0),
      SR(0) => SR(0),
      axi_bready_rs => axi_bready_rs,
      axi_bvalid_rs => axi_bvalid_rs,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      \storage_data2_reg[1]_0\(1 downto 0) => b_data(1 downto 0)
    );
fifo_reset_reg: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => fifo_reset_reg_0,
      PRE => SR(0),
      Q => fifo_reset
    );
rch_reg_slice_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_asitv10_axisc_register_slice
     port map (
      D(33) => axi_chip2chip_lite_decoder_inst_n_9,
      D(32) => axi_chip2chip_lite_decoder_inst_n_10,
      D(31) => axi_chip2chip_lite_decoder_inst_n_11,
      D(30) => axi_chip2chip_lite_decoder_inst_n_12,
      D(29) => axi_chip2chip_lite_decoder_inst_n_13,
      D(28) => axi_chip2chip_lite_decoder_inst_n_14,
      D(27) => axi_chip2chip_lite_decoder_inst_n_15,
      D(26) => axi_chip2chip_lite_decoder_inst_n_16,
      D(25) => axi_chip2chip_lite_decoder_inst_n_17,
      D(24) => axi_chip2chip_lite_decoder_inst_n_18,
      D(23) => axi_chip2chip_lite_decoder_inst_n_19,
      D(22) => axi_chip2chip_lite_decoder_inst_n_20,
      D(21) => axi_chip2chip_lite_decoder_inst_n_21,
      D(20) => axi_chip2chip_lite_decoder_inst_n_22,
      D(19) => axi_chip2chip_lite_decoder_inst_n_23,
      D(18) => axi_chip2chip_lite_decoder_inst_n_24,
      D(17) => axi_chip2chip_lite_decoder_inst_n_25,
      D(16) => axi_chip2chip_lite_decoder_inst_n_26,
      D(15) => axi_chip2chip_lite_decoder_inst_n_27,
      D(14) => axi_chip2chip_lite_decoder_inst_n_28,
      D(13) => axi_chip2chip_lite_decoder_inst_n_29,
      D(12) => axi_chip2chip_lite_decoder_inst_n_30,
      D(11) => axi_chip2chip_lite_decoder_inst_n_31,
      D(10) => axi_chip2chip_lite_decoder_inst_n_32,
      D(9) => axi_chip2chip_lite_decoder_inst_n_33,
      D(8) => axi_chip2chip_lite_decoder_inst_n_34,
      D(7) => axi_chip2chip_lite_decoder_inst_n_35,
      D(6) => axi_chip2chip_lite_decoder_inst_n_36,
      D(5) => axi_chip2chip_lite_decoder_inst_n_37,
      D(4) => axi_chip2chip_lite_decoder_inst_n_38,
      D(3) => axi_chip2chip_lite_decoder_inst_n_39,
      D(2) => axi_chip2chip_lite_decoder_inst_n_40,
      D(1 downto 0) => b_data(1 downto 0),
      E(0) => storage_data2,
      Q(0) => \^state_reg[0]_0\(0),
      SR(0) => SR(0),
      axi_rready_rs => axi_rready_rs,
      axi_rvalid_rs => axi_rvalid_rs,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_rready => s_axi_lite_rready,
      \storage_data1_reg[33]_0\(33 downto 0) => \storage_data1_reg[33]\(33 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_slave is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_lite_rx_valid : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_intr_gen.intr_flop_reg\ : out STD_LOGIC;
    tx_ch0_valid : out STD_LOGIC;
    \calib_intr_gen.intr_flop_reg_0\ : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \sio_io_stage.tdm_user_data_flop_reg[33]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_ph_out : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 46 downto 0 );
    \gen_rd_b.doutb_reg_reg_pipe_4_reg\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    rx_user_reset : in STD_LOGIC;
    \calib_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    \calib_intr_gen.send_calib_reg\ : in STD_LOGIC;
    \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg_0\ : in STD_LOGIC;
    rx_phy_ready : in STD_LOGIC;
    \calib_intr_gen.send_intr_reg\ : in STD_LOGIC;
    tx_phy_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_phy_ready : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_intr_gen.tx_ch0_data_reg[4]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \calib_intr_gen.tx_ch0_data_reg[19]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[18]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[17]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[16]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[15]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[14]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[13]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[12]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[11]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[10]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[9]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[8]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[7]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[6]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[5]\ : in STD_LOGIC;
    \calib_intr_gen.tx_ch0_data_reg[4]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_slave;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_slave is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ar_ch_data_valid : STD_LOGIC;
  signal aw_ch_data_valid : STD_LOGIC;
  signal aw_fifo_reset : STD_LOGIC;
  signal aw_fifo_reset_axi_clk_slv : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/prog_full_int\ : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/prog_full_int_1\ : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/prog_full_int_4\ : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/wr_rst_busy\ : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/wr_rst_busy_0\ : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/wr_rst_busy_3\ : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_10 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_11 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_12 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_13 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_14 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_15 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_16 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_17 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_18 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_19 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_20 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_21 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_22 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_23 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_24 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_25 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_27 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_28 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_29 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_30 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_31 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_32 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_33 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_34 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_35 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_36 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_37 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_38 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_39 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_40 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_32 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_31 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_32 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_33 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_34 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_35 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_36 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_37 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_38 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_39 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_40 : STD_LOGIC;
  signal axi_chip2chip_r_fifo_inst_n_41 : STD_LOGIC;
  signal \axi_chip2chip_unpacker_inst/p_0_in\ : STD_LOGIC;
  signal \axi_lite_rx_gen.axi_lite_rx_data_valid\ : STD_LOGIC;
  signal br_ch_data : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal br_ch_fc : STD_LOGIC;
  signal calib_pattern : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_empty : STD_LOGIC;
  signal fifo_empty_2 : STD_LOGIC;
  signal fifo_re : STD_LOGIC;
  signal int_ch0_ready : STD_LOGIC;
  signal int_ch1_ready : STD_LOGIC;
  signal \int_ch1_ready5__1\ : STD_LOGIC;
  signal int_ch2_ready : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal rx_dec_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal rx_intr_data : STD_LOGIC;
  signal rx_user_data_flop : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rx_user_data_valid_flop : STD_LOGIC;
  signal send_ch0 : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[10]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[11]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[12]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[13]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[14]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[15]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[16]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[17]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[18]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[19]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[20]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[21]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[22]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[23]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[24]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[25]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[26]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[27]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[28]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[29]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[2]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[30]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[31]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[32]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[33]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[3]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[5]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[6]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[7]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[8]\ : STD_LOGIC;
  signal \sio_io_stage.rx_user_data_flop_reg_n_0_[9]\ : STD_LOGIC;
  signal tdm_data_out : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal tdm_data_out47_out : STD_LOGIC_VECTOR ( 32 to 32 );
  signal tx_ch0_tdm_data : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \^tx_ch0_valid\ : STD_LOGIC;
  signal unpack_data_in : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal wd_ch_data_valid : STD_LOGIC;
begin
  AR(0) <= \^ar\(0);
  tx_ch0_valid <= \^tx_ch0_valid\;
axi_chip2chip_ar_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo
     port map (
      Q(27 downto 0) => rx_dec_data(27 downto 0),
      ar_ch_data_valid => ar_ch_data_valid,
      clk_ph_out => clk_ph_out,
      \gen_wr_a.gen_word_narrow.mem_reg\(55 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(55 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      prog_full => \axi_chip2chip_async_fifo_inst/prog_full_int\,
      rst => aw_fifo_reset,
      rx_user_reset => rx_user_reset,
      wr_rst_busy => \axi_chip2chip_async_fifo_inst/wr_rst_busy\
    );
axi_chip2chip_aw_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__xdcDup__1\
     port map (
      Q(27 downto 0) => rx_dec_data(27 downto 0),
      aw_ch_data_valid => aw_ch_data_valid,
      clk_ph_out => clk_ph_out,
      dout(55 downto 0) => dout(55 downto 0),
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      prog_full => \axi_chip2chip_async_fifo_inst/prog_full_int_1\,
      rst => aw_fifo_reset,
      rx_user_reset => rx_user_reset,
      wr_rst_busy => \axi_chip2chip_async_fifo_inst/wr_rst_busy_0\
    );
axi_chip2chip_b_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_b_fifo
     port map (
      Q(0) => br_ch_fc,
      clk_ph_out => clk_ph_out,
      dout(13 downto 0) => br_ch_data(13 downto 0),
      empty => fifo_empty,
      \gen_rd_b.doutb_reg_reg_pipe_4_reg\(13 downto 0) => \gen_rd_b.doutb_reg_reg_pipe_4_reg\(13 downto 0),
      \int_ch1_ready5__1\ => \int_ch1_ready5__1\,
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      \out\ => aw_fifo_reset_axi_clk_slv,
      rd_en => fifo_re,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_ch0_ctrl_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_ch0_ctrl
     port map (
      AR(0) => \^ar\(0),
      D(14) => axi_chip2chip_ch0_ctrl_inst_n_11,
      D(13) => axi_chip2chip_ch0_ctrl_inst_n_12,
      D(12) => axi_chip2chip_ch0_ctrl_inst_n_13,
      D(11) => axi_chip2chip_ch0_ctrl_inst_n_14,
      D(10) => axi_chip2chip_ch0_ctrl_inst_n_15,
      D(9) => axi_chip2chip_ch0_ctrl_inst_n_16,
      D(8) => axi_chip2chip_ch0_ctrl_inst_n_17,
      D(7) => axi_chip2chip_ch0_ctrl_inst_n_18,
      D(6) => axi_chip2chip_ch0_ctrl_inst_n_19,
      D(5) => axi_chip2chip_ch0_ctrl_inst_n_20,
      D(4) => axi_chip2chip_ch0_ctrl_inst_n_21,
      D(3) => axi_chip2chip_ch0_ctrl_inst_n_22,
      D(2) => axi_chip2chip_ch0_ctrl_inst_n_23,
      D(1) => axi_chip2chip_ch0_ctrl_inst_n_24,
      D(0) => axi_chip2chip_ch0_ctrl_inst_n_25,
      E(0) => E(0),
      Q(3 downto 0) => calib_pattern(3 downto 0),
      SR(0) => SR(0),
      axi_c2c_m2s_intr_out(3 downto 0) => axi_c2c_m2s_intr_out(3 downto 0),
      axi_c2c_s2m_intr_in(3 downto 0) => axi_c2c_s2m_intr_in(3 downto 0),
      \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_0\(19 downto 0) => Q(19 downto 0),
      \axi_lite_rx_gen.axi_lite_rx_data_reg[19]_1\(19 downto 0) => rx_dec_data(19 downto 0),
      \axi_lite_rx_gen.axi_lite_rx_data_valid\ => \axi_lite_rx_gen.axi_lite_rx_data_valid\,
      axi_lite_rx_valid => axi_lite_rx_valid,
      \calib_intr_gen.cal_nibble_reg[0]_0\ => axi_chip2chip_ch0_ctrl_inst_n_29,
      \calib_intr_gen.cal_nibble_reg[0]_1\ => axi_chip2chip_ch0_ctrl_inst_n_33,
      \calib_intr_gen.cal_nibble_reg[0]_2\ => axi_chip2chip_ch0_ctrl_inst_n_37,
      \calib_intr_gen.cal_nibble_reg[1]_0\ => axi_chip2chip_ch0_ctrl_inst_n_30,
      \calib_intr_gen.cal_nibble_reg[1]_1\ => axi_chip2chip_ch0_ctrl_inst_n_34,
      \calib_intr_gen.cal_nibble_reg[1]_2\ => axi_chip2chip_ch0_ctrl_inst_n_38,
      \calib_intr_gen.cal_nibble_reg[2]_0\ => axi_chip2chip_ch0_ctrl_inst_n_27,
      \calib_intr_gen.cal_nibble_reg[2]_1\ => axi_chip2chip_ch0_ctrl_inst_n_31,
      \calib_intr_gen.cal_nibble_reg[2]_2\ => axi_chip2chip_ch0_ctrl_inst_n_35,
      \calib_intr_gen.cal_nibble_reg[2]_3\ => axi_chip2chip_ch0_ctrl_inst_n_39,
      \calib_intr_gen.cal_nibble_reg[3]_0\ => axi_chip2chip_ch0_ctrl_inst_n_28,
      \calib_intr_gen.cal_nibble_reg[3]_1\ => axi_chip2chip_ch0_ctrl_inst_n_32,
      \calib_intr_gen.cal_nibble_reg[3]_2\ => axi_chip2chip_ch0_ctrl_inst_n_36,
      \calib_intr_gen.cal_nibble_reg[3]_3\ => axi_chip2chip_ch0_ctrl_inst_n_40,
      \calib_intr_gen.intr_flop_reg_0\ => \calib_intr_gen.intr_flop_reg\,
      \calib_intr_gen.intr_flop_reg_1\ => \calib_intr_gen.intr_flop_reg_0\,
      \calib_intr_gen.send_calib_reg_0\ => \calib_intr_gen.send_calib_reg\,
      \calib_intr_gen.send_ch0_reg_0\ => axi_chip2chip_ch0_ctrl_inst_n_10,
      \calib_intr_gen.send_ch0_reg_1\ => \calib_intr_gen.send_ch0_reg\,
      \calib_intr_gen.send_intr_reg_0\ => \calib_intr_gen.send_intr_reg\,
      \calib_intr_gen.tx_ch0_data_reg[10]_0\ => \calib_intr_gen.tx_ch0_data_reg[10]\,
      \calib_intr_gen.tx_ch0_data_reg[11]_0\ => \calib_intr_gen.tx_ch0_data_reg[11]\,
      \calib_intr_gen.tx_ch0_data_reg[12]_0\ => \calib_intr_gen.tx_ch0_data_reg[12]\,
      \calib_intr_gen.tx_ch0_data_reg[13]_0\ => \calib_intr_gen.tx_ch0_data_reg[13]\,
      \calib_intr_gen.tx_ch0_data_reg[14]_0\ => \calib_intr_gen.tx_ch0_data_reg[14]\,
      \calib_intr_gen.tx_ch0_data_reg[15]_0\ => \calib_intr_gen.tx_ch0_data_reg[15]\,
      \calib_intr_gen.tx_ch0_data_reg[16]_0\ => \calib_intr_gen.tx_ch0_data_reg[16]\,
      \calib_intr_gen.tx_ch0_data_reg[17]_0\ => \calib_intr_gen.tx_ch0_data_reg[17]\,
      \calib_intr_gen.tx_ch0_data_reg[18]_0\ => \calib_intr_gen.tx_ch0_data_reg[18]\,
      \calib_intr_gen.tx_ch0_data_reg[19]_0\ => \calib_intr_gen.tx_ch0_data_reg[19]\,
      \calib_intr_gen.tx_ch0_data_reg[26]_0\(0) => tx_ch0_tdm_data(26),
      \calib_intr_gen.tx_ch0_data_reg[26]_1\(0) => D(0),
      \calib_intr_gen.tx_ch0_data_reg[3]_0\(3 downto 0) => \calib_intr_gen.tx_ch0_data_reg[3]\(3 downto 0),
      \calib_intr_gen.tx_ch0_data_reg[4]_0\ => \calib_intr_gen.tx_ch0_data_reg[4]\,
      \calib_intr_gen.tx_ch0_data_reg[4]_1\ => \calib_intr_gen.tx_ch0_data_reg[4]_0\,
      \calib_intr_gen.tx_ch0_data_reg[5]_0\ => \calib_intr_gen.tx_ch0_data_reg[5]\,
      \calib_intr_gen.tx_ch0_data_reg[6]_0\ => \calib_intr_gen.tx_ch0_data_reg[6]\,
      \calib_intr_gen.tx_ch0_data_reg[7]_0\ => \calib_intr_gen.tx_ch0_data_reg[7]\,
      \calib_intr_gen.tx_ch0_data_reg[8]_0\ => \calib_intr_gen.tx_ch0_data_reg[8]\,
      \calib_intr_gen.tx_ch0_data_reg[9]_0\ => \calib_intr_gen.tx_ch0_data_reg[9]\,
      \calib_intr_gen.tx_ch0_valid_reg_0\ => \^tx_ch0_valid\,
      clk_ph_out => clk_ph_out,
      dout(13 downto 0) => unpack_data_in(37 downto 24),
      empty => empty,
      int_ch0_ready => int_ch0_ready,
      int_ch1_ready => int_ch1_ready,
      int_ch2_ready => int_ch2_ready,
      \intr_data_reg[3]_0\(0) => rx_intr_data,
      m_aclk => m_aclk,
      m_aresetn => m_aresetn,
      p_0_in => \axi_chip2chip_unpacker_inst/p_0_in\,
      prog_full => \axi_chip2chip_async_fifo_inst/prog_full_int_4\,
      rd_en => rd_en,
      rx_user_reset => rx_user_reset,
      send_ch0 => send_ch0,
      \tdm_data_out_reg[20]\ => axi_chip2chip_r_fifo_inst_n_35,
      \tdm_data_out_reg[21]\ => axi_chip2chip_r_fifo_inst_n_37,
      \tdm_data_out_reg[22]\ => axi_chip2chip_r_fifo_inst_n_38,
      \tdm_data_out_reg[23]\ => axi_chip2chip_r_fifo_inst_n_39,
      \tdm_data_out_reg[24]\ => axi_chip2chip_r_fifo_inst_n_40,
      \tdm_data_out_reg[25]\ => axi_chip2chip_r_fifo_inst_n_41,
      \tdm_data_out_reg[2]\ => \axi_chip2chip_async_fifo_inst/wr_rst_busy_0\,
      \tdm_data_out_reg[2]_0\ => \axi_chip2chip_async_fifo_inst/prog_full_int_1\,
      \tdm_data_out_reg[3]\ => \axi_chip2chip_async_fifo_inst/wr_rst_busy\,
      \tdm_data_out_reg[3]_0\ => \axi_chip2chip_async_fifo_inst/prog_full_int\,
      tx_phy_ctrl(1 downto 0) => tx_phy_ctrl(1 downto 0),
      wr_rst_busy => \axi_chip2chip_async_fifo_inst/wr_rst_busy_3\
    );
axi_chip2chip_decoder_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_decoder
     port map (
      Q(33) => \sio_io_stage.rx_user_data_flop_reg_n_0_[33]\,
      Q(32) => \sio_io_stage.rx_user_data_flop_reg_n_0_[32]\,
      Q(31) => \sio_io_stage.rx_user_data_flop_reg_n_0_[31]\,
      Q(30) => \sio_io_stage.rx_user_data_flop_reg_n_0_[30]\,
      Q(29) => \sio_io_stage.rx_user_data_flop_reg_n_0_[29]\,
      Q(28) => \sio_io_stage.rx_user_data_flop_reg_n_0_[28]\,
      Q(27) => \sio_io_stage.rx_user_data_flop_reg_n_0_[27]\,
      Q(26) => \sio_io_stage.rx_user_data_flop_reg_n_0_[26]\,
      Q(25) => \sio_io_stage.rx_user_data_flop_reg_n_0_[25]\,
      Q(24) => \sio_io_stage.rx_user_data_flop_reg_n_0_[24]\,
      Q(23) => \sio_io_stage.rx_user_data_flop_reg_n_0_[23]\,
      Q(22) => \sio_io_stage.rx_user_data_flop_reg_n_0_[22]\,
      Q(21) => \sio_io_stage.rx_user_data_flop_reg_n_0_[21]\,
      Q(20) => \sio_io_stage.rx_user_data_flop_reg_n_0_[20]\,
      Q(19) => \sio_io_stage.rx_user_data_flop_reg_n_0_[19]\,
      Q(18) => \sio_io_stage.rx_user_data_flop_reg_n_0_[18]\,
      Q(17) => \sio_io_stage.rx_user_data_flop_reg_n_0_[17]\,
      Q(16) => \sio_io_stage.rx_user_data_flop_reg_n_0_[16]\,
      Q(15) => \sio_io_stage.rx_user_data_flop_reg_n_0_[15]\,
      Q(14) => \sio_io_stage.rx_user_data_flop_reg_n_0_[14]\,
      Q(13) => \sio_io_stage.rx_user_data_flop_reg_n_0_[13]\,
      Q(12) => \sio_io_stage.rx_user_data_flop_reg_n_0_[12]\,
      Q(11) => \sio_io_stage.rx_user_data_flop_reg_n_0_[11]\,
      Q(10) => \sio_io_stage.rx_user_data_flop_reg_n_0_[10]\,
      Q(9) => \sio_io_stage.rx_user_data_flop_reg_n_0_[9]\,
      Q(8) => \sio_io_stage.rx_user_data_flop_reg_n_0_[8]\,
      Q(7) => \sio_io_stage.rx_user_data_flop_reg_n_0_[7]\,
      Q(6) => \sio_io_stage.rx_user_data_flop_reg_n_0_[6]\,
      Q(5) => \sio_io_stage.rx_user_data_flop_reg_n_0_[5]\,
      Q(4) => rx_user_data_flop(4),
      Q(3) => \sio_io_stage.rx_user_data_flop_reg_n_0_[3]\,
      Q(2) => \sio_io_stage.rx_user_data_flop_reg_n_0_[2]\,
      Q(1 downto 0) => rx_user_data_flop(1 downto 0),
      ar_ch_data_valid => ar_ch_data_valid,
      aw_ch_data_valid => aw_ch_data_valid,
      \axi_lite_rx_gen.axi_lite_rx_data_valid\ => \axi_lite_rx_gen.axi_lite_rx_data_valid\,
      clk_ph_out => clk_ph_out,
      \ctrl_info_reg[1]_0\(1) => br_ch_fc,
      \ctrl_info_reg[1]_0\(0) => axi_chip2chip_decoder_inst_n_32,
      \data_out_reg[19]_0\(0) => rx_intr_data,
      \data_out_reg[27]_0\(27 downto 0) => rx_dec_data(27 downto 0),
      rx_phy_ready => rx_phy_ready,
      rx_user_data_valid_flop => rx_user_data_valid_flop,
      rx_user_reset => rx_user_reset,
      wd_ch_data_valid => wd_ch_data_valid
    );
axi_chip2chip_r_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized1\
     port map (
      D(3) => axi_chip2chip_r_fifo_inst_n_31,
      D(2) => axi_chip2chip_r_fifo_inst_n_32,
      D(1) => axi_chip2chip_r_fifo_inst_n_33,
      D(0) => axi_chip2chip_r_fifo_inst_n_34,
      Q(3 downto 0) => calib_pattern(3 downto 0),
      clk_ph_out => clk_ph_out,
      din(46 downto 0) => din(46 downto 0),
      dout(27 downto 14) => unpack_data_in(37 downto 24),
      dout(13 downto 0) => unpack_data_in(13 downto 0),
      empty => fifo_empty_2,
      \gen_wr_a.gen_word_narrow.mem_reg\ => axi_chip2chip_r_fifo_inst_n_35,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => axi_chip2chip_r_fifo_inst_n_37,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => axi_chip2chip_r_fifo_inst_n_38,
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => axi_chip2chip_r_fifo_inst_n_39,
      \gen_wr_a.gen_word_narrow.mem_reg_3\ => axi_chip2chip_r_fifo_inst_n_40,
      \gen_wr_a.gen_word_narrow.mem_reg_4\ => axi_chip2chip_r_fifo_inst_n_41,
      int_ch1_ready => int_ch1_ready,
      int_ch2_ready_reg(0) => axi_chip2chip_decoder_inst_n_32,
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \mux_by_2.data_count_reg[0]\ => axi_chip2chip_r_fifo_inst_n_36,
      \out\ => aw_fifo_reset_axi_clk_slv,
      p_0_in => \axi_chip2chip_unpacker_inst/p_0_in\,
      p_12_in => p_12_in,
      rx_user_reset => rx_user_reset,
      tdm_data_out47_out(0) => tdm_data_out47_out(32),
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_sync_cell_slv_rst_axi_clk_xpm: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_sync_cell__parameterized0\
     port map (
      m_aclk => m_aclk,
      \out\ => aw_fifo_reset_axi_clk_slv,
      rst => aw_fifo_reset
    );
axi_chip2chip_tdm_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_tdm
     port map (
      D(18) => axi_chip2chip_ch0_ctrl_inst_n_11,
      D(17) => axi_chip2chip_ch0_ctrl_inst_n_12,
      D(16) => axi_chip2chip_ch0_ctrl_inst_n_13,
      D(15) => axi_chip2chip_ch0_ctrl_inst_n_14,
      D(14) => axi_chip2chip_r_fifo_inst_n_31,
      D(13) => axi_chip2chip_r_fifo_inst_n_32,
      D(12) => axi_chip2chip_r_fifo_inst_n_33,
      D(11) => axi_chip2chip_r_fifo_inst_n_34,
      D(10) => axi_chip2chip_ch0_ctrl_inst_n_15,
      D(9) => axi_chip2chip_ch0_ctrl_inst_n_16,
      D(8) => axi_chip2chip_ch0_ctrl_inst_n_17,
      D(7) => axi_chip2chip_ch0_ctrl_inst_n_18,
      D(6) => axi_chip2chip_ch0_ctrl_inst_n_19,
      D(5) => axi_chip2chip_ch0_ctrl_inst_n_20,
      D(4) => axi_chip2chip_ch0_ctrl_inst_n_21,
      D(3) => axi_chip2chip_ch0_ctrl_inst_n_22,
      D(2) => axi_chip2chip_ch0_ctrl_inst_n_23,
      D(1) => axi_chip2chip_ch0_ctrl_inst_n_24,
      D(0) => axi_chip2chip_ch0_ctrl_inst_n_25,
      Q(0) => calib_pattern(1),
      clk_ph_out => clk_ph_out,
      dout(13 downto 0) => br_ch_data(13 downto 0),
      empty => fifo_empty_2,
      int_ch0_ready => int_ch0_ready,
      int_ch0_ready_reg_0 => axi_chip2chip_ch0_ctrl_inst_n_10,
      int_ch1_ready => int_ch1_ready,
      \int_ch1_ready5__1\ => \int_ch1_ready5__1\,
      int_ch2_ready => int_ch2_ready,
      p_12_in => p_12_in,
      rd_en => fifo_re,
      rx_user_reset => rx_user_reset,
      send_ch0 => send_ch0,
      tdm_data_out47_out(0) => tdm_data_out47_out(32),
      \tdm_data_out_reg[10]_0\ => axi_chip2chip_ch0_ctrl_inst_n_31,
      \tdm_data_out_reg[11]_0\ => axi_chip2chip_ch0_ctrl_inst_n_32,
      \tdm_data_out_reg[12]_0\ => axi_chip2chip_ch0_ctrl_inst_n_33,
      \tdm_data_out_reg[13]_0\ => axi_chip2chip_ch0_ctrl_inst_n_34,
      \tdm_data_out_reg[14]_0\ => axi_chip2chip_ch0_ctrl_inst_n_35,
      \tdm_data_out_reg[15]_0\ => axi_chip2chip_ch0_ctrl_inst_n_36,
      \tdm_data_out_reg[16]_0\ => axi_chip2chip_ch0_ctrl_inst_n_37,
      \tdm_data_out_reg[17]_0\ => axi_chip2chip_ch0_ctrl_inst_n_38,
      \tdm_data_out_reg[18]_0\ => axi_chip2chip_ch0_ctrl_inst_n_39,
      \tdm_data_out_reg[19]_0\(13 downto 0) => unpack_data_in(13 downto 0),
      \tdm_data_out_reg[19]_1\ => axi_chip2chip_ch0_ctrl_inst_n_40,
      \tdm_data_out_reg[29]_0\(0) => tx_ch0_tdm_data(26),
      \tdm_data_out_reg[33]_0\(33 downto 0) => tdm_data_out(33 downto 0),
      \tdm_data_out_reg[5]_0\ => fifo_empty,
      \tdm_data_out_reg[6]_0\ => axi_chip2chip_ch0_ctrl_inst_n_27,
      \tdm_data_out_reg[6]_1\ => axi_chip2chip_r_fifo_inst_n_36,
      \tdm_data_out_reg[7]_0\ => axi_chip2chip_ch0_ctrl_inst_n_28,
      \tdm_data_out_reg[8]_0\ => axi_chip2chip_ch0_ctrl_inst_n_29,
      \tdm_data_out_reg[9]_0\ => axi_chip2chip_ch0_ctrl_inst_n_30,
      tx_ch0_valid => \^tx_ch0_valid\,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_w_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_awr_fifo__parameterized0\
     port map (
      clk_ph_out => clk_ph_out,
      \gen_wr_a.gen_word_narrow.mem_reg\(37 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_0\(37 downto 0),
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      \mux_by_2.pack_reg0_reg[18]\(18 downto 0) => rx_dec_data(18 downto 0),
      prog_full => \axi_chip2chip_async_fifo_inst/prog_full_int_4\,
      rst => aw_fifo_reset,
      rx_user_reset => rx_user_reset,
      wd_ch_data_valid => wd_ch_data_valid,
      wr_rst_busy => \axi_chip2chip_async_fifo_inst/wr_rst_busy_3\
    );
\rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg\: unisim.vcomponents.FDPE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg_0\,
      PRE => \^ar\(0),
      Q => aw_fifo_reset
    );
\sio_io_stage.rx_user_data_flop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(0),
      Q => rx_user_data_flop(0),
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(10),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[10]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(11),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[11]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(12),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[12]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(13),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[13]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(14),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[14]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(15),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[15]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(16),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[16]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(17),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[17]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(18),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[18]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(19),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[19]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(1),
      Q => rx_user_data_flop(1),
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(20),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[20]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(21),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[21]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(22),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[22]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(23),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[23]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(24),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[24]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(25),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[25]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(26),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[26]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(27),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[27]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(28),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[28]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(29),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[29]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(2),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[2]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(30),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[30]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(31),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[31]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(32),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[32]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(33),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[33]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(3),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[3]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(4),
      Q => rx_user_data_flop(4),
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(5),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[5]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(6),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[6]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(7),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[7]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(8),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[8]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => data_out(9),
      Q => \sio_io_stage.rx_user_data_flop_reg_n_0_[9]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_valid_flop_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => '1',
      Q => rx_user_data_valid_flop,
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(0),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(0),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(10),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(10),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(11),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(11),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(12),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(12),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(13),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(13),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(14),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(14),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(15),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(15),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(16),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(16),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(17),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(17),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(18),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(18),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(19),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(19),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(1),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(1),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(20),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(20),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(21),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(21),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(22),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(22),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(23),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(23),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(24),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(24),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(25),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(25),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(26),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(26),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(27),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(27),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(28),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(28),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(29),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(29),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(2),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(2),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(30),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(30),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(31),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(31),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(32),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(32),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(33),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(33),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(3),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(3),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(4),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(4),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(5),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(5),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(6),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(6),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(7),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(7),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(8),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(8),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(9),
      Q => \sio_io_stage.tdm_user_data_flop_reg[33]_0\(9),
      R => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_lnk_hndlr_in_progress : out STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_aclk : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 16 downto 0 );
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 16 downto 0 );
    axi_c2c_selio_tx_diff_clk_out_p : out STD_LOGIC;
    axi_c2c_selio_tx_diff_clk_out_n : out STD_LOGIC;
    axi_c2c_selio_tx_diff_data_out_p : out STD_LOGIC_VECTOR ( 16 downto 0 );
    axi_c2c_selio_tx_diff_data_out_n : out STD_LOGIC_VECTOR ( 16 downto 0 );
    axi_c2c_selio_rx_diff_clk_in_p : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_n : in STD_LOGIC;
    axi_c2c_selio_rx_diff_data_in_p : in STD_LOGIC_VECTOR ( 16 downto 0 );
    axi_c2c_selio_rx_diff_data_in_n : in STD_LOGIC_VECTOR ( 16 downto 0 );
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 4095 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 4095 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    m_aclk_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    m_axi_lite_aclk : in STD_LOGIC;
    m_axi_lite_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_awvalid : out STD_LOGIC;
    m_axi_lite_awready : in STD_LOGIC;
    m_axi_lite_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_lite_wvalid : out STD_LOGIC;
    m_axi_lite_wready : in STD_LOGIC;
    m_axi_lite_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_bvalid : in STD_LOGIC;
    m_axi_lite_bready : out STD_LOGIC;
    m_axi_lite_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_arprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_arvalid : out STD_LOGIC;
    m_axi_lite_arready : in STD_LOGIC;
    m_axi_lite_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_rvalid : in STD_LOGIC;
    m_axi_lite_rready : out STD_LOGIC
  );
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute ADDR_MUX_RATIO_ID_WID_0_TO_12 : integer;
  attribute ADDR_MUX_RATIO_ID_WID_0_TO_12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 56;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 56;
  attribute AR_CH_FC : integer;
  attribute AR_CH_FC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 128;
  attribute AR_CH_FIFO_DEPTH : integer;
  attribute AR_CH_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 256;
  attribute AR_CH_PTR_WIDTH : integer;
  attribute AR_CH_PTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 8;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute AW_CH_FC : integer;
  attribute AW_CH_FC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 128;
  attribute AW_CH_FIFO_DEPTH : integer;
  attribute AW_CH_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 256;
  attribute AW_CH_PTR_WIDTH : integer;
  attribute AW_CH_PTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 8;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 20;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 14;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 14;
  attribute BR_CH_FC : integer;
  attribute BR_CH_FC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 128;
  attribute BR_CH_FIFO_DEPTH : integer;
  attribute BR_CH_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 256;
  attribute BR_CH_PTR_WIDTH : integer;
  attribute BR_CH_PTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 8;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 4096;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 32;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 12;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 8;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 32;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 4;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 3;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 4;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute C_EN_AXI_LINK_HNDLR : integer;
  attribute C_EN_AXI_LINK_HNDLR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_EN_LEGACY_MODE : integer;
  attribute C_EN_LEGACY_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is "spartan7";
  attribute C_FIFO_DEPTH_LH : integer;
  attribute C_FIFO_DEPTH_LH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 256;
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is "axi_c2c";
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 4;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 36;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_RD_CNTR_WIDTH : integer;
  attribute C_RD_CNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 8;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 100;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 17;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 3;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute C_WR_CNTR_WIDTH : integer;
  attribute C_WR_CNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 8;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute DATA_MUX_RATIO_ID_WID_0_TO_12 : integer;
  attribute DATA_MUX_RATIO_ID_WID_0_TO_12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is "yes";
  attribute EN_ECC : integer;
  attribute EN_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 3;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 34;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 3;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 47;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 3;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 48;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 38;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 0;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 2;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 1;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 : entity is 38;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \axi_chip2chip_ch0_ctrl_inst/sync_intr_sent\ : STD_LOGIC;
  signal \axi_chip2chip_lite_master_tx_fifo/fifo_empty\ : STD_LOGIC;
  signal \axi_chip2chip_lite_master_tx_fifo/fifo_re\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_10\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_11\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_12\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_13\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_14\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_15\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_16\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_17\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_18\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_19\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_20\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_21\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_22\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_23\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_8\ : STD_LOGIC;
  signal \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_9\ : STD_LOGIC;
  signal axi_lite_rx_data : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal axi_lite_rx_valid : STD_LOGIC;
  signal axi_lite_tx_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lite_sync_reset : STD_LOGIC;
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in0 : STD_LOGIC;
  signal rx_phy_ready : STD_LOGIC;
  signal rx_user_clk : STD_LOGIC;
  signal rx_user_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal rx_user_reset : STD_LOGIC;
  signal \slave_fpga_gen.axi_chip2chip_slave_inst_n_152\ : STD_LOGIC;
  signal \slave_fpga_gen.axi_chip2chip_slave_inst_n_154\ : STD_LOGIC;
  signal \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_28\ : STD_LOGIC;
  signal \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_29\ : STD_LOGIC;
  signal \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_30\ : STD_LOGIC;
  signal \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_31\ : STD_LOGIC;
  signal \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_33\ : STD_LOGIC;
  signal \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_34\ : STD_LOGIC;
  signal \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_35\ : STD_LOGIC;
  signal \slave_sio_phy.mmcm_idelay_reset\ : STD_LOGIC;
  signal tx_ch0_valid : STD_LOGIC;
  signal tx_phy_ctrl : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal tx_phy_ready : STD_LOGIC;
  signal tx_user_data : STD_LOGIC_VECTOR ( 33 downto 0 );
begin
  aurora_do_cc <= \<const0>\;
  aurora_pma_init_out <= \<const0>\;
  aurora_reset_pb <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4095) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4094) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4093) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4092) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4091) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4090) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4089) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4088) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4087) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4086) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4085) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4084) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4083) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4082) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4081) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4080) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4079) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4078) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4077) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4076) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4075) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4074) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4073) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4072) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4071) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4070) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4069) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4068) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4067) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4066) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4065) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4064) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4063) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4062) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4061) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4060) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4059) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4058) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4057) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4056) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4055) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4054) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4053) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4052) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4051) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4050) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4049) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4048) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4047) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4046) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4045) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4044) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4043) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4042) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4041) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4040) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4039) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4038) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4037) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4036) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4035) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4034) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4033) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4032) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4031) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4030) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4029) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4028) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4027) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4026) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4025) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4024) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4023) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4022) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4021) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4020) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4019) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4018) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4017) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4016) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4015) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4014) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4013) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4012) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4011) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4010) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4009) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4008) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4007) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4006) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4005) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4004) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4003) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4002) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4001) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4000) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3999) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3998) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3997) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3996) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3995) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3994) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3993) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3992) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3991) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3990) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3989) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3988) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3987) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3986) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3985) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3984) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3983) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3982) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3981) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3980) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3979) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3978) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3977) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3976) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3975) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3974) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3973) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3972) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3971) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3970) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3969) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3968) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3967) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3966) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3965) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3964) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3963) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3962) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3961) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3960) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3959) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3958) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3957) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3956) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3955) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3954) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3953) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3952) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3951) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3950) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3949) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3948) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3947) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3946) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3945) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3944) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3943) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3942) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3941) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3940) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3939) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3938) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3937) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3936) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3935) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3934) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3933) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3932) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3931) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3930) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3929) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3928) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3927) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3926) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3925) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3924) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3923) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3922) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3921) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3920) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3919) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3918) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3917) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3916) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3915) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3914) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3913) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3912) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3911) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3910) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3909) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3908) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3907) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3906) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3905) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3904) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3903) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3902) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3901) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3900) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3899) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3898) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3897) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3896) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3895) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3894) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3893) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3892) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3891) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3890) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3889) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3888) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3887) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3886) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3885) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3884) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3883) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3882) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3881) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3880) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3879) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3878) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3877) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3876) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3875) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3874) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3873) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3872) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3871) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3870) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3869) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3868) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3867) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3866) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3865) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3864) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3863) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3862) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3861) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3860) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3859) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3858) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3857) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3856) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3855) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3854) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3853) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3852) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3851) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3850) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3849) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3848) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3847) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3846) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3845) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3844) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3843) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3842) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3841) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3840) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3839) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3838) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3837) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3836) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3835) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3834) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3833) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3832) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3831) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3830) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3829) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3828) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3827) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3826) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3825) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3824) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3823) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3822) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3821) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3820) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3819) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3818) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3817) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3816) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3815) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3814) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3813) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3812) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3811) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3810) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3809) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3808) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3807) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3806) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3805) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3804) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3803) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3802) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3801) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3800) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3799) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3798) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3797) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3796) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3795) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3794) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3793) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3792) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3791) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3790) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3789) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3788) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3787) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3786) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3785) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3784) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3783) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3782) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3781) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3780) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3779) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3778) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3777) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3776) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3775) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3774) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3773) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3772) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3771) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3770) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3769) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3768) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3767) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3766) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3765) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3764) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3763) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3762) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3761) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3760) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3759) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3758) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3757) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3756) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3755) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3754) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3753) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3752) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3751) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3750) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3749) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3748) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3747) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3746) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3745) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3744) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3743) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3742) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3741) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3740) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3739) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3738) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3737) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3736) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3735) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3734) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3733) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3732) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3731) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3730) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3729) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3728) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3727) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3726) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3725) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3724) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3723) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3722) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3721) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3720) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3719) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3718) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3717) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3716) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3715) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3714) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3713) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3712) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3711) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3710) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3709) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3708) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3707) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3706) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3705) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3704) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3703) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3702) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3701) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3700) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3699) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3698) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3697) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3696) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3695) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3694) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3693) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3692) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3691) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3690) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3689) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3688) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3687) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3686) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3685) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3684) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3683) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3682) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3681) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3680) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3679) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3678) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3677) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3676) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3675) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3674) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3673) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3672) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3671) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3670) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3669) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3668) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3667) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3666) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3665) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3664) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3663) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3662) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3661) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3660) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3659) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3658) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3657) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3656) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3655) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3654) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3653) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3652) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3651) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3650) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3649) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3648) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3647) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3646) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3645) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3644) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3643) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3642) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3641) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3640) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3639) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3638) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3637) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3636) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3635) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3634) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3633) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3632) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3631) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3630) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3629) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3628) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3627) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3626) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3625) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3624) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3623) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3622) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3621) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3620) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3619) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3618) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3617) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3616) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3615) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3614) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3613) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3612) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3611) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3610) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3609) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3608) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3607) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3606) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3605) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3604) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3603) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3602) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3601) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3600) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3599) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3598) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3597) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3596) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3595) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3594) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3593) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3592) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3591) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3590) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3589) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3588) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3587) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3586) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3585) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3584) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3583) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3582) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3581) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3580) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3579) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3578) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3577) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3576) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3575) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3574) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3573) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3572) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3571) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3570) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3569) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3568) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3567) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3566) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3565) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3564) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3563) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3562) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3561) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3560) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3559) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3558) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3557) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3556) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3555) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3554) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3553) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3552) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3551) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3550) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3549) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3548) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3547) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3546) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3545) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3544) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3543) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3542) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3541) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3540) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3539) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3538) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3537) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3536) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3535) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3534) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3533) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3532) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3531) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3530) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3529) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3528) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3527) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3526) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3525) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3524) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3523) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3522) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3521) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3520) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3519) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3518) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3517) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3516) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3515) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3514) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3513) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3512) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3511) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3510) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3509) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3508) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3507) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3506) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3505) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3504) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3503) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3502) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3501) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3500) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3499) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3498) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3497) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3496) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3495) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3494) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3493) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3492) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3491) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3490) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3489) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3488) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3487) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3486) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3485) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3484) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3483) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3482) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3481) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3480) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3479) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3478) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3477) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3476) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3475) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3474) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3473) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3472) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3471) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3470) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3469) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3468) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3467) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3466) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3465) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3464) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3463) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3462) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3461) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3460) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3459) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3458) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3457) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3456) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3455) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3454) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3453) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3452) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3451) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3450) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3449) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3448) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3447) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3446) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3445) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3444) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3443) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3442) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3441) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3440) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3439) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3438) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3437) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3436) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3435) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3434) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3433) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3432) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3431) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3430) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3429) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3428) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3427) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3426) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3425) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3424) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3423) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3422) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3421) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3420) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3419) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3418) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3417) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3416) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3415) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3414) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3413) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3412) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3411) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3410) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3409) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3408) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3407) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3406) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3405) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3404) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3403) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3402) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3401) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3400) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3399) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3398) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3397) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3396) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3395) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3394) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3393) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3392) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3391) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3390) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3389) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3388) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3387) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3386) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3385) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3384) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3383) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3382) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3381) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3380) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3379) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3378) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3377) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3376) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3375) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3374) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3373) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3372) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3371) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3370) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3369) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3368) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3367) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3366) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3365) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3364) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3363) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3362) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3361) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3360) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3359) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3358) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3357) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3356) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3355) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3354) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3353) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3352) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3351) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3350) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3349) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3348) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3347) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3346) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3345) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3344) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3343) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3342) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3341) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3340) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3339) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3338) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3337) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3336) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3335) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3334) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3333) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3332) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3331) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3330) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3329) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3328) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3327) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3326) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3325) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3324) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3323) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3322) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3321) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3320) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3319) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3318) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3317) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3316) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3315) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3314) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3313) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3312) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3311) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3310) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3309) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3308) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3307) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3306) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3305) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3304) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3303) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3302) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3301) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3300) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3299) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3298) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3297) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3296) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3295) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3294) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3293) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3292) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3291) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3290) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3289) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3288) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3287) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3286) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3285) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3284) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3283) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3282) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3281) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3280) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3279) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3278) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3277) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3276) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3275) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3274) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3273) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3272) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3271) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3270) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3269) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3268) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3267) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3266) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3265) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3264) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3263) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3262) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3261) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3260) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3259) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3258) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3257) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3256) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3255) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3254) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3253) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3252) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3251) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3250) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3249) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3248) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3247) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3246) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3245) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3244) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3243) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3242) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3241) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3240) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3239) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3238) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3237) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3236) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3235) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3234) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3233) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3232) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3231) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3230) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3229) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3228) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3227) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3226) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3225) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3224) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3223) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3222) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3221) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3220) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3219) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3218) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3217) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3216) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3215) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3214) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3213) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3212) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3211) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3210) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3209) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3208) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3207) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3206) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3205) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3204) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3203) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3202) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3201) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3200) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3199) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3198) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3197) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3196) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3195) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3194) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3193) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3192) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3191) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3190) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3189) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3188) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3187) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3186) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3185) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3184) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3183) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3182) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3181) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3180) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3179) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3178) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3177) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3176) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3175) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3174) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3173) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3172) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3171) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3170) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3169) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3168) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3167) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3166) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3165) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3164) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3163) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3162) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3161) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3160) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3159) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3158) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3157) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3156) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3155) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3154) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3153) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3152) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3151) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3150) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3149) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3148) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3147) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3146) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3145) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3144) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3143) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3142) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3141) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3140) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3139) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3138) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3137) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3136) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3135) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3134) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3133) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3132) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3131) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3130) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3129) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3128) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3127) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3126) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3125) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3124) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3123) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3122) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3121) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3120) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3119) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3118) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3117) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3116) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3115) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3114) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3113) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3112) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3111) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3110) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3109) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3108) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3107) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3106) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3105) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3104) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3103) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3102) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3101) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3100) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3099) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3098) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3097) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3096) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3095) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3094) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3093) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3092) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3091) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3090) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3089) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3088) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3087) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3086) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3085) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3084) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3083) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3082) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3081) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3080) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3079) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3078) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3077) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3076) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3075) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3074) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3073) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3072) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3071) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3070) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3069) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3068) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3067) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3066) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3065) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3064) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3063) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3062) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3061) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3060) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3059) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3058) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3057) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3056) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3055) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3054) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3053) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3052) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3051) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3050) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3049) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3048) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3047) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3046) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3045) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3044) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3043) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3042) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3041) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3040) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3039) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3038) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3037) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3036) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3035) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3034) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3033) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3032) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3031) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3030) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3029) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3028) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3027) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3026) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3025) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3024) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3023) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3022) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3021) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3020) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3019) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3018) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3017) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3016) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3015) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3014) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3013) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3012) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3011) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3010) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3009) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3008) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3007) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3006) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3005) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3004) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3003) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3002) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3001) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3000) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2999) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2998) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2997) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2996) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2995) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2994) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2993) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2992) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2991) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2990) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2989) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2988) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2987) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2986) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2985) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2984) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2983) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2982) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2981) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2980) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2979) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2978) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2977) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2976) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2975) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2974) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2973) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2972) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2971) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2970) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2969) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2968) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2967) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2966) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2965) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2964) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2963) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2962) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2961) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2960) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2959) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2958) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2957) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2956) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2955) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2954) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2953) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2952) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2951) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2950) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2949) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2948) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2947) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2946) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2945) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2944) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2943) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2942) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2941) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2940) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2939) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2938) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2937) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2936) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2935) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2934) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2933) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2932) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2931) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2930) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2929) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2928) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2927) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2926) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2925) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2924) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2923) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2922) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2921) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2920) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2919) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2918) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2917) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2916) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2915) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2914) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2913) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2912) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2911) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2910) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2909) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2908) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2907) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2906) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2905) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2904) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2903) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2902) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2901) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2900) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2899) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2898) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2897) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2896) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2895) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2894) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2893) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2892) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2891) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2890) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2889) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2888) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2887) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2886) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2885) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2884) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2883) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2882) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2881) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2880) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2879) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2878) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2877) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2876) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2875) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2874) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2873) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2872) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2871) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2870) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2869) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2868) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2867) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2866) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2865) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2864) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2863) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2862) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2861) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2860) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2859) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2858) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2857) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2856) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2855) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2854) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2853) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2852) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2851) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2850) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2849) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2848) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2847) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2846) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2845) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2844) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2843) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2842) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2841) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2840) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2839) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2838) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2837) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2836) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2835) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2834) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2833) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2832) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2831) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2830) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2829) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2828) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2827) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2826) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2825) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2824) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2823) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2822) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2821) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2820) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2819) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2818) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2817) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2816) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2815) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2814) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2813) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2812) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2811) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2810) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2809) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2808) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2807) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2806) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2805) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2804) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2803) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2802) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2801) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2800) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2799) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2798) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2797) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2796) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2795) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2794) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2793) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2792) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2791) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2790) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2789) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2788) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2787) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2786) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2785) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2784) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2783) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2782) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2781) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2780) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2779) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2778) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2777) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2776) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2775) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2774) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2773) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2772) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2771) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2770) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2769) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2768) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2767) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2766) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2765) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2764) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2763) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2762) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2761) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2760) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2759) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2758) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2757) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2756) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2755) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2754) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2753) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2752) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2751) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2750) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2749) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2748) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2747) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2746) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2745) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2744) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2743) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2742) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2741) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2740) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2739) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2738) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2737) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2736) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2735) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2734) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2733) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2732) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2731) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2730) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2729) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2728) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2727) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2726) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2725) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2724) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2723) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2722) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2721) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2720) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2719) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2718) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2717) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2716) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2715) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2714) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2713) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2712) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2711) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2710) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2709) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2708) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2707) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2706) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2705) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2704) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2703) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2702) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2701) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2700) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2699) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2698) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2697) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2696) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2695) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2694) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2693) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2692) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2691) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2690) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2689) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2688) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2687) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2686) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2685) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2684) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2683) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2682) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2681) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2680) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2679) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2678) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2677) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2676) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2675) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2674) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2673) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2672) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2671) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2670) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2669) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2668) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2667) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2666) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2665) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2664) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2663) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2662) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2661) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2660) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2659) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2658) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2657) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2656) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2655) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2654) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2653) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2652) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2651) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2650) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2649) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2648) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2647) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2646) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2645) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2644) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2643) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2642) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2641) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2640) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2639) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2638) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2637) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2636) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2635) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2634) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2633) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2632) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2631) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2630) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2629) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2628) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2627) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2626) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2625) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2624) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2623) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2622) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2621) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2620) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2619) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2618) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2617) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2616) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2615) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2614) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2613) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2612) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2611) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2610) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2609) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2608) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2607) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2606) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2605) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2604) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2603) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2602) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2601) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2600) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2599) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2598) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2597) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2596) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2595) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2594) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2593) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2592) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2591) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2590) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2589) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2588) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2587) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2586) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2585) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2584) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2583) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2582) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2581) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2580) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2579) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2578) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2577) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2576) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2575) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2574) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2573) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2572) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2571) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2570) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2569) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2568) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2567) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2566) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2565) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2564) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2563) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2562) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2561) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2560) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2559) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2558) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2557) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2556) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2555) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2554) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2553) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2552) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2551) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2550) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2549) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2548) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2547) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2546) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2545) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2544) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2543) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2542) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2541) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2540) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2539) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2538) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2537) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2536) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2535) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2534) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2533) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2532) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2531) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2530) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2529) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2528) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2527) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2526) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2525) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2524) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2523) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2522) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2521) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2520) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2519) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2518) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2517) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2516) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2515) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2514) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2513) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2512) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2511) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2510) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2509) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2508) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2507) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2506) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2505) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2504) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2503) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2502) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2501) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2500) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2499) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2498) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2497) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2496) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2495) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2494) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2493) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2492) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2491) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2490) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2489) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2488) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2487) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2486) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2485) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2484) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2483) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2482) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2481) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2480) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2479) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2478) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2477) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2476) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2475) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2474) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2473) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2472) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2471) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2470) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2469) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2468) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2467) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2466) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2465) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2464) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2463) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2462) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2461) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2460) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2459) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2458) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2457) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2456) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2455) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2454) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2453) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2452) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2451) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2450) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2449) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2448) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2447) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2446) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2445) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2444) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2443) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2442) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2441) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2440) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2439) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2438) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2437) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2436) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2435) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2434) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2433) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2432) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2431) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2430) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2429) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2428) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2427) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2426) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2425) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2424) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2423) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2422) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2421) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2420) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2419) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2418) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2417) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2416) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2415) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2414) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2413) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2412) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2411) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2410) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2409) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2408) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2407) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2406) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2405) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2404) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2403) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2402) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2401) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2400) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2399) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2398) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2397) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2396) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2395) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2394) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2393) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2392) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2391) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2390) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2389) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2388) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2387) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2386) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2385) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2384) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2383) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2382) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2381) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2380) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2379) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2378) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2377) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2376) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2375) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2374) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2373) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2372) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2371) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2370) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2369) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2368) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2367) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2366) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2365) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2364) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2363) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2362) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2361) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2360) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2359) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2358) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2357) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2356) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2355) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2354) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2353) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2352) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2351) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2350) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2349) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2348) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2347) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2346) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2345) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2344) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2343) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2342) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2341) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2340) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2339) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2338) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2337) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2336) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2335) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2334) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2333) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2332) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2331) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2330) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2329) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2328) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2327) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2326) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2325) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2324) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2323) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2322) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2321) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2320) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2319) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2318) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2317) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2316) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2315) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2314) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2313) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2312) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2311) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2310) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2309) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2308) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2307) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2306) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2305) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2304) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2303) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2302) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2301) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2300) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2299) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2298) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2297) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2296) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2295) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2294) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2293) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2292) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2291) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2290) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2289) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2288) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2287) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2286) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2285) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2284) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2283) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2282) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2281) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2280) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2279) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2278) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2277) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2276) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2275) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2274) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2273) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2272) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2271) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2270) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2269) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2268) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2267) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2266) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2265) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2264) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2263) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2262) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2261) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2260) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2259) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2258) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2257) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2256) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2255) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2254) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2253) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2252) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2251) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2250) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2249) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2248) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2247) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2246) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2245) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2244) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2243) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2242) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2241) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2240) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2239) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2238) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2237) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2236) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2235) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2234) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2233) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2232) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2231) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2230) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2229) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2228) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2227) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2226) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2225) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2224) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2223) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2222) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2221) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2220) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2219) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2218) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2217) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2216) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2215) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2214) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2213) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2212) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2211) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2210) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2209) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2208) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2207) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2206) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2205) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2204) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2203) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2202) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2201) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2200) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2199) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2198) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2197) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2196) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2195) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2194) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2193) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2192) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2191) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2190) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2189) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2188) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2187) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2186) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2185) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2184) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2183) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2182) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2181) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2180) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2179) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2178) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2177) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2176) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2175) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2174) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2173) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2172) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2171) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2170) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2169) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2168) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2167) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2166) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2165) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2164) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2163) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2162) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2161) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2160) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2159) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2158) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2157) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2156) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2155) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2154) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2153) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2152) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2151) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2150) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2149) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2148) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2147) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2146) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2145) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2144) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2143) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2142) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2141) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2140) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2139) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2138) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2137) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2136) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2135) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2134) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2133) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2132) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2131) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2130) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2129) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2128) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2127) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2126) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2125) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2124) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2123) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2122) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2121) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2120) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2119) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2118) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2117) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2116) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2115) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2114) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2113) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2112) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2111) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2110) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2109) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2108) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2107) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2106) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2105) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2104) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2103) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2102) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2101) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2100) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2099) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2098) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2097) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2096) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2095) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2094) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2093) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2092) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2091) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2090) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2089) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2088) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2087) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2086) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2085) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2084) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2083) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2082) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2081) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2080) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2079) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2078) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2077) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2076) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2075) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2074) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2073) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2072) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2071) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2070) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2069) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2068) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2067) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2066) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2065) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2064) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2063) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2062) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2061) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2060) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2059) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2058) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2057) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2056) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2055) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2054) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2053) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2052) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2051) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2050) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2049) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2048) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2047) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2046) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2045) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2044) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2043) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2042) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2041) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2040) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2039) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2038) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2037) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2036) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2035) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2034) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2033) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2032) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2031) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2030) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2029) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2028) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2027) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2026) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2025) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2024) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2023) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2022) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2021) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2020) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2019) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2018) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2017) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2016) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2015) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2014) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2013) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2012) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2011) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2010) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2009) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2008) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2007) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2006) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2005) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2004) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2003) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2002) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2001) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2000) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1999) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1998) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1997) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1996) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1995) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1994) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1993) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1992) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1991) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1990) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1989) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1988) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1987) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1986) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1985) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1984) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1983) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1982) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1981) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1980) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1979) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1978) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1977) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1976) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1975) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1974) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1973) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1972) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1971) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1970) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1969) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1968) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1967) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1966) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1965) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1964) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1963) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1962) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1961) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1960) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1959) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1958) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1957) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1956) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1955) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1954) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1953) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1952) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1951) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1950) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1949) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1948) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1947) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1946) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1945) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1944) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1943) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1942) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1941) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1940) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1939) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1938) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1937) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1936) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1935) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1934) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1933) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1932) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1931) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1930) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1929) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1928) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1927) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1926) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1925) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1924) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1923) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1922) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1921) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1920) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1919) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1918) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1917) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1916) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1915) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1914) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1913) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1912) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1911) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1910) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1909) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1908) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1907) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1906) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1905) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1904) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1903) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1902) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1901) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1900) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1899) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1898) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1897) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1896) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1895) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1894) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1893) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1892) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1891) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1890) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1889) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1888) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1887) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1886) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1885) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1884) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1883) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1882) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1881) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1880) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1879) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1878) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1877) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1876) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1875) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1874) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1873) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1872) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1871) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1870) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1869) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1868) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1867) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1866) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1865) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1864) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1863) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1862) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1861) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1860) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1859) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1858) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1857) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1856) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1855) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1854) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1853) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1852) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1851) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1850) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1849) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1848) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1847) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1846) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1845) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1844) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1843) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1842) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1841) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1840) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1839) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1838) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1837) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1836) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1835) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1834) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1833) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1832) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1831) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1830) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1829) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1828) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1827) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1826) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1825) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1824) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1823) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1822) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1821) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1820) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1819) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1818) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1817) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1816) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1815) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1814) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1813) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1812) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1811) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1810) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1809) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1808) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1807) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1806) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1805) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1804) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1803) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1802) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1801) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1800) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1799) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1798) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1797) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1796) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1795) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1794) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1793) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1792) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1791) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1790) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1789) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1788) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1787) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1786) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1785) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1784) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1783) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1782) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1781) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1780) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1779) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1778) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1777) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1776) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1775) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1774) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1773) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1772) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1771) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1770) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1769) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1768) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1767) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1766) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1765) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1764) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1763) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1762) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1761) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1760) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1759) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1758) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1757) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1756) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1755) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1754) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1753) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1752) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1751) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1750) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1749) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1748) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1747) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1746) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1745) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1744) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1743) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1742) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1741) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1740) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1739) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1738) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1737) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1736) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1735) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1734) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1733) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1732) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1731) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1730) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1729) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1728) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1727) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1726) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1725) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1724) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1723) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1722) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1721) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1720) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1719) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1718) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1717) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1716) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1715) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1714) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1713) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1712) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1711) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1710) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1709) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1708) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1707) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1706) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1705) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1704) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1703) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1702) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1701) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1700) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1699) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1698) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1697) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1696) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1695) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1694) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1693) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1692) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1691) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1690) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1689) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1688) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1687) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1686) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1685) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1684) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1683) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1682) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1681) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1680) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1679) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1678) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1677) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1676) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1675) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1674) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1673) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1672) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1671) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1670) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1669) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1668) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1667) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1666) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1665) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1664) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1663) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1662) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1661) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1660) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1659) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1658) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1657) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1656) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1655) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1654) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1653) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1652) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1651) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1650) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1649) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1648) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1647) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1646) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1645) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1644) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1643) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1642) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1641) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1640) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1639) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1638) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1637) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1636) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1635) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1634) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1633) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1632) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1631) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1630) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1629) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1628) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1627) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1626) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1625) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1624) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1623) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1622) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1621) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1620) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1619) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1618) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1617) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1616) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1615) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1614) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1613) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1612) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1611) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1610) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1609) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1608) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1607) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1606) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1605) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1604) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1603) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1602) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1601) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1600) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1599) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1598) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1597) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1596) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1595) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1594) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1593) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1592) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1591) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1590) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1589) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1588) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1587) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1586) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1585) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1584) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1583) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1582) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1581) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1580) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1579) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1578) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1577) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1576) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1575) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1574) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1573) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1572) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1571) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1570) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1569) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1568) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1567) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1566) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1565) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1564) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1563) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1562) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1561) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1560) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1559) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1558) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1557) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1556) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1555) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1554) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1553) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1552) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1551) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1550) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1549) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1548) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1547) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1546) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1545) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1544) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1543) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1542) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1541) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1540) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1539) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1538) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1537) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1536) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1535) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1534) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1533) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1532) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1531) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1530) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1529) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1528) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1527) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1526) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1525) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1524) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1523) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1522) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1521) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1520) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1519) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1518) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1517) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1516) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1515) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1514) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1513) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1512) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1511) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1510) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1509) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1508) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1507) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1506) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1505) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1504) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1503) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1502) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1501) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1500) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1499) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1498) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1497) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1496) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1495) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1494) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1493) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1492) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1491) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1490) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1489) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1488) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1487) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1486) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1485) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1484) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1483) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1482) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1481) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1480) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1479) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1478) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1477) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1476) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1475) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1474) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1473) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1472) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1471) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1470) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1469) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1468) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1467) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1466) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1465) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1464) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1463) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1462) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1461) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1460) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1459) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1458) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1457) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1456) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1455) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1454) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1453) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1452) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1451) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1450) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1449) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1448) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1447) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1446) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1445) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1444) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1443) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1442) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1441) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1440) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1439) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1438) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1437) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1436) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1435) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1434) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1433) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1432) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1431) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1430) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1429) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1428) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1427) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1426) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1425) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1424) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1423) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1422) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1421) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1420) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1419) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1418) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1417) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1416) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1415) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1414) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1413) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1412) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1411) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1410) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1409) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1408) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1407) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1406) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1405) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1404) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1403) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1402) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1401) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1400) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1399) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1398) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1397) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1396) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1395) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1394) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1393) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1392) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1391) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1390) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1389) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1388) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1387) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1386) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1385) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1384) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1383) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1382) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1381) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1380) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1379) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1378) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1377) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1376) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1375) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1374) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1373) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1372) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1371) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1370) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1369) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1368) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1367) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1366) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1365) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1364) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1363) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1362) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1361) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1360) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1359) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1358) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1357) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1356) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1355) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1354) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1353) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1352) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1351) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1350) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1349) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1348) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1347) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1346) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1345) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1344) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1343) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1342) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1341) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1340) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1339) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1338) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1337) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1336) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1335) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1334) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1333) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1332) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1331) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1330) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1329) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1328) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1327) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1326) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1325) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1324) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1323) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1322) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1321) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1320) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1319) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1318) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1317) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1316) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1315) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1314) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1313) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1312) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1311) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1310) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1309) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1308) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1307) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1306) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1305) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1304) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1303) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1302) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1301) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1300) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1299) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1298) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1297) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1296) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1295) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1294) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1293) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1292) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1291) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1290) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1289) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1288) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1287) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1286) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1285) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1284) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1283) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1282) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1281) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1280) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1279) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1278) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1277) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1276) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1275) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1274) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1273) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1272) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1271) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1270) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1269) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1268) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1267) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1266) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1265) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1264) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1263) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1262) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1261) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1260) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1259) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1258) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1257) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1256) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1255) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1254) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1253) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1252) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1251) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1250) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1249) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1248) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1247) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1246) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1245) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1244) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1243) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1242) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1241) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1240) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1239) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1238) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1237) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1236) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1235) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1234) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1233) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1232) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1231) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1230) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1229) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1228) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1227) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1226) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1225) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1224) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1223) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1222) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1221) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1220) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1219) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1218) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1217) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1216) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1215) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1214) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1213) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1212) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1211) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1210) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1209) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1208) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1207) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1206) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1205) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1204) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1203) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1202) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1201) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1200) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1199) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1198) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1197) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1196) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1195) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1194) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1193) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1192) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1191) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1190) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1189) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1188) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1187) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1186) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1185) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1184) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1183) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1182) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1181) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1180) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1179) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1178) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1177) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1176) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1175) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1174) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1173) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1172) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1171) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1170) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1169) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1168) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1167) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1166) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1165) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1164) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1163) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1162) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1161) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1160) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1159) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1158) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1157) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1156) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1155) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1154) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1153) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1152) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1151) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1150) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1149) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1148) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1147) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1146) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1145) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1144) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1143) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1142) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1141) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1140) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1139) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1138) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1137) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1136) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1135) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1134) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1133) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1132) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1131) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1130) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1129) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1128) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1127) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1126) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1125) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1124) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1123) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1122) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1121) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1120) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1119) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1118) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1117) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1116) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1115) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1114) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1113) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1112) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1111) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1110) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1109) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1108) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1107) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1106) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1105) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1104) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1103) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1102) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1101) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1100) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1099) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1098) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1097) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1096) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1095) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1094) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1093) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1092) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1091) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1090) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1089) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1088) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1087) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1086) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1085) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1084) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1083) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1082) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1081) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1080) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1079) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1078) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1077) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1076) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1075) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1074) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1073) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1072) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1071) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1070) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1069) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1068) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1067) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1066) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1065) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1064) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1063) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1062) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1061) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1060) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1059) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1058) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1057) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1056) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1055) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1054) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1053) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1052) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1051) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1050) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1049) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1048) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1047) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1046) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1045) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1044) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1043) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1042) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1041) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1040) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1039) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1038) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1037) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1036) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1035) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1034) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1033) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1032) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1031) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1030) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1029) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1028) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1027) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1026) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1025) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1024) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1023) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1022) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1021) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1020) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1019) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1018) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1017) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1016) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1015) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1014) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1013) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1012) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1011) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1010) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1009) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1008) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1007) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1006) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1005) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1004) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1003) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1002) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1001) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1000) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(999) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(998) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(997) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(996) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(995) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(994) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(993) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(992) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(991) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(990) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(989) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(988) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(987) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(986) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(985) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(984) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(983) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(982) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(981) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(980) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(979) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(978) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(977) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(976) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(975) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(974) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(973) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(972) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(971) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(970) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(969) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(968) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(967) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(966) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(965) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(964) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(963) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(962) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(961) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(960) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(959) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(958) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(957) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(956) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(955) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(954) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(953) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(952) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(951) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(950) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(949) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(948) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(947) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(946) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(945) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(944) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(943) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(942) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(941) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(940) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(939) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(938) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(937) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(936) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(935) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(934) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(933) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(932) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(931) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(930) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(929) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(928) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(927) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(926) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(925) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(924) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(923) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(922) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(921) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(920) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(919) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(918) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(917) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(916) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(915) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(914) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(913) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(912) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(911) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(910) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(909) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(908) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(907) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(906) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(905) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(904) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(903) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(902) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(901) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(900) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(899) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(898) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(897) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(896) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(895) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(894) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(893) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(892) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(891) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(890) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(889) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(888) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(887) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(886) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(885) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(884) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(883) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(882) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(881) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(880) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(879) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(878) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(877) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(876) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(875) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(874) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(873) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(872) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(871) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(870) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(869) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(868) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(867) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(866) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(865) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(864) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(863) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(862) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(861) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(860) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(859) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(858) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(857) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(856) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(855) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(854) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(853) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(852) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(851) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(850) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(849) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(848) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(847) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(846) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(845) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(844) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(843) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(842) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(841) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(840) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(839) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(838) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(837) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(836) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(835) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(834) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(833) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(832) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(831) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(830) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(829) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(828) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(827) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(826) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(825) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(824) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(823) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(822) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(821) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(820) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(819) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(818) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(817) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(816) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(815) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(814) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(813) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(812) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(811) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(810) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(809) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(808) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(807) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(806) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(805) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(804) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(803) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(802) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(801) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(800) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(799) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(798) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(797) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(796) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(795) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(794) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(793) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(792) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(791) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(790) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(789) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(788) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(787) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(786) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(785) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(784) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(783) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(782) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(781) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(780) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(779) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(778) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(777) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(776) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(775) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(774) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(773) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(772) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(771) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(770) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(769) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(768) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(767) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(766) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(765) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(764) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(763) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(762) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(761) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(760) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(759) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(758) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(757) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(756) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(755) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(754) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(753) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(752) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(751) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(750) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(749) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(748) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(747) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(746) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(745) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(744) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(743) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(742) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(741) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(740) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(739) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(738) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(737) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(736) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(735) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(734) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(733) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(732) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(731) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(730) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(729) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(728) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(727) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(726) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(725) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(724) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(723) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(722) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(721) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(720) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(719) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(718) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(717) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(716) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(715) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(714) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(713) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(712) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(711) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(710) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(709) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(708) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(707) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(706) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(705) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(704) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(703) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(702) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(701) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(700) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(699) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(698) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(697) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(696) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(695) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(694) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(693) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(692) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(691) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(690) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(689) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(688) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(687) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(686) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(685) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(684) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(683) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(682) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(681) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(680) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(679) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(678) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(677) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(676) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(675) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(674) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(673) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(672) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(671) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(670) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(669) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(668) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(667) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(666) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(665) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(664) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(663) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(662) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(661) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(660) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(659) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(658) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(657) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(656) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(655) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(654) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(653) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(652) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(651) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(650) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(649) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(648) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(647) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(646) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(645) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(644) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(643) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(642) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(641) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(640) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(639) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(638) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(637) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(636) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(635) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(634) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(633) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(632) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(631) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(630) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(629) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(628) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(627) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(626) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(625) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(624) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(623) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(622) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(621) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(620) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(619) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(618) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(617) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(616) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(615) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(614) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(613) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(612) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(611) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(610) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(609) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(608) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(607) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(606) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(605) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(604) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(603) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(602) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(601) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(600) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(599) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(598) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(597) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(596) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(595) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(594) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(593) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(592) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(591) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(590) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(589) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(588) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(587) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(586) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(585) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(584) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(583) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(582) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(581) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(580) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(579) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(578) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(577) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(576) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(575) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(574) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(573) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(572) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(571) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(570) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(569) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(568) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(567) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(566) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(565) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(564) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(563) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(562) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(561) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(560) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(559) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(558) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(557) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(556) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(555) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(554) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(553) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(552) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(551) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(550) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(549) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(548) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(547) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(546) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(545) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(544) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(543) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(542) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(541) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(540) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(539) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(538) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(537) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(536) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(535) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(534) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(533) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(532) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(531) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(530) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(529) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(528) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(527) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(526) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(525) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(524) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(523) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(522) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(521) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(520) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(519) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(518) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(517) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(516) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(515) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(514) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(513) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(512) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(511) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(510) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(509) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(508) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(507) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(506) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(505) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(504) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(503) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(502) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(501) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(500) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(499) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(498) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(497) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(496) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(495) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(494) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(493) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(492) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(491) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(490) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(489) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(488) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(487) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(486) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(485) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(484) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(483) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(482) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(481) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(480) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(479) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(478) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(477) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(476) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(475) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(474) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(473) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(472) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(471) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(470) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(469) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(468) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(467) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(466) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(465) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(464) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(463) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(462) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(461) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(460) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(459) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(458) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(457) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(456) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(455) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(454) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(453) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(452) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(451) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(450) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(449) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(448) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(447) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(446) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(445) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(444) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(443) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(442) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(441) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(440) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(439) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(438) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(437) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(436) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(435) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(434) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(433) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(432) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(431) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(430) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(429) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(428) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(427) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(426) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(425) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(424) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(423) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(422) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(421) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(420) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(419) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(418) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(417) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(416) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(415) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(414) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(413) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(412) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(411) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(410) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(409) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(408) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(407) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(406) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(405) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(404) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(403) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(402) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(401) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(400) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(399) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(398) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(397) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(396) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(395) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(394) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(393) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(392) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(391) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(390) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(389) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(388) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(387) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(386) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(385) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(384) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(383) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(382) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(381) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(380) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(379) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(378) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(377) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(376) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(375) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(374) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(373) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(372) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(371) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(370) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(369) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(368) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(367) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(366) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(365) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(364) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(363) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(362) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(361) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(360) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(359) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(358) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(357) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(356) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(355) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(354) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(353) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(352) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(351) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(350) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(349) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(348) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(347) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(346) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(345) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(344) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(343) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(342) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(341) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(340) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(339) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(338) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(337) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(336) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(335) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(334) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(333) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(332) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(331) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(330) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(329) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(328) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(327) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(326) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(325) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(324) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(323) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(322) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(321) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(320) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(319) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(318) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(317) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(316) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(315) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(314) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(313) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(312) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(311) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(310) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(309) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(308) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(307) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(306) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(305) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(304) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(303) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(302) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(301) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(300) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(299) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(298) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(297) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(296) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(295) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(294) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(293) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(292) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(291) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(290) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(289) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(288) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(287) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(286) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(285) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(284) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(283) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(282) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(281) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(280) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(279) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(278) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(277) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(276) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(275) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(274) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(273) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(272) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(271) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(270) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(269) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(268) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(267) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(266) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(265) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(264) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(263) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(262) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(261) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(260) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(259) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(258) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(257) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(256) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(255) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(254) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(253) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(252) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(251) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(250) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(249) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(248) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(247) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(246) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(245) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(244) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(243) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(242) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(241) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(240) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(239) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(238) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(237) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(236) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(235) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(234) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(233) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(232) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(231) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(230) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(229) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(228) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(227) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(226) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(225) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(224) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(223) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(222) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(221) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(220) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(219) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(218) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(217) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(216) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(215) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(214) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(213) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(212) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(211) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(210) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(209) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(208) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(207) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(206) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(205) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(204) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(203) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(202) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(201) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(200) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(199) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(198) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(197) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(196) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(195) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(194) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(193) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(192) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(191) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(190) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(189) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(188) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(187) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(186) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(185) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(184) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(183) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(182) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(181) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(180) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(179) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(178) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(177) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(176) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(175) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(174) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(173) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(172) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(171) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(170) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(169) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(168) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(167) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(166) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(165) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(164) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(163) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(162) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(161) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(160) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(159) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(158) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(157) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(156) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(155) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(154) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(153) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(152) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(151) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(150) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(149) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(148) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(147) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(146) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(145) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(144) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(143) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(142) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(141) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(140) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(139) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(138) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(137) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(136) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(135) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(134) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(133) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(132) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(131) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(130) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(129) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(128) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(127) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(126) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(125) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(124) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(123) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(122) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(121) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(120) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(119) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(118) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(117) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(116) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(115) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(114) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(113) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(112) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(111) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(110) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(109) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(108) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(107) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(106) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(105) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(104) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(103) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(102) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(101) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(100) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(99) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(98) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(97) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(96) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(95) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(94) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(93) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(92) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(91) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(90) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(89) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(88) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(87) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(86) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(85) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(84) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(83) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(82) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(81) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(80) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(79) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(78) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(77) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(76) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(75) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(74) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(73) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(72) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(71) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(70) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(69) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(68) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(67) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(66) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(65) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(64) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(63) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(62) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(61) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(60) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(59) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(58) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(57) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(56) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(55) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(54) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(53) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(52) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(51) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(50) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(49) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(48) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(47) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(46) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(45) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(44) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(43) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(42) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(41) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(40) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(39) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(38) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(37) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(36) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(35) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(34) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(33) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(32) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(31) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(30) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(29) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(28) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(27) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(26) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(25) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(24) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(23) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(22) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(21) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(20) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(19) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(18) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(17) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(16) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(15) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(14) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(13) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(12) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(11) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(10) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(9) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(8) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(7) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(6) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(5) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(0) <= \<const0>\;
  axi_c2c_aurora_tx_tvalid <= \<const0>\;
  axi_c2c_config_error_out <= \<const0>\;
  axi_c2c_link_error_out <= \<const0>\;
  axi_c2c_lnk_hndlr_in_progress <= \<const0>\;
  axi_c2c_s2m_intr_out(3) <= \<const0>\;
  axi_c2c_s2m_intr_out(2) <= \<const0>\;
  axi_c2c_s2m_intr_out(1) <= \<const0>\;
  axi_c2c_s2m_intr_out(0) <= \<const0>\;
  axi_c2c_selio_tx_clk_out <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(16) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(15) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(14) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(13) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(12) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(11) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(10) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(9) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(8) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(7) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(6) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(5) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(4) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(3) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(2) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(1) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(0) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(16) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(15) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(14) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(13) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(12) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(11) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(10) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(9) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(8) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(7) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(6) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(5) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(4) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(3) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(2) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(1) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(0) <= \<const0>\;
  m_aclk_out <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1 downto 0) <= \^m_axi_arsize\(1 downto 0);
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1 downto 0) <= \^m_axi_awsize\(1 downto 0);
  m_axi_lite_araddr(31) <= \<const0>\;
  m_axi_lite_araddr(30) <= \<const0>\;
  m_axi_lite_araddr(29) <= \<const0>\;
  m_axi_lite_araddr(28) <= \<const0>\;
  m_axi_lite_araddr(27) <= \<const0>\;
  m_axi_lite_araddr(26) <= \<const0>\;
  m_axi_lite_araddr(25) <= \<const0>\;
  m_axi_lite_araddr(24) <= \<const0>\;
  m_axi_lite_araddr(23) <= \<const0>\;
  m_axi_lite_araddr(22) <= \<const0>\;
  m_axi_lite_araddr(21) <= \<const0>\;
  m_axi_lite_araddr(20) <= \<const0>\;
  m_axi_lite_araddr(19) <= \<const0>\;
  m_axi_lite_araddr(18) <= \<const0>\;
  m_axi_lite_araddr(17) <= \<const0>\;
  m_axi_lite_araddr(16) <= \<const0>\;
  m_axi_lite_araddr(15) <= \<const0>\;
  m_axi_lite_araddr(14) <= \<const0>\;
  m_axi_lite_araddr(13) <= \<const0>\;
  m_axi_lite_araddr(12) <= \<const0>\;
  m_axi_lite_araddr(11) <= \<const0>\;
  m_axi_lite_araddr(10) <= \<const0>\;
  m_axi_lite_araddr(9) <= \<const0>\;
  m_axi_lite_araddr(8) <= \<const0>\;
  m_axi_lite_araddr(7) <= \<const0>\;
  m_axi_lite_araddr(6) <= \<const0>\;
  m_axi_lite_araddr(5) <= \<const0>\;
  m_axi_lite_araddr(4) <= \<const0>\;
  m_axi_lite_araddr(3) <= \<const0>\;
  m_axi_lite_araddr(2) <= \<const0>\;
  m_axi_lite_araddr(1) <= \<const0>\;
  m_axi_lite_araddr(0) <= \<const0>\;
  m_axi_lite_arprot(1) <= \<const0>\;
  m_axi_lite_arprot(0) <= \<const0>\;
  m_axi_lite_arvalid <= \<const0>\;
  m_axi_lite_awaddr(31) <= \<const0>\;
  m_axi_lite_awaddr(30) <= \<const0>\;
  m_axi_lite_awaddr(29) <= \<const0>\;
  m_axi_lite_awaddr(28) <= \<const0>\;
  m_axi_lite_awaddr(27) <= \<const0>\;
  m_axi_lite_awaddr(26) <= \<const0>\;
  m_axi_lite_awaddr(25) <= \<const0>\;
  m_axi_lite_awaddr(24) <= \<const0>\;
  m_axi_lite_awaddr(23) <= \<const0>\;
  m_axi_lite_awaddr(22) <= \<const0>\;
  m_axi_lite_awaddr(21) <= \<const0>\;
  m_axi_lite_awaddr(20) <= \<const0>\;
  m_axi_lite_awaddr(19) <= \<const0>\;
  m_axi_lite_awaddr(18) <= \<const0>\;
  m_axi_lite_awaddr(17) <= \<const0>\;
  m_axi_lite_awaddr(16) <= \<const0>\;
  m_axi_lite_awaddr(15) <= \<const0>\;
  m_axi_lite_awaddr(14) <= \<const0>\;
  m_axi_lite_awaddr(13) <= \<const0>\;
  m_axi_lite_awaddr(12) <= \<const0>\;
  m_axi_lite_awaddr(11) <= \<const0>\;
  m_axi_lite_awaddr(10) <= \<const0>\;
  m_axi_lite_awaddr(9) <= \<const0>\;
  m_axi_lite_awaddr(8) <= \<const0>\;
  m_axi_lite_awaddr(7) <= \<const0>\;
  m_axi_lite_awaddr(6) <= \<const0>\;
  m_axi_lite_awaddr(5) <= \<const0>\;
  m_axi_lite_awaddr(4) <= \<const0>\;
  m_axi_lite_awaddr(3) <= \<const0>\;
  m_axi_lite_awaddr(2) <= \<const0>\;
  m_axi_lite_awaddr(1) <= \<const0>\;
  m_axi_lite_awaddr(0) <= \<const0>\;
  m_axi_lite_awprot(1) <= \<const0>\;
  m_axi_lite_awprot(0) <= \<const0>\;
  m_axi_lite_awvalid <= \<const0>\;
  m_axi_lite_bready <= \<const0>\;
  m_axi_lite_rready <= \<const0>\;
  m_axi_lite_wdata(31) <= \<const0>\;
  m_axi_lite_wdata(30) <= \<const0>\;
  m_axi_lite_wdata(29) <= \<const0>\;
  m_axi_lite_wdata(28) <= \<const0>\;
  m_axi_lite_wdata(27) <= \<const0>\;
  m_axi_lite_wdata(26) <= \<const0>\;
  m_axi_lite_wdata(25) <= \<const0>\;
  m_axi_lite_wdata(24) <= \<const0>\;
  m_axi_lite_wdata(23) <= \<const0>\;
  m_axi_lite_wdata(22) <= \<const0>\;
  m_axi_lite_wdata(21) <= \<const0>\;
  m_axi_lite_wdata(20) <= \<const0>\;
  m_axi_lite_wdata(19) <= \<const0>\;
  m_axi_lite_wdata(18) <= \<const0>\;
  m_axi_lite_wdata(17) <= \<const0>\;
  m_axi_lite_wdata(16) <= \<const0>\;
  m_axi_lite_wdata(15) <= \<const0>\;
  m_axi_lite_wdata(14) <= \<const0>\;
  m_axi_lite_wdata(13) <= \<const0>\;
  m_axi_lite_wdata(12) <= \<const0>\;
  m_axi_lite_wdata(11) <= \<const0>\;
  m_axi_lite_wdata(10) <= \<const0>\;
  m_axi_lite_wdata(9) <= \<const0>\;
  m_axi_lite_wdata(8) <= \<const0>\;
  m_axi_lite_wdata(7) <= \<const0>\;
  m_axi_lite_wdata(6) <= \<const0>\;
  m_axi_lite_wdata(5) <= \<const0>\;
  m_axi_lite_wdata(4) <= \<const0>\;
  m_axi_lite_wdata(3) <= \<const0>\;
  m_axi_lite_wdata(2) <= \<const0>\;
  m_axi_lite_wdata(1) <= \<const0>\;
  m_axi_lite_wdata(0) <= \<const0>\;
  m_axi_lite_wstrb(3) <= \<const0>\;
  m_axi_lite_wstrb(2) <= \<const0>\;
  m_axi_lite_wstrb(1) <= \<const0>\;
  m_axi_lite_wstrb(0) <= \<const0>\;
  m_axi_lite_wvalid <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(11) <= \<const0>\;
  s_axi_bid(10) <= \<const0>\;
  s_axi_bid(9) <= \<const0>\;
  s_axi_bid(8) <= \<const0>\;
  s_axi_bid(7) <= \<const0>\;
  s_axi_bid(6) <= \<const0>\;
  s_axi_bid(5) <= \<const0>\;
  s_axi_bid(4) <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(11) <= \<const0>\;
  s_axi_rid(10) <= \<const0>\;
  s_axi_rid(9) <= \<const0>\;
  s_axi_rid(8) <= \<const0>\;
  s_axi_rid(7) <= \<const0>\;
  s_axi_rid(6) <= \<const0>\;
  s_axi_rid(5) <= \<const0>\;
  s_axi_rid(4) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\axi_lite_master_gen.axi_chip2chip_lite_master_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_lite_master
     port map (
      Q(19 downto 0) => axi_lite_rx_data(19 downto 0),
      SR(0) => lite_sync_reset,
      axi_lite_rx_valid => axi_lite_rx_valid,
      ch1_ready_out_reg => s_axi_lite_arready,
      ch2_ready_out_reg => s_axi_lite_wready,
      clk_ph_out => rx_user_clk,
      dout(3 downto 0) => axi_lite_tx_data(3 downto 0),
      empty => \axi_chip2chip_lite_master_tx_fifo/fifo_empty\,
      fifo_reset_reg_0 => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_33\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_17\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_16\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_15\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_14\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_13\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_12\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_11\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_10\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_9\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_8\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_23\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_22\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_21\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_20\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_19\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_18\,
      rd_en => \axi_chip2chip_lite_master_tx_fifo/fifo_re\,
      rx_user_reset => rx_user_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(31 downto 0) => s_axi_lite_araddr(31 downto 0),
      s_axi_lite_arprot(1 downto 0) => s_axi_lite_arprot(1 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(31 downto 0) => s_axi_lite_awaddr(31 downto 0),
      s_axi_lite_awprot(1 downto 0) => s_axi_lite_awprot(1 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wstrb(3 downto 0) => s_axi_lite_wstrb(3 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      \state_reg[0]\(0) => s_axi_lite_bvalid,
      \state_reg[0]_0\(0) => s_axi_lite_rvalid,
      \storage_data1_reg[33]\(33 downto 32) => s_axi_lite_rresp(1 downto 0),
      \storage_data1_reg[33]\(31 downto 0) => s_axi_lite_rdata(31 downto 0)
    );
\axi_lite_master_gen.reset_sync_lite_mst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_reset_sync
     port map (
      SR(0) => lite_sync_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      sync_reset_out_reg_0 => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_34\
    );
\slave_fpga_gen.axi_chip2chip_slave_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_slave
     port map (
      AR(0) => \slave_sio_phy.mmcm_idelay_reset\,
      D(0) => p_1_in0,
      E(0) => \axi_chip2chip_ch0_ctrl_inst/sync_intr_sent\,
      Q(19 downto 0) => axi_lite_rx_data(19 downto 0),
      SR(0) => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_29\,
      axi_c2c_m2s_intr_out(3 downto 0) => axi_c2c_m2s_intr_out(3 downto 0),
      axi_c2c_s2m_intr_in(3 downto 0) => axi_c2c_s2m_intr_in(3 downto 0),
      axi_lite_rx_valid => axi_lite_rx_valid,
      \calib_intr_gen.intr_flop_reg\ => \slave_fpga_gen.axi_chip2chip_slave_inst_n_152\,
      \calib_intr_gen.intr_flop_reg_0\ => \slave_fpga_gen.axi_chip2chip_slave_inst_n_154\,
      \calib_intr_gen.send_calib_reg\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_31\,
      \calib_intr_gen.send_ch0_reg\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_30\,
      \calib_intr_gen.send_intr_reg\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_35\,
      \calib_intr_gen.tx_ch0_data_reg[10]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_17\,
      \calib_intr_gen.tx_ch0_data_reg[11]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_16\,
      \calib_intr_gen.tx_ch0_data_reg[12]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_15\,
      \calib_intr_gen.tx_ch0_data_reg[13]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_14\,
      \calib_intr_gen.tx_ch0_data_reg[14]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_13\,
      \calib_intr_gen.tx_ch0_data_reg[15]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_12\,
      \calib_intr_gen.tx_ch0_data_reg[16]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_11\,
      \calib_intr_gen.tx_ch0_data_reg[17]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_10\,
      \calib_intr_gen.tx_ch0_data_reg[18]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_9\,
      \calib_intr_gen.tx_ch0_data_reg[19]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_8\,
      \calib_intr_gen.tx_ch0_data_reg[3]\(3 downto 0) => axi_lite_tx_data(3 downto 0),
      \calib_intr_gen.tx_ch0_data_reg[4]\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_28\,
      \calib_intr_gen.tx_ch0_data_reg[4]_0\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_23\,
      \calib_intr_gen.tx_ch0_data_reg[5]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_22\,
      \calib_intr_gen.tx_ch0_data_reg[6]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_21\,
      \calib_intr_gen.tx_ch0_data_reg[7]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_20\,
      \calib_intr_gen.tx_ch0_data_reg[8]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_19\,
      \calib_intr_gen.tx_ch0_data_reg[9]\ => \axi_lite_master_gen.axi_chip2chip_lite_master_inst_n_18\,
      clk_ph_out => rx_user_clk,
      data_out(33 downto 0) => rx_user_data(33 downto 0),
      din(46 downto 15) => m_axi_rdata(31 downto 0),
      din(14 downto 13) => m_axi_rresp(1 downto 0),
      din(12) => m_axi_rlast,
      din(11 downto 0) => m_axi_rid(11 downto 0),
      dout(55 downto 24) => m_axi_awaddr(31 downto 0),
      dout(23 downto 22) => m_axi_awburst(1 downto 0),
      dout(21 downto 20) => \^m_axi_awsize\(1 downto 0),
      dout(19 downto 12) => m_axi_awlen(7 downto 0),
      dout(11 downto 0) => m_axi_awid(11 downto 0),
      empty => \axi_chip2chip_lite_master_tx_fifo/fifo_empty\,
      \gen_rd_b.doutb_reg_reg_pipe_4_reg\(13 downto 12) => m_axi_bresp(1 downto 0),
      \gen_rd_b.doutb_reg_reg_pipe_4_reg\(11 downto 0) => m_axi_bid(11 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\(55 downto 24) => m_axi_araddr(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\(23 downto 22) => m_axi_arburst(1 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\(21 downto 20) => \^m_axi_arsize\(1 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\(19 downto 12) => m_axi_arlen(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\(11 downto 0) => m_axi_arid(11 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(37 downto 6) => m_axi_wdata(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(5 downto 2) => m_axi_wstrb(3 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(1) => m_axi_wlast,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(0) => m_axi_wuser(0),
      m_aclk => m_aclk,
      m_aresetn => m_aresetn,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      rd_en => \axi_chip2chip_lite_master_tx_fifo/fifo_re\,
      \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg_0\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_33\,
      rx_phy_ready => rx_phy_ready,
      rx_user_reset => rx_user_reset,
      \sio_io_stage.tdm_user_data_flop_reg[33]_0\(33 downto 0) => tx_user_data(33 downto 0),
      tx_ch0_valid => tx_ch0_valid,
      tx_phy_ctrl(1 downto 0) => tx_phy_ctrl(2 downto 1),
      tx_phy_ready => tx_phy_ready
    );
\slave_fpga_gen.axi_chip2chip_slave_phy_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6_phy_if
     port map (
      D(1) => axi_c2c_link_status_out,
      D(0) => axi_c2c_multi_bit_error_out,
      E(0) => \axi_chip2chip_ch0_ctrl_inst/sync_intr_sent\,
      Q(33 downto 0) => rx_user_data(33 downto 0),
      SR(0) => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_29\,
      axi_c2c_selio_rx_data_in(16 downto 0) => axi_c2c_selio_rx_data_in(16 downto 0),
      axi_c2c_selio_rx_diff_clk_in_n => axi_c2c_selio_rx_diff_clk_in_n,
      axi_c2c_selio_rx_diff_clk_in_p => axi_c2c_selio_rx_diff_clk_in_p,
      axi_c2c_selio_tx_data_out(16 downto 0) => axi_c2c_selio_tx_data_out(16 downto 0),
      \axi_c2c_selio_tx_data_out[16]\(33 downto 0) => tx_user_data(33 downto 0),
      axi_c2c_selio_tx_diff_clk_out_n => axi_c2c_selio_tx_diff_clk_out_n,
      axi_c2c_selio_tx_diff_clk_out_p => axi_c2c_selio_tx_diff_clk_out_p,
      \calib_intr_gen.send_ch0_reg\ => \slave_fpga_gen.axi_chip2chip_slave_inst_n_154\,
      \calib_intr_gen.sync_intr_sent_reg[0]\ => \slave_fpga_gen.axi_chip2chip_slave_inst_n_152\,
      \calib_intr_gen.tx_ch0_valid_reg\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_35\,
      clk_ph_out => rx_user_clk,
      idelay_ref_clk => idelay_ref_clk,
      m_aclk => m_aclk,
      m_aresetn => m_aresetn,
      reset => \slave_sio_phy.mmcm_idelay_reset\,
      rx_phy_ready => rx_phy_ready,
      rx_phy_ready_reg => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_33\,
      rx_user_reset => rx_user_reset,
      \sync_flop_2_reg[1]\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_34\,
      sync_reset_out_reg(0) => p_1_in0,
      tx_ch0_valid => tx_ch0_valid,
      \tx_phy_ctrl_reg[0]\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_28\,
      \tx_phy_ctrl_reg[0]_0\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_31\,
      \tx_phy_ctrl_reg[1]\ => \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_30\,
      \tx_phy_ctrl_reg[2]\(1 downto 0) => tx_phy_ctrl(2 downto 1),
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    m_aclk : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 16 downto 0 );
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 16 downto 0 );
    axi_c2c_selio_tx_diff_clk_out_p : out STD_LOGIC;
    axi_c2c_selio_tx_diff_clk_out_n : out STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_p : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_n : in STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_chip2chip_partner,axi_chip2chip_v5_0_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_chip2chip_v5_0_6,Vivado 2019.1.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_aurora_do_cc_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_aurora_pma_init_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_aurora_reset_pb_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_aurora_tx_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_config_error_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_link_error_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_lnk_hndlr_in_progress_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_aclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 4095 downto 0 );
  signal NLW_inst_axi_c2c_s2m_intr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_inst_m_axi_lite_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of inst : label is 2;
  attribute ADDR_MUX_RATIO_ID_WID_0_TO_12 : integer;
  attribute ADDR_MUX_RATIO_ID_WID_0_TO_12 of inst : label is 2;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of inst : label is 56;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of inst : label is 0;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of inst : label is 1;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of inst : label is 56;
  attribute AR_CH_FC : integer;
  attribute AR_CH_FC of inst : label is 128;
  attribute AR_CH_FIFO_DEPTH : integer;
  attribute AR_CH_FIFO_DEPTH of inst : label is 256;
  attribute AR_CH_PTR_WIDTH : integer;
  attribute AR_CH_PTR_WIDTH of inst : label is 8;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of inst : label is 2;
  attribute AW_CH_FC : integer;
  attribute AW_CH_FC of inst : label is 128;
  attribute AW_CH_FIFO_DEPTH : integer;
  attribute AW_CH_FIFO_DEPTH of inst : label is 256;
  attribute AW_CH_PTR_WIDTH : integer;
  attribute AW_CH_PTR_WIDTH of inst : label is 8;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of inst : label is 20;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of inst : label is 14;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of inst : label is 14;
  attribute BR_CH_FC : integer;
  attribute BR_CH_FC of inst : label is 128;
  attribute BR_CH_FIFO_DEPTH : integer;
  attribute BR_CH_FIFO_DEPTH of inst : label is 256;
  attribute BR_CH_PTR_WIDTH : integer;
  attribute BR_CH_PTR_WIDTH of inst : label is 8;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of inst : label is 4096;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of inst : label is 2;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of inst : label is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 12;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of inst : label is 8;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of inst : label is 4;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of inst : label is 3;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of inst : label is 2;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of inst : label is 4;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of inst : label is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of inst : label is 0;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of inst : label is 0;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of inst : label is 1;
  attribute C_EN_AXI_LINK_HNDLR : integer;
  attribute C_EN_AXI_LINK_HNDLR of inst : label is 0;
  attribute C_EN_LEGACY_MODE : integer;
  attribute C_EN_LEGACY_MODE of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "spartan7";
  attribute C_FIFO_DEPTH_LH : integer;
  attribute C_FIFO_DEPTH_LH of inst : label is 256;
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of inst : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of inst : label is "axi_c2c";
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of inst : label is 1;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of inst : label is 1;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of inst : label is 4;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of inst : label is 0;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of inst : label is 36;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of inst : label is 0;
  attribute C_RD_CNTR_WIDTH : integer;
  attribute C_RD_CNTR_WIDTH of inst : label is 8;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of inst : label is 1;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of inst : label is 100;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of inst : label is 17;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of inst : label is 0;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of inst : label is 3;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of inst : label is 1;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of inst : label is 0;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of inst : label is 2;
  attribute C_WR_CNTR_WIDTH : integer;
  attribute C_WR_CNTR_WIDTH of inst : label is 8;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of inst : label is 2;
  attribute DATA_MUX_RATIO_ID_WID_0_TO_12 : integer;
  attribute DATA_MUX_RATIO_ID_WID_0_TO_12 of inst : label is 2;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EN_ECC : integer;
  attribute EN_ECC of inst : label is 1;
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of inst : label is 3;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of inst : label is 34;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of inst : label is 3;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of inst : label is 47;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of inst : label is 1;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of inst : label is 3;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of inst : label is 2;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of inst : label is 48;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of inst : label is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of inst : label is 1;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of inst : label is 38;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of inst : label is 2;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of inst : label is 1;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of inst : label is 38;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_c2c_selio_rx_diff_clk_in_n : signal is "xilinx.com:signal:clock:1.0 axi_c2c_selio_rx_diff_clk_in_n CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_c2c_selio_rx_diff_clk_in_n : signal is "XIL_INTERFACENAME axi_c2c_selio_rx_diff_clk_in_n, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_c2c_selio_rx_diff_clk_in_p : signal is "xilinx.com:signal:clock:1.0 axi_c2c_selio_rx_diff_clk_in_p CLK";
  attribute X_INTERFACE_PARAMETER of axi_c2c_selio_rx_diff_clk_in_p : signal is "XIL_INTERFACENAME axi_c2c_selio_rx_diff_clk_in_p, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_c2c_selio_tx_diff_clk_out_n : signal is "xilinx.com:signal:clock:1.0 axi_c2c_selio_tx_diff_clk_out_n CLK";
  attribute X_INTERFACE_PARAMETER of axi_c2c_selio_tx_diff_clk_out_n : signal is "XIL_INTERFACENAME axi_c2c_selio_tx_diff_clk_out_n, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_c2c_selio_tx_diff_clk_out_p : signal is "xilinx.com:signal:clock:1.0 axi_c2c_selio_tx_diff_clk_out_p CLK";
  attribute X_INTERFACE_PARAMETER of axi_c2c_selio_tx_diff_clk_out_p : signal is "XIL_INTERFACENAME axi_c2c_selio_tx_diff_clk_out_p, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of idelay_ref_clk : signal is "xilinx.com:signal:clock:1.0 idelay_ref_clk CLK";
  attribute X_INTERFACE_PARAMETER of idelay_ref_clk : signal is "XIL_INTERFACENAME idelay_ref_clk, FREQ_HZ 200000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_aclk : signal is "xilinx.com:signal:clock:1.0 m_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m_aclk : signal is "XIL_INTERFACENAME m_aclk, ASSOCIATED_BUSIF m_axi, ASSOCIATED_RESET m_aresetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_aresetn : signal is "xilinx.com:signal:reset:1.0 m_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m_aresetn : signal is "XIL_INTERFACENAME m_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME m_axi, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, MAX_BURST_LENGTH 256, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi WVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_lite_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_aclk : signal is "XIL_INTERFACENAME s_axi_lite_aclk, ASSOCIATED_BUSIF s_axi_lite, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_rready : signal is "XIL_INTERFACENAME s_axi_lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 m_axi BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 m_axi RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi WSTRB";
  attribute X_INTERFACE_INFO of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARADDR";
  attribute X_INTERFACE_INFO of s_axi_lite_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARPROT";
  attribute X_INTERFACE_INFO of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWADDR";
  attribute X_INTERFACE_INFO of s_axi_lite_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWPROT";
  attribute X_INTERFACE_INFO of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BRESP";
  attribute X_INTERFACE_INFO of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RDATA";
  attribute X_INTERFACE_INFO of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RRESP";
  attribute X_INTERFACE_INFO of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WDATA";
  attribute X_INTERFACE_INFO of s_axi_lite_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_6
     port map (
      aurora_do_cc => NLW_inst_aurora_do_cc_UNCONNECTED,
      aurora_init_clk => '0',
      aurora_mmcm_not_locked => '0',
      aurora_pma_init_in => '0',
      aurora_pma_init_out => NLW_inst_aurora_pma_init_out_UNCONNECTED,
      aurora_reset_pb => NLW_inst_aurora_reset_pb_UNCONNECTED,
      axi_c2c_aurora_channel_up => '0',
      axi_c2c_aurora_rx_tdata(4095 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_c2c_aurora_rx_tvalid => '0',
      axi_c2c_aurora_tx_tdata(4095 downto 0) => NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED(4095 downto 0),
      axi_c2c_aurora_tx_tready => '0',
      axi_c2c_aurora_tx_tvalid => NLW_inst_axi_c2c_aurora_tx_tvalid_UNCONNECTED,
      axi_c2c_config_error_out => NLW_inst_axi_c2c_config_error_out_UNCONNECTED,
      axi_c2c_link_error_out => NLW_inst_axi_c2c_link_error_out_UNCONNECTED,
      axi_c2c_link_status_out => axi_c2c_link_status_out,
      axi_c2c_lnk_hndlr_in_progress => NLW_inst_axi_c2c_lnk_hndlr_in_progress_UNCONNECTED,
      axi_c2c_m2s_intr_in(3 downto 0) => B"0000",
      axi_c2c_m2s_intr_out(3 downto 0) => axi_c2c_m2s_intr_out(3 downto 0),
      axi_c2c_multi_bit_error_out => axi_c2c_multi_bit_error_out,
      axi_c2c_phy_clk => '0',
      axi_c2c_s2m_intr_in(3 downto 0) => axi_c2c_s2m_intr_in(3 downto 0),
      axi_c2c_s2m_intr_out(3 downto 0) => NLW_inst_axi_c2c_s2m_intr_out_UNCONNECTED(3 downto 0),
      axi_c2c_selio_rx_clk_in => '0',
      axi_c2c_selio_rx_data_in(16 downto 0) => axi_c2c_selio_rx_data_in(16 downto 0),
      axi_c2c_selio_rx_diff_clk_in_n => axi_c2c_selio_rx_diff_clk_in_n,
      axi_c2c_selio_rx_diff_clk_in_p => axi_c2c_selio_rx_diff_clk_in_p,
      axi_c2c_selio_rx_diff_data_in_n(16 downto 0) => B"00000000000000000",
      axi_c2c_selio_rx_diff_data_in_p(16 downto 0) => B"00000000000000000",
      axi_c2c_selio_tx_clk_out => NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED,
      axi_c2c_selio_tx_data_out(16 downto 0) => axi_c2c_selio_tx_data_out(16 downto 0),
      axi_c2c_selio_tx_diff_clk_out_n => axi_c2c_selio_tx_diff_clk_out_n,
      axi_c2c_selio_tx_diff_clk_out_p => axi_c2c_selio_tx_diff_clk_out_p,
      axi_c2c_selio_tx_diff_data_out_n(16 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED(16 downto 0),
      axi_c2c_selio_tx_diff_data_out_p(16 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED(16 downto 0),
      idelay_ref_clk => idelay_ref_clk,
      m_aclk => m_aclk,
      m_aclk_out => NLW_inst_m_aclk_out_UNCONNECTED,
      m_aresetn => m_aresetn,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arid(11 downto 0) => m_axi_arid(11 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awid(11 downto 0) => m_axi_awid(11 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(11 downto 0) => m_axi_bid(11 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_lite_aclk => '0',
      m_axi_lite_araddr(31 downto 0) => NLW_inst_m_axi_lite_araddr_UNCONNECTED(31 downto 0),
      m_axi_lite_arprot(1 downto 0) => NLW_inst_m_axi_lite_arprot_UNCONNECTED(1 downto 0),
      m_axi_lite_arready => '0',
      m_axi_lite_arvalid => NLW_inst_m_axi_lite_arvalid_UNCONNECTED,
      m_axi_lite_awaddr(31 downto 0) => NLW_inst_m_axi_lite_awaddr_UNCONNECTED(31 downto 0),
      m_axi_lite_awprot(1 downto 0) => NLW_inst_m_axi_lite_awprot_UNCONNECTED(1 downto 0),
      m_axi_lite_awready => '0',
      m_axi_lite_awvalid => NLW_inst_m_axi_lite_awvalid_UNCONNECTED,
      m_axi_lite_bready => NLW_inst_m_axi_lite_bready_UNCONNECTED,
      m_axi_lite_bresp(1 downto 0) => B"00",
      m_axi_lite_bvalid => '0',
      m_axi_lite_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_lite_rready => NLW_inst_m_axi_lite_rready_UNCONNECTED,
      m_axi_lite_rresp(1 downto 0) => B"00",
      m_axi_lite_rvalid => '0',
      m_axi_lite_wdata(31 downto 0) => NLW_inst_m_axi_lite_wdata_UNCONNECTED(31 downto 0),
      m_axi_lite_wready => '0',
      m_axi_lite_wstrb(3 downto 0) => NLW_inst_m_axi_lite_wstrb_UNCONNECTED(3 downto 0),
      m_axi_lite_wvalid => NLW_inst_m_axi_lite_wvalid_UNCONNECTED,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(11 downto 0) => m_axi_rid(11 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_aclk => '0',
      s_aresetn => '1',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(11 downto 0) => B"000000000000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_inst_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(11 downto 0) => B"000000000000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_inst_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(11 downto 0) => NLW_inst_s_axi_bid_UNCONNECTED(11 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(31 downto 0) => s_axi_lite_araddr(31 downto 0),
      s_axi_lite_arprot(1 downto 0) => s_axi_lite_arprot(1 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(31 downto 0) => s_axi_lite_awaddr(31 downto 0),
      s_axi_lite_awprot(1 downto 0) => s_axi_lite_awprot(1 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wstrb(3 downto 0) => s_axi_lite_wstrb(3 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axi_rdata(31 downto 0) => NLW_inst_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(11 downto 0) => NLW_inst_s_axi_rid_UNCONNECTED(11 downto 0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0'
    );
end STRUCTURE;
