
IEB_basic_functionality.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08006e70  08006e70  00016e70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007260  08007260  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007260  08007260  00017260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007268  08007268  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007268  08007268  00017268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800726c  0800726c  0001726c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007270  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  2000000c  0800727c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  0800727c  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fffe  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000209c  00000000  00000000  00030032  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  000320d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ce0  00000000  00000000  00032e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001289a  00000000  00000000  00033b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001126a  00000000  00000000  000463f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00072512  00000000  00000000  0005765c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c9b6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003420  00000000  00000000  000c9bc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006e54 	.word	0x08006e54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08006e54 	.word	0x08006e54

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	1c10      	adds	r0, r2, #0
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	1c19      	adds	r1, r3, #0
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 f865 	bl	80014d4 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 ffaf 	bl	8001378 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 f857 	bl	80014d4 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 f84d 	bl	80014d4 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ffd1 	bl	80013f0 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 ffc7 	bl	80013f0 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_uldivmod>:
 8000470:	2b00      	cmp	r3, #0
 8000472:	d111      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000474:	2a00      	cmp	r2, #0
 8000476:	d10f      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000478:	2900      	cmp	r1, #0
 800047a:	d100      	bne.n	800047e <__aeabi_uldivmod+0xe>
 800047c:	2800      	cmp	r0, #0
 800047e:	d002      	beq.n	8000486 <__aeabi_uldivmod+0x16>
 8000480:	2100      	movs	r1, #0
 8000482:	43c9      	mvns	r1, r1
 8000484:	1c08      	adds	r0, r1, #0
 8000486:	b407      	push	{r0, r1, r2}
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <__aeabi_uldivmod+0x24>)
 800048a:	a102      	add	r1, pc, #8	; (adr r1, 8000494 <__aeabi_uldivmod+0x24>)
 800048c:	1840      	adds	r0, r0, r1
 800048e:	9002      	str	r0, [sp, #8]
 8000490:	bd03      	pop	{r0, r1, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	ffffff5d 	.word	0xffffff5d
 8000498:	b403      	push	{r0, r1}
 800049a:	4668      	mov	r0, sp
 800049c:	b501      	push	{r0, lr}
 800049e:	9802      	ldr	r0, [sp, #8]
 80004a0:	f000 f84c 	bl	800053c <__udivmoddi4>
 80004a4:	9b01      	ldr	r3, [sp, #4]
 80004a6:	469e      	mov	lr, r3
 80004a8:	b002      	add	sp, #8
 80004aa:	bc0c      	pop	{r2, r3}
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)

080004b0 <__aeabi_lmul>:
 80004b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b2:	0415      	lsls	r5, r2, #16
 80004b4:	0c2d      	lsrs	r5, r5, #16
 80004b6:	000f      	movs	r7, r1
 80004b8:	0001      	movs	r1, r0
 80004ba:	002e      	movs	r6, r5
 80004bc:	46c6      	mov	lr, r8
 80004be:	4684      	mov	ip, r0
 80004c0:	0400      	lsls	r0, r0, #16
 80004c2:	0c14      	lsrs	r4, r2, #16
 80004c4:	0c00      	lsrs	r0, r0, #16
 80004c6:	0c09      	lsrs	r1, r1, #16
 80004c8:	4346      	muls	r6, r0
 80004ca:	434d      	muls	r5, r1
 80004cc:	4360      	muls	r0, r4
 80004ce:	4361      	muls	r1, r4
 80004d0:	1940      	adds	r0, r0, r5
 80004d2:	0c34      	lsrs	r4, r6, #16
 80004d4:	1824      	adds	r4, r4, r0
 80004d6:	b500      	push	{lr}
 80004d8:	42a5      	cmp	r5, r4
 80004da:	d903      	bls.n	80004e4 <__aeabi_lmul+0x34>
 80004dc:	2080      	movs	r0, #128	; 0x80
 80004de:	0240      	lsls	r0, r0, #9
 80004e0:	4680      	mov	r8, r0
 80004e2:	4441      	add	r1, r8
 80004e4:	0c25      	lsrs	r5, r4, #16
 80004e6:	186d      	adds	r5, r5, r1
 80004e8:	4661      	mov	r1, ip
 80004ea:	4359      	muls	r1, r3
 80004ec:	437a      	muls	r2, r7
 80004ee:	0430      	lsls	r0, r6, #16
 80004f0:	1949      	adds	r1, r1, r5
 80004f2:	0424      	lsls	r4, r4, #16
 80004f4:	0c00      	lsrs	r0, r0, #16
 80004f6:	1820      	adds	r0, r4, r0
 80004f8:	1889      	adds	r1, r1, r2
 80004fa:	bc80      	pop	{r7}
 80004fc:	46b8      	mov	r8, r7
 80004fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000500 <__aeabi_d2uiz>:
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	2200      	movs	r2, #0
 8000504:	4b0c      	ldr	r3, [pc, #48]	; (8000538 <__aeabi_d2uiz+0x38>)
 8000506:	0004      	movs	r4, r0
 8000508:	000d      	movs	r5, r1
 800050a:	f7ff ffa7 	bl	800045c <__aeabi_dcmpge>
 800050e:	2800      	cmp	r0, #0
 8000510:	d104      	bne.n	800051c <__aeabi_d2uiz+0x1c>
 8000512:	0020      	movs	r0, r4
 8000514:	0029      	movs	r1, r5
 8000516:	f001 fe4b 	bl	80021b0 <__aeabi_d2iz>
 800051a:	bd70      	pop	{r4, r5, r6, pc}
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <__aeabi_d2uiz+0x38>)
 800051e:	2200      	movs	r2, #0
 8000520:	0020      	movs	r0, r4
 8000522:	0029      	movs	r1, r5
 8000524:	f001 fab2 	bl	8001a8c <__aeabi_dsub>
 8000528:	f001 fe42 	bl	80021b0 <__aeabi_d2iz>
 800052c:	2380      	movs	r3, #128	; 0x80
 800052e:	061b      	lsls	r3, r3, #24
 8000530:	469c      	mov	ip, r3
 8000532:	4460      	add	r0, ip
 8000534:	e7f1      	b.n	800051a <__aeabi_d2uiz+0x1a>
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	41e00000 	.word	0x41e00000

0800053c <__udivmoddi4>:
 800053c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800053e:	4657      	mov	r7, sl
 8000540:	464e      	mov	r6, r9
 8000542:	4645      	mov	r5, r8
 8000544:	46de      	mov	lr, fp
 8000546:	b5e0      	push	{r5, r6, r7, lr}
 8000548:	0004      	movs	r4, r0
 800054a:	000d      	movs	r5, r1
 800054c:	4692      	mov	sl, r2
 800054e:	4699      	mov	r9, r3
 8000550:	b083      	sub	sp, #12
 8000552:	428b      	cmp	r3, r1
 8000554:	d830      	bhi.n	80005b8 <__udivmoddi4+0x7c>
 8000556:	d02d      	beq.n	80005b4 <__udivmoddi4+0x78>
 8000558:	4649      	mov	r1, r9
 800055a:	4650      	mov	r0, sl
 800055c:	f001 fed2 	bl	8002304 <__clzdi2>
 8000560:	0029      	movs	r1, r5
 8000562:	0006      	movs	r6, r0
 8000564:	0020      	movs	r0, r4
 8000566:	f001 fecd 	bl	8002304 <__clzdi2>
 800056a:	1a33      	subs	r3, r6, r0
 800056c:	4698      	mov	r8, r3
 800056e:	3b20      	subs	r3, #32
 8000570:	469b      	mov	fp, r3
 8000572:	d433      	bmi.n	80005dc <__udivmoddi4+0xa0>
 8000574:	465a      	mov	r2, fp
 8000576:	4653      	mov	r3, sl
 8000578:	4093      	lsls	r3, r2
 800057a:	4642      	mov	r2, r8
 800057c:	001f      	movs	r7, r3
 800057e:	4653      	mov	r3, sl
 8000580:	4093      	lsls	r3, r2
 8000582:	001e      	movs	r6, r3
 8000584:	42af      	cmp	r7, r5
 8000586:	d83a      	bhi.n	80005fe <__udivmoddi4+0xc2>
 8000588:	42af      	cmp	r7, r5
 800058a:	d100      	bne.n	800058e <__udivmoddi4+0x52>
 800058c:	e078      	b.n	8000680 <__udivmoddi4+0x144>
 800058e:	465b      	mov	r3, fp
 8000590:	1ba4      	subs	r4, r4, r6
 8000592:	41bd      	sbcs	r5, r7
 8000594:	2b00      	cmp	r3, #0
 8000596:	da00      	bge.n	800059a <__udivmoddi4+0x5e>
 8000598:	e075      	b.n	8000686 <__udivmoddi4+0x14a>
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	9200      	str	r2, [sp, #0]
 80005a0:	9301      	str	r3, [sp, #4]
 80005a2:	2301      	movs	r3, #1
 80005a4:	465a      	mov	r2, fp
 80005a6:	4093      	lsls	r3, r2
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	4642      	mov	r2, r8
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9300      	str	r3, [sp, #0]
 80005b2:	e028      	b.n	8000606 <__udivmoddi4+0xca>
 80005b4:	4282      	cmp	r2, r0
 80005b6:	d9cf      	bls.n	8000558 <__udivmoddi4+0x1c>
 80005b8:	2200      	movs	r2, #0
 80005ba:	2300      	movs	r3, #0
 80005bc:	9200      	str	r2, [sp, #0]
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <__udivmoddi4+0x8e>
 80005c6:	601c      	str	r4, [r3, #0]
 80005c8:	605d      	str	r5, [r3, #4]
 80005ca:	9800      	ldr	r0, [sp, #0]
 80005cc:	9901      	ldr	r1, [sp, #4]
 80005ce:	b003      	add	sp, #12
 80005d0:	bcf0      	pop	{r4, r5, r6, r7}
 80005d2:	46bb      	mov	fp, r7
 80005d4:	46b2      	mov	sl, r6
 80005d6:	46a9      	mov	r9, r5
 80005d8:	46a0      	mov	r8, r4
 80005da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005dc:	4642      	mov	r2, r8
 80005de:	2320      	movs	r3, #32
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	4652      	mov	r2, sl
 80005e4:	40da      	lsrs	r2, r3
 80005e6:	4641      	mov	r1, r8
 80005e8:	0013      	movs	r3, r2
 80005ea:	464a      	mov	r2, r9
 80005ec:	408a      	lsls	r2, r1
 80005ee:	0017      	movs	r7, r2
 80005f0:	4642      	mov	r2, r8
 80005f2:	431f      	orrs	r7, r3
 80005f4:	4653      	mov	r3, sl
 80005f6:	4093      	lsls	r3, r2
 80005f8:	001e      	movs	r6, r3
 80005fa:	42af      	cmp	r7, r5
 80005fc:	d9c4      	bls.n	8000588 <__udivmoddi4+0x4c>
 80005fe:	2200      	movs	r2, #0
 8000600:	2300      	movs	r3, #0
 8000602:	9200      	str	r2, [sp, #0]
 8000604:	9301      	str	r3, [sp, #4]
 8000606:	4643      	mov	r3, r8
 8000608:	2b00      	cmp	r3, #0
 800060a:	d0d9      	beq.n	80005c0 <__udivmoddi4+0x84>
 800060c:	07fb      	lsls	r3, r7, #31
 800060e:	0872      	lsrs	r2, r6, #1
 8000610:	431a      	orrs	r2, r3
 8000612:	4646      	mov	r6, r8
 8000614:	087b      	lsrs	r3, r7, #1
 8000616:	e00e      	b.n	8000636 <__udivmoddi4+0xfa>
 8000618:	42ab      	cmp	r3, r5
 800061a:	d101      	bne.n	8000620 <__udivmoddi4+0xe4>
 800061c:	42a2      	cmp	r2, r4
 800061e:	d80c      	bhi.n	800063a <__udivmoddi4+0xfe>
 8000620:	1aa4      	subs	r4, r4, r2
 8000622:	419d      	sbcs	r5, r3
 8000624:	2001      	movs	r0, #1
 8000626:	1924      	adds	r4, r4, r4
 8000628:	416d      	adcs	r5, r5
 800062a:	2100      	movs	r1, #0
 800062c:	3e01      	subs	r6, #1
 800062e:	1824      	adds	r4, r4, r0
 8000630:	414d      	adcs	r5, r1
 8000632:	2e00      	cmp	r6, #0
 8000634:	d006      	beq.n	8000644 <__udivmoddi4+0x108>
 8000636:	42ab      	cmp	r3, r5
 8000638:	d9ee      	bls.n	8000618 <__udivmoddi4+0xdc>
 800063a:	3e01      	subs	r6, #1
 800063c:	1924      	adds	r4, r4, r4
 800063e:	416d      	adcs	r5, r5
 8000640:	2e00      	cmp	r6, #0
 8000642:	d1f8      	bne.n	8000636 <__udivmoddi4+0xfa>
 8000644:	9800      	ldr	r0, [sp, #0]
 8000646:	9901      	ldr	r1, [sp, #4]
 8000648:	465b      	mov	r3, fp
 800064a:	1900      	adds	r0, r0, r4
 800064c:	4169      	adcs	r1, r5
 800064e:	2b00      	cmp	r3, #0
 8000650:	db24      	blt.n	800069c <__udivmoddi4+0x160>
 8000652:	002b      	movs	r3, r5
 8000654:	465a      	mov	r2, fp
 8000656:	4644      	mov	r4, r8
 8000658:	40d3      	lsrs	r3, r2
 800065a:	002a      	movs	r2, r5
 800065c:	40e2      	lsrs	r2, r4
 800065e:	001c      	movs	r4, r3
 8000660:	465b      	mov	r3, fp
 8000662:	0015      	movs	r5, r2
 8000664:	2b00      	cmp	r3, #0
 8000666:	db2a      	blt.n	80006be <__udivmoddi4+0x182>
 8000668:	0026      	movs	r6, r4
 800066a:	409e      	lsls	r6, r3
 800066c:	0033      	movs	r3, r6
 800066e:	0026      	movs	r6, r4
 8000670:	4647      	mov	r7, r8
 8000672:	40be      	lsls	r6, r7
 8000674:	0032      	movs	r2, r6
 8000676:	1a80      	subs	r0, r0, r2
 8000678:	4199      	sbcs	r1, r3
 800067a:	9000      	str	r0, [sp, #0]
 800067c:	9101      	str	r1, [sp, #4]
 800067e:	e79f      	b.n	80005c0 <__udivmoddi4+0x84>
 8000680:	42a3      	cmp	r3, r4
 8000682:	d8bc      	bhi.n	80005fe <__udivmoddi4+0xc2>
 8000684:	e783      	b.n	800058e <__udivmoddi4+0x52>
 8000686:	4642      	mov	r2, r8
 8000688:	2320      	movs	r3, #32
 800068a:	2100      	movs	r1, #0
 800068c:	1a9b      	subs	r3, r3, r2
 800068e:	2200      	movs	r2, #0
 8000690:	9100      	str	r1, [sp, #0]
 8000692:	9201      	str	r2, [sp, #4]
 8000694:	2201      	movs	r2, #1
 8000696:	40da      	lsrs	r2, r3
 8000698:	9201      	str	r2, [sp, #4]
 800069a:	e786      	b.n	80005aa <__udivmoddi4+0x6e>
 800069c:	4642      	mov	r2, r8
 800069e:	2320      	movs	r3, #32
 80006a0:	1a9b      	subs	r3, r3, r2
 80006a2:	002a      	movs	r2, r5
 80006a4:	4646      	mov	r6, r8
 80006a6:	409a      	lsls	r2, r3
 80006a8:	0023      	movs	r3, r4
 80006aa:	40f3      	lsrs	r3, r6
 80006ac:	4644      	mov	r4, r8
 80006ae:	4313      	orrs	r3, r2
 80006b0:	002a      	movs	r2, r5
 80006b2:	40e2      	lsrs	r2, r4
 80006b4:	001c      	movs	r4, r3
 80006b6:	465b      	mov	r3, fp
 80006b8:	0015      	movs	r5, r2
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	dad4      	bge.n	8000668 <__udivmoddi4+0x12c>
 80006be:	4642      	mov	r2, r8
 80006c0:	002f      	movs	r7, r5
 80006c2:	2320      	movs	r3, #32
 80006c4:	0026      	movs	r6, r4
 80006c6:	4097      	lsls	r7, r2
 80006c8:	1a9b      	subs	r3, r3, r2
 80006ca:	40de      	lsrs	r6, r3
 80006cc:	003b      	movs	r3, r7
 80006ce:	4333      	orrs	r3, r6
 80006d0:	e7cd      	b.n	800066e <__udivmoddi4+0x132>
 80006d2:	46c0      	nop			; (mov r8, r8)

080006d4 <__aeabi_dadd>:
 80006d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d6:	464f      	mov	r7, r9
 80006d8:	46d6      	mov	lr, sl
 80006da:	4646      	mov	r6, r8
 80006dc:	000d      	movs	r5, r1
 80006de:	0001      	movs	r1, r0
 80006e0:	0018      	movs	r0, r3
 80006e2:	b5c0      	push	{r6, r7, lr}
 80006e4:	0017      	movs	r7, r2
 80006e6:	032b      	lsls	r3, r5, #12
 80006e8:	0a5a      	lsrs	r2, r3, #9
 80006ea:	0f4b      	lsrs	r3, r1, #29
 80006ec:	4313      	orrs	r3, r2
 80006ee:	00ca      	lsls	r2, r1, #3
 80006f0:	4691      	mov	r9, r2
 80006f2:	0302      	lsls	r2, r0, #12
 80006f4:	006e      	lsls	r6, r5, #1
 80006f6:	0041      	lsls	r1, r0, #1
 80006f8:	0a52      	lsrs	r2, r2, #9
 80006fa:	0fec      	lsrs	r4, r5, #31
 80006fc:	0f7d      	lsrs	r5, r7, #29
 80006fe:	4315      	orrs	r5, r2
 8000700:	0d76      	lsrs	r6, r6, #21
 8000702:	0d49      	lsrs	r1, r1, #21
 8000704:	0fc0      	lsrs	r0, r0, #31
 8000706:	4682      	mov	sl, r0
 8000708:	46ac      	mov	ip, r5
 800070a:	00ff      	lsls	r7, r7, #3
 800070c:	1a72      	subs	r2, r6, r1
 800070e:	4284      	cmp	r4, r0
 8000710:	d100      	bne.n	8000714 <__aeabi_dadd+0x40>
 8000712:	e098      	b.n	8000846 <__aeabi_dadd+0x172>
 8000714:	2a00      	cmp	r2, #0
 8000716:	dc00      	bgt.n	800071a <__aeabi_dadd+0x46>
 8000718:	e081      	b.n	800081e <__aeabi_dadd+0x14a>
 800071a:	2900      	cmp	r1, #0
 800071c:	d100      	bne.n	8000720 <__aeabi_dadd+0x4c>
 800071e:	e0b6      	b.n	800088e <__aeabi_dadd+0x1ba>
 8000720:	49c9      	ldr	r1, [pc, #804]	; (8000a48 <__aeabi_dadd+0x374>)
 8000722:	428e      	cmp	r6, r1
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x54>
 8000726:	e172      	b.n	8000a0e <__aeabi_dadd+0x33a>
 8000728:	2180      	movs	r1, #128	; 0x80
 800072a:	0028      	movs	r0, r5
 800072c:	0409      	lsls	r1, r1, #16
 800072e:	4308      	orrs	r0, r1
 8000730:	4684      	mov	ip, r0
 8000732:	2a38      	cmp	r2, #56	; 0x38
 8000734:	dd00      	ble.n	8000738 <__aeabi_dadd+0x64>
 8000736:	e15e      	b.n	80009f6 <__aeabi_dadd+0x322>
 8000738:	2a1f      	cmp	r2, #31
 800073a:	dd00      	ble.n	800073e <__aeabi_dadd+0x6a>
 800073c:	e1ee      	b.n	8000b1c <__aeabi_dadd+0x448>
 800073e:	2020      	movs	r0, #32
 8000740:	0039      	movs	r1, r7
 8000742:	4665      	mov	r5, ip
 8000744:	1a80      	subs	r0, r0, r2
 8000746:	4087      	lsls	r7, r0
 8000748:	40d1      	lsrs	r1, r2
 800074a:	4085      	lsls	r5, r0
 800074c:	430d      	orrs	r5, r1
 800074e:	0039      	movs	r1, r7
 8000750:	1e4f      	subs	r7, r1, #1
 8000752:	41b9      	sbcs	r1, r7
 8000754:	4667      	mov	r7, ip
 8000756:	40d7      	lsrs	r7, r2
 8000758:	4329      	orrs	r1, r5
 800075a:	1bdb      	subs	r3, r3, r7
 800075c:	464a      	mov	r2, r9
 800075e:	1a55      	subs	r5, r2, r1
 8000760:	45a9      	cmp	r9, r5
 8000762:	4189      	sbcs	r1, r1
 8000764:	4249      	negs	r1, r1
 8000766:	1a5b      	subs	r3, r3, r1
 8000768:	4698      	mov	r8, r3
 800076a:	4643      	mov	r3, r8
 800076c:	021b      	lsls	r3, r3, #8
 800076e:	d400      	bmi.n	8000772 <__aeabi_dadd+0x9e>
 8000770:	e0cc      	b.n	800090c <__aeabi_dadd+0x238>
 8000772:	4643      	mov	r3, r8
 8000774:	025b      	lsls	r3, r3, #9
 8000776:	0a5b      	lsrs	r3, r3, #9
 8000778:	4698      	mov	r8, r3
 800077a:	4643      	mov	r3, r8
 800077c:	2b00      	cmp	r3, #0
 800077e:	d100      	bne.n	8000782 <__aeabi_dadd+0xae>
 8000780:	e12c      	b.n	80009dc <__aeabi_dadd+0x308>
 8000782:	4640      	mov	r0, r8
 8000784:	f001 fda0 	bl	80022c8 <__clzsi2>
 8000788:	0001      	movs	r1, r0
 800078a:	3908      	subs	r1, #8
 800078c:	2220      	movs	r2, #32
 800078e:	0028      	movs	r0, r5
 8000790:	4643      	mov	r3, r8
 8000792:	1a52      	subs	r2, r2, r1
 8000794:	408b      	lsls	r3, r1
 8000796:	40d0      	lsrs	r0, r2
 8000798:	408d      	lsls	r5, r1
 800079a:	4303      	orrs	r3, r0
 800079c:	428e      	cmp	r6, r1
 800079e:	dd00      	ble.n	80007a2 <__aeabi_dadd+0xce>
 80007a0:	e117      	b.n	80009d2 <__aeabi_dadd+0x2fe>
 80007a2:	1b8e      	subs	r6, r1, r6
 80007a4:	1c72      	adds	r2, r6, #1
 80007a6:	2a1f      	cmp	r2, #31
 80007a8:	dd00      	ble.n	80007ac <__aeabi_dadd+0xd8>
 80007aa:	e1a7      	b.n	8000afc <__aeabi_dadd+0x428>
 80007ac:	2120      	movs	r1, #32
 80007ae:	0018      	movs	r0, r3
 80007b0:	002e      	movs	r6, r5
 80007b2:	1a89      	subs	r1, r1, r2
 80007b4:	408d      	lsls	r5, r1
 80007b6:	4088      	lsls	r0, r1
 80007b8:	40d6      	lsrs	r6, r2
 80007ba:	40d3      	lsrs	r3, r2
 80007bc:	1e69      	subs	r1, r5, #1
 80007be:	418d      	sbcs	r5, r1
 80007c0:	4330      	orrs	r0, r6
 80007c2:	4698      	mov	r8, r3
 80007c4:	2600      	movs	r6, #0
 80007c6:	4305      	orrs	r5, r0
 80007c8:	076b      	lsls	r3, r5, #29
 80007ca:	d009      	beq.n	80007e0 <__aeabi_dadd+0x10c>
 80007cc:	230f      	movs	r3, #15
 80007ce:	402b      	ands	r3, r5
 80007d0:	2b04      	cmp	r3, #4
 80007d2:	d005      	beq.n	80007e0 <__aeabi_dadd+0x10c>
 80007d4:	1d2b      	adds	r3, r5, #4
 80007d6:	42ab      	cmp	r3, r5
 80007d8:	41ad      	sbcs	r5, r5
 80007da:	426d      	negs	r5, r5
 80007dc:	44a8      	add	r8, r5
 80007de:	001d      	movs	r5, r3
 80007e0:	4643      	mov	r3, r8
 80007e2:	021b      	lsls	r3, r3, #8
 80007e4:	d400      	bmi.n	80007e8 <__aeabi_dadd+0x114>
 80007e6:	e094      	b.n	8000912 <__aeabi_dadd+0x23e>
 80007e8:	4b97      	ldr	r3, [pc, #604]	; (8000a48 <__aeabi_dadd+0x374>)
 80007ea:	1c72      	adds	r2, r6, #1
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d100      	bne.n	80007f2 <__aeabi_dadd+0x11e>
 80007f0:	e09d      	b.n	800092e <__aeabi_dadd+0x25a>
 80007f2:	4641      	mov	r1, r8
 80007f4:	4b95      	ldr	r3, [pc, #596]	; (8000a4c <__aeabi_dadd+0x378>)
 80007f6:	08ed      	lsrs	r5, r5, #3
 80007f8:	4019      	ands	r1, r3
 80007fa:	000b      	movs	r3, r1
 80007fc:	0552      	lsls	r2, r2, #21
 80007fe:	0749      	lsls	r1, r1, #29
 8000800:	025b      	lsls	r3, r3, #9
 8000802:	4329      	orrs	r1, r5
 8000804:	0b1b      	lsrs	r3, r3, #12
 8000806:	0d52      	lsrs	r2, r2, #21
 8000808:	0512      	lsls	r2, r2, #20
 800080a:	4313      	orrs	r3, r2
 800080c:	07e4      	lsls	r4, r4, #31
 800080e:	4323      	orrs	r3, r4
 8000810:	0008      	movs	r0, r1
 8000812:	0019      	movs	r1, r3
 8000814:	bce0      	pop	{r5, r6, r7}
 8000816:	46ba      	mov	sl, r7
 8000818:	46b1      	mov	r9, r6
 800081a:	46a8      	mov	r8, r5
 800081c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800081e:	2a00      	cmp	r2, #0
 8000820:	d043      	beq.n	80008aa <__aeabi_dadd+0x1d6>
 8000822:	1b8a      	subs	r2, r1, r6
 8000824:	2e00      	cmp	r6, #0
 8000826:	d000      	beq.n	800082a <__aeabi_dadd+0x156>
 8000828:	e12a      	b.n	8000a80 <__aeabi_dadd+0x3ac>
 800082a:	464c      	mov	r4, r9
 800082c:	431c      	orrs	r4, r3
 800082e:	d100      	bne.n	8000832 <__aeabi_dadd+0x15e>
 8000830:	e1d1      	b.n	8000bd6 <__aeabi_dadd+0x502>
 8000832:	1e54      	subs	r4, r2, #1
 8000834:	2a01      	cmp	r2, #1
 8000836:	d100      	bne.n	800083a <__aeabi_dadd+0x166>
 8000838:	e21f      	b.n	8000c7a <__aeabi_dadd+0x5a6>
 800083a:	4d83      	ldr	r5, [pc, #524]	; (8000a48 <__aeabi_dadd+0x374>)
 800083c:	42aa      	cmp	r2, r5
 800083e:	d100      	bne.n	8000842 <__aeabi_dadd+0x16e>
 8000840:	e272      	b.n	8000d28 <__aeabi_dadd+0x654>
 8000842:	0022      	movs	r2, r4
 8000844:	e123      	b.n	8000a8e <__aeabi_dadd+0x3ba>
 8000846:	2a00      	cmp	r2, #0
 8000848:	dc00      	bgt.n	800084c <__aeabi_dadd+0x178>
 800084a:	e098      	b.n	800097e <__aeabi_dadd+0x2aa>
 800084c:	2900      	cmp	r1, #0
 800084e:	d042      	beq.n	80008d6 <__aeabi_dadd+0x202>
 8000850:	497d      	ldr	r1, [pc, #500]	; (8000a48 <__aeabi_dadd+0x374>)
 8000852:	428e      	cmp	r6, r1
 8000854:	d100      	bne.n	8000858 <__aeabi_dadd+0x184>
 8000856:	e0da      	b.n	8000a0e <__aeabi_dadd+0x33a>
 8000858:	2180      	movs	r1, #128	; 0x80
 800085a:	0028      	movs	r0, r5
 800085c:	0409      	lsls	r1, r1, #16
 800085e:	4308      	orrs	r0, r1
 8000860:	4684      	mov	ip, r0
 8000862:	2a38      	cmp	r2, #56	; 0x38
 8000864:	dd00      	ble.n	8000868 <__aeabi_dadd+0x194>
 8000866:	e129      	b.n	8000abc <__aeabi_dadd+0x3e8>
 8000868:	2a1f      	cmp	r2, #31
 800086a:	dc00      	bgt.n	800086e <__aeabi_dadd+0x19a>
 800086c:	e187      	b.n	8000b7e <__aeabi_dadd+0x4aa>
 800086e:	0011      	movs	r1, r2
 8000870:	4665      	mov	r5, ip
 8000872:	3920      	subs	r1, #32
 8000874:	40cd      	lsrs	r5, r1
 8000876:	2a20      	cmp	r2, #32
 8000878:	d004      	beq.n	8000884 <__aeabi_dadd+0x1b0>
 800087a:	2040      	movs	r0, #64	; 0x40
 800087c:	4661      	mov	r1, ip
 800087e:	1a82      	subs	r2, r0, r2
 8000880:	4091      	lsls	r1, r2
 8000882:	430f      	orrs	r7, r1
 8000884:	0039      	movs	r1, r7
 8000886:	1e4f      	subs	r7, r1, #1
 8000888:	41b9      	sbcs	r1, r7
 800088a:	430d      	orrs	r5, r1
 800088c:	e11b      	b.n	8000ac6 <__aeabi_dadd+0x3f2>
 800088e:	0029      	movs	r1, r5
 8000890:	4339      	orrs	r1, r7
 8000892:	d100      	bne.n	8000896 <__aeabi_dadd+0x1c2>
 8000894:	e0b5      	b.n	8000a02 <__aeabi_dadd+0x32e>
 8000896:	1e51      	subs	r1, r2, #1
 8000898:	2a01      	cmp	r2, #1
 800089a:	d100      	bne.n	800089e <__aeabi_dadd+0x1ca>
 800089c:	e1ab      	b.n	8000bf6 <__aeabi_dadd+0x522>
 800089e:	486a      	ldr	r0, [pc, #424]	; (8000a48 <__aeabi_dadd+0x374>)
 80008a0:	4282      	cmp	r2, r0
 80008a2:	d100      	bne.n	80008a6 <__aeabi_dadd+0x1d2>
 80008a4:	e1b2      	b.n	8000c0c <__aeabi_dadd+0x538>
 80008a6:	000a      	movs	r2, r1
 80008a8:	e743      	b.n	8000732 <__aeabi_dadd+0x5e>
 80008aa:	4969      	ldr	r1, [pc, #420]	; (8000a50 <__aeabi_dadd+0x37c>)
 80008ac:	1c75      	adds	r5, r6, #1
 80008ae:	420d      	tst	r5, r1
 80008b0:	d000      	beq.n	80008b4 <__aeabi_dadd+0x1e0>
 80008b2:	e0cf      	b.n	8000a54 <__aeabi_dadd+0x380>
 80008b4:	2e00      	cmp	r6, #0
 80008b6:	d000      	beq.n	80008ba <__aeabi_dadd+0x1e6>
 80008b8:	e193      	b.n	8000be2 <__aeabi_dadd+0x50e>
 80008ba:	4649      	mov	r1, r9
 80008bc:	4319      	orrs	r1, r3
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x1ee>
 80008c0:	e1d1      	b.n	8000c66 <__aeabi_dadd+0x592>
 80008c2:	4661      	mov	r1, ip
 80008c4:	4339      	orrs	r1, r7
 80008c6:	d000      	beq.n	80008ca <__aeabi_dadd+0x1f6>
 80008c8:	e1e3      	b.n	8000c92 <__aeabi_dadd+0x5be>
 80008ca:	4649      	mov	r1, r9
 80008cc:	0758      	lsls	r0, r3, #29
 80008ce:	08c9      	lsrs	r1, r1, #3
 80008d0:	4301      	orrs	r1, r0
 80008d2:	08db      	lsrs	r3, r3, #3
 80008d4:	e026      	b.n	8000924 <__aeabi_dadd+0x250>
 80008d6:	0029      	movs	r1, r5
 80008d8:	4339      	orrs	r1, r7
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x20a>
 80008dc:	e091      	b.n	8000a02 <__aeabi_dadd+0x32e>
 80008de:	1e51      	subs	r1, r2, #1
 80008e0:	2a01      	cmp	r2, #1
 80008e2:	d005      	beq.n	80008f0 <__aeabi_dadd+0x21c>
 80008e4:	4858      	ldr	r0, [pc, #352]	; (8000a48 <__aeabi_dadd+0x374>)
 80008e6:	4282      	cmp	r2, r0
 80008e8:	d100      	bne.n	80008ec <__aeabi_dadd+0x218>
 80008ea:	e18f      	b.n	8000c0c <__aeabi_dadd+0x538>
 80008ec:	000a      	movs	r2, r1
 80008ee:	e7b8      	b.n	8000862 <__aeabi_dadd+0x18e>
 80008f0:	003d      	movs	r5, r7
 80008f2:	444d      	add	r5, r9
 80008f4:	454d      	cmp	r5, r9
 80008f6:	4189      	sbcs	r1, r1
 80008f8:	4463      	add	r3, ip
 80008fa:	4698      	mov	r8, r3
 80008fc:	4249      	negs	r1, r1
 80008fe:	4488      	add	r8, r1
 8000900:	4643      	mov	r3, r8
 8000902:	2602      	movs	r6, #2
 8000904:	021b      	lsls	r3, r3, #8
 8000906:	d500      	bpl.n	800090a <__aeabi_dadd+0x236>
 8000908:	e0eb      	b.n	8000ae2 <__aeabi_dadd+0x40e>
 800090a:	3e01      	subs	r6, #1
 800090c:	076b      	lsls	r3, r5, #29
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x23e>
 8000910:	e75c      	b.n	80007cc <__aeabi_dadd+0xf8>
 8000912:	4643      	mov	r3, r8
 8000914:	08e9      	lsrs	r1, r5, #3
 8000916:	075a      	lsls	r2, r3, #29
 8000918:	4311      	orrs	r1, r2
 800091a:	0032      	movs	r2, r6
 800091c:	08db      	lsrs	r3, r3, #3
 800091e:	484a      	ldr	r0, [pc, #296]	; (8000a48 <__aeabi_dadd+0x374>)
 8000920:	4282      	cmp	r2, r0
 8000922:	d021      	beq.n	8000968 <__aeabi_dadd+0x294>
 8000924:	031b      	lsls	r3, r3, #12
 8000926:	0552      	lsls	r2, r2, #21
 8000928:	0b1b      	lsrs	r3, r3, #12
 800092a:	0d52      	lsrs	r2, r2, #21
 800092c:	e76c      	b.n	8000808 <__aeabi_dadd+0x134>
 800092e:	2300      	movs	r3, #0
 8000930:	2100      	movs	r1, #0
 8000932:	e769      	b.n	8000808 <__aeabi_dadd+0x134>
 8000934:	002a      	movs	r2, r5
 8000936:	433a      	orrs	r2, r7
 8000938:	d069      	beq.n	8000a0e <__aeabi_dadd+0x33a>
 800093a:	464a      	mov	r2, r9
 800093c:	0758      	lsls	r0, r3, #29
 800093e:	08d1      	lsrs	r1, r2, #3
 8000940:	08da      	lsrs	r2, r3, #3
 8000942:	2380      	movs	r3, #128	; 0x80
 8000944:	031b      	lsls	r3, r3, #12
 8000946:	4308      	orrs	r0, r1
 8000948:	421a      	tst	r2, r3
 800094a:	d007      	beq.n	800095c <__aeabi_dadd+0x288>
 800094c:	0029      	movs	r1, r5
 800094e:	08ed      	lsrs	r5, r5, #3
 8000950:	421d      	tst	r5, r3
 8000952:	d103      	bne.n	800095c <__aeabi_dadd+0x288>
 8000954:	002a      	movs	r2, r5
 8000956:	08ff      	lsrs	r7, r7, #3
 8000958:	0748      	lsls	r0, r1, #29
 800095a:	4338      	orrs	r0, r7
 800095c:	0f43      	lsrs	r3, r0, #29
 800095e:	00c1      	lsls	r1, r0, #3
 8000960:	075b      	lsls	r3, r3, #29
 8000962:	08c9      	lsrs	r1, r1, #3
 8000964:	4319      	orrs	r1, r3
 8000966:	0013      	movs	r3, r2
 8000968:	000a      	movs	r2, r1
 800096a:	431a      	orrs	r2, r3
 800096c:	d100      	bne.n	8000970 <__aeabi_dadd+0x29c>
 800096e:	e213      	b.n	8000d98 <__aeabi_dadd+0x6c4>
 8000970:	2280      	movs	r2, #128	; 0x80
 8000972:	0312      	lsls	r2, r2, #12
 8000974:	4313      	orrs	r3, r2
 8000976:	031b      	lsls	r3, r3, #12
 8000978:	4a33      	ldr	r2, [pc, #204]	; (8000a48 <__aeabi_dadd+0x374>)
 800097a:	0b1b      	lsrs	r3, r3, #12
 800097c:	e744      	b.n	8000808 <__aeabi_dadd+0x134>
 800097e:	2a00      	cmp	r2, #0
 8000980:	d04b      	beq.n	8000a1a <__aeabi_dadd+0x346>
 8000982:	1b8a      	subs	r2, r1, r6
 8000984:	2e00      	cmp	r6, #0
 8000986:	d100      	bne.n	800098a <__aeabi_dadd+0x2b6>
 8000988:	e0e7      	b.n	8000b5a <__aeabi_dadd+0x486>
 800098a:	482f      	ldr	r0, [pc, #188]	; (8000a48 <__aeabi_dadd+0x374>)
 800098c:	4281      	cmp	r1, r0
 800098e:	d100      	bne.n	8000992 <__aeabi_dadd+0x2be>
 8000990:	e195      	b.n	8000cbe <__aeabi_dadd+0x5ea>
 8000992:	2080      	movs	r0, #128	; 0x80
 8000994:	0400      	lsls	r0, r0, #16
 8000996:	4303      	orrs	r3, r0
 8000998:	2a38      	cmp	r2, #56	; 0x38
 800099a:	dd00      	ble.n	800099e <__aeabi_dadd+0x2ca>
 800099c:	e143      	b.n	8000c26 <__aeabi_dadd+0x552>
 800099e:	2a1f      	cmp	r2, #31
 80009a0:	dd00      	ble.n	80009a4 <__aeabi_dadd+0x2d0>
 80009a2:	e1db      	b.n	8000d5c <__aeabi_dadd+0x688>
 80009a4:	2020      	movs	r0, #32
 80009a6:	001d      	movs	r5, r3
 80009a8:	464e      	mov	r6, r9
 80009aa:	1a80      	subs	r0, r0, r2
 80009ac:	4085      	lsls	r5, r0
 80009ae:	40d6      	lsrs	r6, r2
 80009b0:	4335      	orrs	r5, r6
 80009b2:	464e      	mov	r6, r9
 80009b4:	4086      	lsls	r6, r0
 80009b6:	0030      	movs	r0, r6
 80009b8:	40d3      	lsrs	r3, r2
 80009ba:	1e46      	subs	r6, r0, #1
 80009bc:	41b0      	sbcs	r0, r6
 80009be:	449c      	add	ip, r3
 80009c0:	4305      	orrs	r5, r0
 80009c2:	19ed      	adds	r5, r5, r7
 80009c4:	42bd      	cmp	r5, r7
 80009c6:	419b      	sbcs	r3, r3
 80009c8:	425b      	negs	r3, r3
 80009ca:	4463      	add	r3, ip
 80009cc:	4698      	mov	r8, r3
 80009ce:	000e      	movs	r6, r1
 80009d0:	e07f      	b.n	8000ad2 <__aeabi_dadd+0x3fe>
 80009d2:	4a1e      	ldr	r2, [pc, #120]	; (8000a4c <__aeabi_dadd+0x378>)
 80009d4:	1a76      	subs	r6, r6, r1
 80009d6:	4013      	ands	r3, r2
 80009d8:	4698      	mov	r8, r3
 80009da:	e6f5      	b.n	80007c8 <__aeabi_dadd+0xf4>
 80009dc:	0028      	movs	r0, r5
 80009de:	f001 fc73 	bl	80022c8 <__clzsi2>
 80009e2:	0001      	movs	r1, r0
 80009e4:	3118      	adds	r1, #24
 80009e6:	291f      	cmp	r1, #31
 80009e8:	dc00      	bgt.n	80009ec <__aeabi_dadd+0x318>
 80009ea:	e6cf      	b.n	800078c <__aeabi_dadd+0xb8>
 80009ec:	002b      	movs	r3, r5
 80009ee:	3808      	subs	r0, #8
 80009f0:	4083      	lsls	r3, r0
 80009f2:	2500      	movs	r5, #0
 80009f4:	e6d2      	b.n	800079c <__aeabi_dadd+0xc8>
 80009f6:	4662      	mov	r2, ip
 80009f8:	433a      	orrs	r2, r7
 80009fa:	0011      	movs	r1, r2
 80009fc:	1e4f      	subs	r7, r1, #1
 80009fe:	41b9      	sbcs	r1, r7
 8000a00:	e6ac      	b.n	800075c <__aeabi_dadd+0x88>
 8000a02:	4649      	mov	r1, r9
 8000a04:	0758      	lsls	r0, r3, #29
 8000a06:	08c9      	lsrs	r1, r1, #3
 8000a08:	4301      	orrs	r1, r0
 8000a0a:	08db      	lsrs	r3, r3, #3
 8000a0c:	e787      	b.n	800091e <__aeabi_dadd+0x24a>
 8000a0e:	4649      	mov	r1, r9
 8000a10:	075a      	lsls	r2, r3, #29
 8000a12:	08c9      	lsrs	r1, r1, #3
 8000a14:	4311      	orrs	r1, r2
 8000a16:	08db      	lsrs	r3, r3, #3
 8000a18:	e7a6      	b.n	8000968 <__aeabi_dadd+0x294>
 8000a1a:	490d      	ldr	r1, [pc, #52]	; (8000a50 <__aeabi_dadd+0x37c>)
 8000a1c:	1c70      	adds	r0, r6, #1
 8000a1e:	4208      	tst	r0, r1
 8000a20:	d000      	beq.n	8000a24 <__aeabi_dadd+0x350>
 8000a22:	e0bb      	b.n	8000b9c <__aeabi_dadd+0x4c8>
 8000a24:	2e00      	cmp	r6, #0
 8000a26:	d000      	beq.n	8000a2a <__aeabi_dadd+0x356>
 8000a28:	e114      	b.n	8000c54 <__aeabi_dadd+0x580>
 8000a2a:	4649      	mov	r1, r9
 8000a2c:	4319      	orrs	r1, r3
 8000a2e:	d100      	bne.n	8000a32 <__aeabi_dadd+0x35e>
 8000a30:	e175      	b.n	8000d1e <__aeabi_dadd+0x64a>
 8000a32:	0029      	movs	r1, r5
 8000a34:	4339      	orrs	r1, r7
 8000a36:	d000      	beq.n	8000a3a <__aeabi_dadd+0x366>
 8000a38:	e17e      	b.n	8000d38 <__aeabi_dadd+0x664>
 8000a3a:	4649      	mov	r1, r9
 8000a3c:	0758      	lsls	r0, r3, #29
 8000a3e:	08c9      	lsrs	r1, r1, #3
 8000a40:	4301      	orrs	r1, r0
 8000a42:	08db      	lsrs	r3, r3, #3
 8000a44:	e76e      	b.n	8000924 <__aeabi_dadd+0x250>
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	000007ff 	.word	0x000007ff
 8000a4c:	ff7fffff 	.word	0xff7fffff
 8000a50:	000007fe 	.word	0x000007fe
 8000a54:	4649      	mov	r1, r9
 8000a56:	1bcd      	subs	r5, r1, r7
 8000a58:	4661      	mov	r1, ip
 8000a5a:	1a58      	subs	r0, r3, r1
 8000a5c:	45a9      	cmp	r9, r5
 8000a5e:	4189      	sbcs	r1, r1
 8000a60:	4249      	negs	r1, r1
 8000a62:	4688      	mov	r8, r1
 8000a64:	0001      	movs	r1, r0
 8000a66:	4640      	mov	r0, r8
 8000a68:	1a09      	subs	r1, r1, r0
 8000a6a:	4688      	mov	r8, r1
 8000a6c:	0209      	lsls	r1, r1, #8
 8000a6e:	d500      	bpl.n	8000a72 <__aeabi_dadd+0x39e>
 8000a70:	e0a6      	b.n	8000bc0 <__aeabi_dadd+0x4ec>
 8000a72:	4641      	mov	r1, r8
 8000a74:	4329      	orrs	r1, r5
 8000a76:	d000      	beq.n	8000a7a <__aeabi_dadd+0x3a6>
 8000a78:	e67f      	b.n	800077a <__aeabi_dadd+0xa6>
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	2400      	movs	r4, #0
 8000a7e:	e751      	b.n	8000924 <__aeabi_dadd+0x250>
 8000a80:	4cc7      	ldr	r4, [pc, #796]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000a82:	42a1      	cmp	r1, r4
 8000a84:	d100      	bne.n	8000a88 <__aeabi_dadd+0x3b4>
 8000a86:	e0c7      	b.n	8000c18 <__aeabi_dadd+0x544>
 8000a88:	2480      	movs	r4, #128	; 0x80
 8000a8a:	0424      	lsls	r4, r4, #16
 8000a8c:	4323      	orrs	r3, r4
 8000a8e:	2a38      	cmp	r2, #56	; 0x38
 8000a90:	dc54      	bgt.n	8000b3c <__aeabi_dadd+0x468>
 8000a92:	2a1f      	cmp	r2, #31
 8000a94:	dd00      	ble.n	8000a98 <__aeabi_dadd+0x3c4>
 8000a96:	e0cc      	b.n	8000c32 <__aeabi_dadd+0x55e>
 8000a98:	2420      	movs	r4, #32
 8000a9a:	4648      	mov	r0, r9
 8000a9c:	1aa4      	subs	r4, r4, r2
 8000a9e:	001d      	movs	r5, r3
 8000aa0:	464e      	mov	r6, r9
 8000aa2:	40a0      	lsls	r0, r4
 8000aa4:	40d6      	lsrs	r6, r2
 8000aa6:	40a5      	lsls	r5, r4
 8000aa8:	0004      	movs	r4, r0
 8000aaa:	40d3      	lsrs	r3, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	4335      	orrs	r5, r6
 8000ab0:	1e66      	subs	r6, r4, #1
 8000ab2:	41b4      	sbcs	r4, r6
 8000ab4:	1ad3      	subs	r3, r2, r3
 8000ab6:	469c      	mov	ip, r3
 8000ab8:	4325      	orrs	r5, r4
 8000aba:	e044      	b.n	8000b46 <__aeabi_dadd+0x472>
 8000abc:	4662      	mov	r2, ip
 8000abe:	433a      	orrs	r2, r7
 8000ac0:	0015      	movs	r5, r2
 8000ac2:	1e6f      	subs	r7, r5, #1
 8000ac4:	41bd      	sbcs	r5, r7
 8000ac6:	444d      	add	r5, r9
 8000ac8:	454d      	cmp	r5, r9
 8000aca:	4189      	sbcs	r1, r1
 8000acc:	4249      	negs	r1, r1
 8000ace:	4688      	mov	r8, r1
 8000ad0:	4498      	add	r8, r3
 8000ad2:	4643      	mov	r3, r8
 8000ad4:	021b      	lsls	r3, r3, #8
 8000ad6:	d400      	bmi.n	8000ada <__aeabi_dadd+0x406>
 8000ad8:	e718      	b.n	800090c <__aeabi_dadd+0x238>
 8000ada:	4bb1      	ldr	r3, [pc, #708]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000adc:	3601      	adds	r6, #1
 8000ade:	429e      	cmp	r6, r3
 8000ae0:	d049      	beq.n	8000b76 <__aeabi_dadd+0x4a2>
 8000ae2:	4642      	mov	r2, r8
 8000ae4:	4baf      	ldr	r3, [pc, #700]	; (8000da4 <__aeabi_dadd+0x6d0>)
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	401a      	ands	r2, r3
 8000aea:	0013      	movs	r3, r2
 8000aec:	086a      	lsrs	r2, r5, #1
 8000aee:	400d      	ands	r5, r1
 8000af0:	4315      	orrs	r5, r2
 8000af2:	07d9      	lsls	r1, r3, #31
 8000af4:	085b      	lsrs	r3, r3, #1
 8000af6:	4698      	mov	r8, r3
 8000af8:	430d      	orrs	r5, r1
 8000afa:	e665      	b.n	80007c8 <__aeabi_dadd+0xf4>
 8000afc:	0018      	movs	r0, r3
 8000afe:	3e1f      	subs	r6, #31
 8000b00:	40f0      	lsrs	r0, r6
 8000b02:	2a20      	cmp	r2, #32
 8000b04:	d003      	beq.n	8000b0e <__aeabi_dadd+0x43a>
 8000b06:	2140      	movs	r1, #64	; 0x40
 8000b08:	1a8a      	subs	r2, r1, r2
 8000b0a:	4093      	lsls	r3, r2
 8000b0c:	431d      	orrs	r5, r3
 8000b0e:	1e69      	subs	r1, r5, #1
 8000b10:	418d      	sbcs	r5, r1
 8000b12:	2300      	movs	r3, #0
 8000b14:	2600      	movs	r6, #0
 8000b16:	4698      	mov	r8, r3
 8000b18:	4305      	orrs	r5, r0
 8000b1a:	e6f7      	b.n	800090c <__aeabi_dadd+0x238>
 8000b1c:	0011      	movs	r1, r2
 8000b1e:	4665      	mov	r5, ip
 8000b20:	3920      	subs	r1, #32
 8000b22:	40cd      	lsrs	r5, r1
 8000b24:	2a20      	cmp	r2, #32
 8000b26:	d004      	beq.n	8000b32 <__aeabi_dadd+0x45e>
 8000b28:	2040      	movs	r0, #64	; 0x40
 8000b2a:	4661      	mov	r1, ip
 8000b2c:	1a82      	subs	r2, r0, r2
 8000b2e:	4091      	lsls	r1, r2
 8000b30:	430f      	orrs	r7, r1
 8000b32:	0039      	movs	r1, r7
 8000b34:	1e4f      	subs	r7, r1, #1
 8000b36:	41b9      	sbcs	r1, r7
 8000b38:	4329      	orrs	r1, r5
 8000b3a:	e60f      	b.n	800075c <__aeabi_dadd+0x88>
 8000b3c:	464a      	mov	r2, r9
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	001d      	movs	r5, r3
 8000b42:	1e6b      	subs	r3, r5, #1
 8000b44:	419d      	sbcs	r5, r3
 8000b46:	1b7d      	subs	r5, r7, r5
 8000b48:	42af      	cmp	r7, r5
 8000b4a:	419b      	sbcs	r3, r3
 8000b4c:	4662      	mov	r2, ip
 8000b4e:	425b      	negs	r3, r3
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	4698      	mov	r8, r3
 8000b54:	4654      	mov	r4, sl
 8000b56:	000e      	movs	r6, r1
 8000b58:	e607      	b.n	800076a <__aeabi_dadd+0x96>
 8000b5a:	4648      	mov	r0, r9
 8000b5c:	4318      	orrs	r0, r3
 8000b5e:	d100      	bne.n	8000b62 <__aeabi_dadd+0x48e>
 8000b60:	e0b3      	b.n	8000cca <__aeabi_dadd+0x5f6>
 8000b62:	1e50      	subs	r0, r2, #1
 8000b64:	2a01      	cmp	r2, #1
 8000b66:	d100      	bne.n	8000b6a <__aeabi_dadd+0x496>
 8000b68:	e10d      	b.n	8000d86 <__aeabi_dadd+0x6b2>
 8000b6a:	4d8d      	ldr	r5, [pc, #564]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000b6c:	42aa      	cmp	r2, r5
 8000b6e:	d100      	bne.n	8000b72 <__aeabi_dadd+0x49e>
 8000b70:	e0a5      	b.n	8000cbe <__aeabi_dadd+0x5ea>
 8000b72:	0002      	movs	r2, r0
 8000b74:	e710      	b.n	8000998 <__aeabi_dadd+0x2c4>
 8000b76:	0032      	movs	r2, r6
 8000b78:	2300      	movs	r3, #0
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	e644      	b.n	8000808 <__aeabi_dadd+0x134>
 8000b7e:	2120      	movs	r1, #32
 8000b80:	0038      	movs	r0, r7
 8000b82:	1a89      	subs	r1, r1, r2
 8000b84:	4665      	mov	r5, ip
 8000b86:	408f      	lsls	r7, r1
 8000b88:	408d      	lsls	r5, r1
 8000b8a:	40d0      	lsrs	r0, r2
 8000b8c:	1e79      	subs	r1, r7, #1
 8000b8e:	418f      	sbcs	r7, r1
 8000b90:	4305      	orrs	r5, r0
 8000b92:	433d      	orrs	r5, r7
 8000b94:	4667      	mov	r7, ip
 8000b96:	40d7      	lsrs	r7, r2
 8000b98:	19db      	adds	r3, r3, r7
 8000b9a:	e794      	b.n	8000ac6 <__aeabi_dadd+0x3f2>
 8000b9c:	4a80      	ldr	r2, [pc, #512]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000b9e:	4290      	cmp	r0, r2
 8000ba0:	d100      	bne.n	8000ba4 <__aeabi_dadd+0x4d0>
 8000ba2:	e0ec      	b.n	8000d7e <__aeabi_dadd+0x6aa>
 8000ba4:	0039      	movs	r1, r7
 8000ba6:	4449      	add	r1, r9
 8000ba8:	4549      	cmp	r1, r9
 8000baa:	4192      	sbcs	r2, r2
 8000bac:	4463      	add	r3, ip
 8000bae:	4252      	negs	r2, r2
 8000bb0:	189b      	adds	r3, r3, r2
 8000bb2:	07dd      	lsls	r5, r3, #31
 8000bb4:	0849      	lsrs	r1, r1, #1
 8000bb6:	085b      	lsrs	r3, r3, #1
 8000bb8:	4698      	mov	r8, r3
 8000bba:	0006      	movs	r6, r0
 8000bbc:	430d      	orrs	r5, r1
 8000bbe:	e6a5      	b.n	800090c <__aeabi_dadd+0x238>
 8000bc0:	464a      	mov	r2, r9
 8000bc2:	1abd      	subs	r5, r7, r2
 8000bc4:	42af      	cmp	r7, r5
 8000bc6:	4189      	sbcs	r1, r1
 8000bc8:	4662      	mov	r2, ip
 8000bca:	4249      	negs	r1, r1
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	1a5b      	subs	r3, r3, r1
 8000bd0:	4698      	mov	r8, r3
 8000bd2:	4654      	mov	r4, sl
 8000bd4:	e5d1      	b.n	800077a <__aeabi_dadd+0xa6>
 8000bd6:	076c      	lsls	r4, r5, #29
 8000bd8:	08f9      	lsrs	r1, r7, #3
 8000bda:	4321      	orrs	r1, r4
 8000bdc:	08eb      	lsrs	r3, r5, #3
 8000bde:	0004      	movs	r4, r0
 8000be0:	e69d      	b.n	800091e <__aeabi_dadd+0x24a>
 8000be2:	464a      	mov	r2, r9
 8000be4:	431a      	orrs	r2, r3
 8000be6:	d175      	bne.n	8000cd4 <__aeabi_dadd+0x600>
 8000be8:	4661      	mov	r1, ip
 8000bea:	4339      	orrs	r1, r7
 8000bec:	d114      	bne.n	8000c18 <__aeabi_dadd+0x544>
 8000bee:	2380      	movs	r3, #128	; 0x80
 8000bf0:	2400      	movs	r4, #0
 8000bf2:	031b      	lsls	r3, r3, #12
 8000bf4:	e6bc      	b.n	8000970 <__aeabi_dadd+0x29c>
 8000bf6:	464a      	mov	r2, r9
 8000bf8:	1bd5      	subs	r5, r2, r7
 8000bfa:	45a9      	cmp	r9, r5
 8000bfc:	4189      	sbcs	r1, r1
 8000bfe:	4662      	mov	r2, ip
 8000c00:	4249      	negs	r1, r1
 8000c02:	1a9b      	subs	r3, r3, r2
 8000c04:	1a5b      	subs	r3, r3, r1
 8000c06:	4698      	mov	r8, r3
 8000c08:	2601      	movs	r6, #1
 8000c0a:	e5ae      	b.n	800076a <__aeabi_dadd+0x96>
 8000c0c:	464a      	mov	r2, r9
 8000c0e:	08d1      	lsrs	r1, r2, #3
 8000c10:	075a      	lsls	r2, r3, #29
 8000c12:	4311      	orrs	r1, r2
 8000c14:	08db      	lsrs	r3, r3, #3
 8000c16:	e6a7      	b.n	8000968 <__aeabi_dadd+0x294>
 8000c18:	4663      	mov	r3, ip
 8000c1a:	08f9      	lsrs	r1, r7, #3
 8000c1c:	075a      	lsls	r2, r3, #29
 8000c1e:	4654      	mov	r4, sl
 8000c20:	4311      	orrs	r1, r2
 8000c22:	08db      	lsrs	r3, r3, #3
 8000c24:	e6a0      	b.n	8000968 <__aeabi_dadd+0x294>
 8000c26:	464a      	mov	r2, r9
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	001d      	movs	r5, r3
 8000c2c:	1e6b      	subs	r3, r5, #1
 8000c2e:	419d      	sbcs	r5, r3
 8000c30:	e6c7      	b.n	80009c2 <__aeabi_dadd+0x2ee>
 8000c32:	0014      	movs	r4, r2
 8000c34:	001e      	movs	r6, r3
 8000c36:	3c20      	subs	r4, #32
 8000c38:	40e6      	lsrs	r6, r4
 8000c3a:	2a20      	cmp	r2, #32
 8000c3c:	d005      	beq.n	8000c4a <__aeabi_dadd+0x576>
 8000c3e:	2440      	movs	r4, #64	; 0x40
 8000c40:	1aa2      	subs	r2, r4, r2
 8000c42:	4093      	lsls	r3, r2
 8000c44:	464a      	mov	r2, r9
 8000c46:	431a      	orrs	r2, r3
 8000c48:	4691      	mov	r9, r2
 8000c4a:	464d      	mov	r5, r9
 8000c4c:	1e6b      	subs	r3, r5, #1
 8000c4e:	419d      	sbcs	r5, r3
 8000c50:	4335      	orrs	r5, r6
 8000c52:	e778      	b.n	8000b46 <__aeabi_dadd+0x472>
 8000c54:	464a      	mov	r2, r9
 8000c56:	431a      	orrs	r2, r3
 8000c58:	d000      	beq.n	8000c5c <__aeabi_dadd+0x588>
 8000c5a:	e66b      	b.n	8000934 <__aeabi_dadd+0x260>
 8000c5c:	076b      	lsls	r3, r5, #29
 8000c5e:	08f9      	lsrs	r1, r7, #3
 8000c60:	4319      	orrs	r1, r3
 8000c62:	08eb      	lsrs	r3, r5, #3
 8000c64:	e680      	b.n	8000968 <__aeabi_dadd+0x294>
 8000c66:	4661      	mov	r1, ip
 8000c68:	4339      	orrs	r1, r7
 8000c6a:	d054      	beq.n	8000d16 <__aeabi_dadd+0x642>
 8000c6c:	4663      	mov	r3, ip
 8000c6e:	08f9      	lsrs	r1, r7, #3
 8000c70:	075c      	lsls	r4, r3, #29
 8000c72:	4321      	orrs	r1, r4
 8000c74:	08db      	lsrs	r3, r3, #3
 8000c76:	0004      	movs	r4, r0
 8000c78:	e654      	b.n	8000924 <__aeabi_dadd+0x250>
 8000c7a:	464a      	mov	r2, r9
 8000c7c:	1abd      	subs	r5, r7, r2
 8000c7e:	42af      	cmp	r7, r5
 8000c80:	4189      	sbcs	r1, r1
 8000c82:	4662      	mov	r2, ip
 8000c84:	4249      	negs	r1, r1
 8000c86:	1ad3      	subs	r3, r2, r3
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	4698      	mov	r8, r3
 8000c8c:	0004      	movs	r4, r0
 8000c8e:	2601      	movs	r6, #1
 8000c90:	e56b      	b.n	800076a <__aeabi_dadd+0x96>
 8000c92:	464a      	mov	r2, r9
 8000c94:	1bd5      	subs	r5, r2, r7
 8000c96:	45a9      	cmp	r9, r5
 8000c98:	4189      	sbcs	r1, r1
 8000c9a:	4662      	mov	r2, ip
 8000c9c:	4249      	negs	r1, r1
 8000c9e:	1a9a      	subs	r2, r3, r2
 8000ca0:	1a52      	subs	r2, r2, r1
 8000ca2:	4690      	mov	r8, r2
 8000ca4:	0212      	lsls	r2, r2, #8
 8000ca6:	d532      	bpl.n	8000d0e <__aeabi_dadd+0x63a>
 8000ca8:	464a      	mov	r2, r9
 8000caa:	1abd      	subs	r5, r7, r2
 8000cac:	42af      	cmp	r7, r5
 8000cae:	4189      	sbcs	r1, r1
 8000cb0:	4662      	mov	r2, ip
 8000cb2:	4249      	negs	r1, r1
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	1a5b      	subs	r3, r3, r1
 8000cb8:	4698      	mov	r8, r3
 8000cba:	0004      	movs	r4, r0
 8000cbc:	e584      	b.n	80007c8 <__aeabi_dadd+0xf4>
 8000cbe:	4663      	mov	r3, ip
 8000cc0:	08f9      	lsrs	r1, r7, #3
 8000cc2:	075a      	lsls	r2, r3, #29
 8000cc4:	4311      	orrs	r1, r2
 8000cc6:	08db      	lsrs	r3, r3, #3
 8000cc8:	e64e      	b.n	8000968 <__aeabi_dadd+0x294>
 8000cca:	08f9      	lsrs	r1, r7, #3
 8000ccc:	0768      	lsls	r0, r5, #29
 8000cce:	4301      	orrs	r1, r0
 8000cd0:	08eb      	lsrs	r3, r5, #3
 8000cd2:	e624      	b.n	800091e <__aeabi_dadd+0x24a>
 8000cd4:	4662      	mov	r2, ip
 8000cd6:	433a      	orrs	r2, r7
 8000cd8:	d100      	bne.n	8000cdc <__aeabi_dadd+0x608>
 8000cda:	e698      	b.n	8000a0e <__aeabi_dadd+0x33a>
 8000cdc:	464a      	mov	r2, r9
 8000cde:	08d1      	lsrs	r1, r2, #3
 8000ce0:	075a      	lsls	r2, r3, #29
 8000ce2:	4311      	orrs	r1, r2
 8000ce4:	08da      	lsrs	r2, r3, #3
 8000ce6:	2380      	movs	r3, #128	; 0x80
 8000ce8:	031b      	lsls	r3, r3, #12
 8000cea:	421a      	tst	r2, r3
 8000cec:	d008      	beq.n	8000d00 <__aeabi_dadd+0x62c>
 8000cee:	4660      	mov	r0, ip
 8000cf0:	08c5      	lsrs	r5, r0, #3
 8000cf2:	421d      	tst	r5, r3
 8000cf4:	d104      	bne.n	8000d00 <__aeabi_dadd+0x62c>
 8000cf6:	4654      	mov	r4, sl
 8000cf8:	002a      	movs	r2, r5
 8000cfa:	08f9      	lsrs	r1, r7, #3
 8000cfc:	0743      	lsls	r3, r0, #29
 8000cfe:	4319      	orrs	r1, r3
 8000d00:	0f4b      	lsrs	r3, r1, #29
 8000d02:	00c9      	lsls	r1, r1, #3
 8000d04:	075b      	lsls	r3, r3, #29
 8000d06:	08c9      	lsrs	r1, r1, #3
 8000d08:	4319      	orrs	r1, r3
 8000d0a:	0013      	movs	r3, r2
 8000d0c:	e62c      	b.n	8000968 <__aeabi_dadd+0x294>
 8000d0e:	4641      	mov	r1, r8
 8000d10:	4329      	orrs	r1, r5
 8000d12:	d000      	beq.n	8000d16 <__aeabi_dadd+0x642>
 8000d14:	e5fa      	b.n	800090c <__aeabi_dadd+0x238>
 8000d16:	2300      	movs	r3, #0
 8000d18:	000a      	movs	r2, r1
 8000d1a:	2400      	movs	r4, #0
 8000d1c:	e602      	b.n	8000924 <__aeabi_dadd+0x250>
 8000d1e:	076b      	lsls	r3, r5, #29
 8000d20:	08f9      	lsrs	r1, r7, #3
 8000d22:	4319      	orrs	r1, r3
 8000d24:	08eb      	lsrs	r3, r5, #3
 8000d26:	e5fd      	b.n	8000924 <__aeabi_dadd+0x250>
 8000d28:	4663      	mov	r3, ip
 8000d2a:	08f9      	lsrs	r1, r7, #3
 8000d2c:	075b      	lsls	r3, r3, #29
 8000d2e:	4319      	orrs	r1, r3
 8000d30:	4663      	mov	r3, ip
 8000d32:	0004      	movs	r4, r0
 8000d34:	08db      	lsrs	r3, r3, #3
 8000d36:	e617      	b.n	8000968 <__aeabi_dadd+0x294>
 8000d38:	003d      	movs	r5, r7
 8000d3a:	444d      	add	r5, r9
 8000d3c:	4463      	add	r3, ip
 8000d3e:	454d      	cmp	r5, r9
 8000d40:	4189      	sbcs	r1, r1
 8000d42:	4698      	mov	r8, r3
 8000d44:	4249      	negs	r1, r1
 8000d46:	4488      	add	r8, r1
 8000d48:	4643      	mov	r3, r8
 8000d4a:	021b      	lsls	r3, r3, #8
 8000d4c:	d400      	bmi.n	8000d50 <__aeabi_dadd+0x67c>
 8000d4e:	e5dd      	b.n	800090c <__aeabi_dadd+0x238>
 8000d50:	4642      	mov	r2, r8
 8000d52:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <__aeabi_dadd+0x6d0>)
 8000d54:	2601      	movs	r6, #1
 8000d56:	401a      	ands	r2, r3
 8000d58:	4690      	mov	r8, r2
 8000d5a:	e5d7      	b.n	800090c <__aeabi_dadd+0x238>
 8000d5c:	0010      	movs	r0, r2
 8000d5e:	001e      	movs	r6, r3
 8000d60:	3820      	subs	r0, #32
 8000d62:	40c6      	lsrs	r6, r0
 8000d64:	2a20      	cmp	r2, #32
 8000d66:	d005      	beq.n	8000d74 <__aeabi_dadd+0x6a0>
 8000d68:	2040      	movs	r0, #64	; 0x40
 8000d6a:	1a82      	subs	r2, r0, r2
 8000d6c:	4093      	lsls	r3, r2
 8000d6e:	464a      	mov	r2, r9
 8000d70:	431a      	orrs	r2, r3
 8000d72:	4691      	mov	r9, r2
 8000d74:	464d      	mov	r5, r9
 8000d76:	1e6b      	subs	r3, r5, #1
 8000d78:	419d      	sbcs	r5, r3
 8000d7a:	4335      	orrs	r5, r6
 8000d7c:	e621      	b.n	80009c2 <__aeabi_dadd+0x2ee>
 8000d7e:	0002      	movs	r2, r0
 8000d80:	2300      	movs	r3, #0
 8000d82:	2100      	movs	r1, #0
 8000d84:	e540      	b.n	8000808 <__aeabi_dadd+0x134>
 8000d86:	464a      	mov	r2, r9
 8000d88:	19d5      	adds	r5, r2, r7
 8000d8a:	42bd      	cmp	r5, r7
 8000d8c:	4189      	sbcs	r1, r1
 8000d8e:	4463      	add	r3, ip
 8000d90:	4698      	mov	r8, r3
 8000d92:	4249      	negs	r1, r1
 8000d94:	4488      	add	r8, r1
 8000d96:	e5b3      	b.n	8000900 <__aeabi_dadd+0x22c>
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4a01      	ldr	r2, [pc, #4]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000d9c:	000b      	movs	r3, r1
 8000d9e:	e533      	b.n	8000808 <__aeabi_dadd+0x134>
 8000da0:	000007ff 	.word	0x000007ff
 8000da4:	ff7fffff 	.word	0xff7fffff

08000da8 <__aeabi_ddiv>:
 8000da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000daa:	4657      	mov	r7, sl
 8000dac:	464e      	mov	r6, r9
 8000dae:	4645      	mov	r5, r8
 8000db0:	46de      	mov	lr, fp
 8000db2:	b5e0      	push	{r5, r6, r7, lr}
 8000db4:	4681      	mov	r9, r0
 8000db6:	0005      	movs	r5, r0
 8000db8:	030c      	lsls	r4, r1, #12
 8000dba:	0048      	lsls	r0, r1, #1
 8000dbc:	4692      	mov	sl, r2
 8000dbe:	001f      	movs	r7, r3
 8000dc0:	b085      	sub	sp, #20
 8000dc2:	0b24      	lsrs	r4, r4, #12
 8000dc4:	0d40      	lsrs	r0, r0, #21
 8000dc6:	0fce      	lsrs	r6, r1, #31
 8000dc8:	2800      	cmp	r0, #0
 8000dca:	d059      	beq.n	8000e80 <__aeabi_ddiv+0xd8>
 8000dcc:	4b87      	ldr	r3, [pc, #540]	; (8000fec <__aeabi_ddiv+0x244>)
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d100      	bne.n	8000dd4 <__aeabi_ddiv+0x2c>
 8000dd2:	e098      	b.n	8000f06 <__aeabi_ddiv+0x15e>
 8000dd4:	0f6b      	lsrs	r3, r5, #29
 8000dd6:	00e4      	lsls	r4, r4, #3
 8000dd8:	431c      	orrs	r4, r3
 8000dda:	2380      	movs	r3, #128	; 0x80
 8000ddc:	041b      	lsls	r3, r3, #16
 8000dde:	4323      	orrs	r3, r4
 8000de0:	4698      	mov	r8, r3
 8000de2:	4b83      	ldr	r3, [pc, #524]	; (8000ff0 <__aeabi_ddiv+0x248>)
 8000de4:	00ed      	lsls	r5, r5, #3
 8000de6:	469b      	mov	fp, r3
 8000de8:	2300      	movs	r3, #0
 8000dea:	4699      	mov	r9, r3
 8000dec:	4483      	add	fp, r0
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	033c      	lsls	r4, r7, #12
 8000df2:	007b      	lsls	r3, r7, #1
 8000df4:	4650      	mov	r0, sl
 8000df6:	0b24      	lsrs	r4, r4, #12
 8000df8:	0d5b      	lsrs	r3, r3, #21
 8000dfa:	0fff      	lsrs	r7, r7, #31
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d067      	beq.n	8000ed0 <__aeabi_ddiv+0x128>
 8000e00:	4a7a      	ldr	r2, [pc, #488]	; (8000fec <__aeabi_ddiv+0x244>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d018      	beq.n	8000e38 <__aeabi_ddiv+0x90>
 8000e06:	497a      	ldr	r1, [pc, #488]	; (8000ff0 <__aeabi_ddiv+0x248>)
 8000e08:	0f42      	lsrs	r2, r0, #29
 8000e0a:	468c      	mov	ip, r1
 8000e0c:	00e4      	lsls	r4, r4, #3
 8000e0e:	4659      	mov	r1, fp
 8000e10:	4314      	orrs	r4, r2
 8000e12:	2280      	movs	r2, #128	; 0x80
 8000e14:	4463      	add	r3, ip
 8000e16:	0412      	lsls	r2, r2, #16
 8000e18:	1acb      	subs	r3, r1, r3
 8000e1a:	4314      	orrs	r4, r2
 8000e1c:	469b      	mov	fp, r3
 8000e1e:	00c2      	lsls	r2, r0, #3
 8000e20:	2000      	movs	r0, #0
 8000e22:	0033      	movs	r3, r6
 8000e24:	407b      	eors	r3, r7
 8000e26:	469a      	mov	sl, r3
 8000e28:	464b      	mov	r3, r9
 8000e2a:	2b0f      	cmp	r3, #15
 8000e2c:	d900      	bls.n	8000e30 <__aeabi_ddiv+0x88>
 8000e2e:	e0ef      	b.n	8001010 <__aeabi_ddiv+0x268>
 8000e30:	4970      	ldr	r1, [pc, #448]	; (8000ff4 <__aeabi_ddiv+0x24c>)
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	58cb      	ldr	r3, [r1, r3]
 8000e36:	469f      	mov	pc, r3
 8000e38:	4b6f      	ldr	r3, [pc, #444]	; (8000ff8 <__aeabi_ddiv+0x250>)
 8000e3a:	4652      	mov	r2, sl
 8000e3c:	469c      	mov	ip, r3
 8000e3e:	4322      	orrs	r2, r4
 8000e40:	44e3      	add	fp, ip
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	d000      	beq.n	8000e48 <__aeabi_ddiv+0xa0>
 8000e46:	e095      	b.n	8000f74 <__aeabi_ddiv+0x1cc>
 8000e48:	4649      	mov	r1, r9
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	4319      	orrs	r1, r3
 8000e4e:	4689      	mov	r9, r1
 8000e50:	2400      	movs	r4, #0
 8000e52:	2002      	movs	r0, #2
 8000e54:	e7e5      	b.n	8000e22 <__aeabi_ddiv+0x7a>
 8000e56:	2300      	movs	r3, #0
 8000e58:	2400      	movs	r4, #0
 8000e5a:	2500      	movs	r5, #0
 8000e5c:	4652      	mov	r2, sl
 8000e5e:	051b      	lsls	r3, r3, #20
 8000e60:	4323      	orrs	r3, r4
 8000e62:	07d2      	lsls	r2, r2, #31
 8000e64:	4313      	orrs	r3, r2
 8000e66:	0028      	movs	r0, r5
 8000e68:	0019      	movs	r1, r3
 8000e6a:	b005      	add	sp, #20
 8000e6c:	bcf0      	pop	{r4, r5, r6, r7}
 8000e6e:	46bb      	mov	fp, r7
 8000e70:	46b2      	mov	sl, r6
 8000e72:	46a9      	mov	r9, r5
 8000e74:	46a0      	mov	r8, r4
 8000e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e78:	2400      	movs	r4, #0
 8000e7a:	2500      	movs	r5, #0
 8000e7c:	4b5b      	ldr	r3, [pc, #364]	; (8000fec <__aeabi_ddiv+0x244>)
 8000e7e:	e7ed      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000e80:	464b      	mov	r3, r9
 8000e82:	4323      	orrs	r3, r4
 8000e84:	4698      	mov	r8, r3
 8000e86:	d100      	bne.n	8000e8a <__aeabi_ddiv+0xe2>
 8000e88:	e089      	b.n	8000f9e <__aeabi_ddiv+0x1f6>
 8000e8a:	2c00      	cmp	r4, #0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_ddiv+0xe8>
 8000e8e:	e1e0      	b.n	8001252 <__aeabi_ddiv+0x4aa>
 8000e90:	0020      	movs	r0, r4
 8000e92:	f001 fa19 	bl	80022c8 <__clzsi2>
 8000e96:	0001      	movs	r1, r0
 8000e98:	0002      	movs	r2, r0
 8000e9a:	390b      	subs	r1, #11
 8000e9c:	231d      	movs	r3, #29
 8000e9e:	1a5b      	subs	r3, r3, r1
 8000ea0:	4649      	mov	r1, r9
 8000ea2:	0010      	movs	r0, r2
 8000ea4:	40d9      	lsrs	r1, r3
 8000ea6:	3808      	subs	r0, #8
 8000ea8:	4084      	lsls	r4, r0
 8000eaa:	000b      	movs	r3, r1
 8000eac:	464d      	mov	r5, r9
 8000eae:	4323      	orrs	r3, r4
 8000eb0:	4698      	mov	r8, r3
 8000eb2:	4085      	lsls	r5, r0
 8000eb4:	4851      	ldr	r0, [pc, #324]	; (8000ffc <__aeabi_ddiv+0x254>)
 8000eb6:	033c      	lsls	r4, r7, #12
 8000eb8:	1a83      	subs	r3, r0, r2
 8000eba:	469b      	mov	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	007b      	lsls	r3, r7, #1
 8000ec4:	4650      	mov	r0, sl
 8000ec6:	0b24      	lsrs	r4, r4, #12
 8000ec8:	0d5b      	lsrs	r3, r3, #21
 8000eca:	0fff      	lsrs	r7, r7, #31
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d197      	bne.n	8000e00 <__aeabi_ddiv+0x58>
 8000ed0:	4652      	mov	r2, sl
 8000ed2:	4322      	orrs	r2, r4
 8000ed4:	d055      	beq.n	8000f82 <__aeabi_ddiv+0x1da>
 8000ed6:	2c00      	cmp	r4, #0
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x134>
 8000eda:	e1ca      	b.n	8001272 <__aeabi_ddiv+0x4ca>
 8000edc:	0020      	movs	r0, r4
 8000ede:	f001 f9f3 	bl	80022c8 <__clzsi2>
 8000ee2:	0002      	movs	r2, r0
 8000ee4:	3a0b      	subs	r2, #11
 8000ee6:	231d      	movs	r3, #29
 8000ee8:	0001      	movs	r1, r0
 8000eea:	1a9b      	subs	r3, r3, r2
 8000eec:	4652      	mov	r2, sl
 8000eee:	3908      	subs	r1, #8
 8000ef0:	40da      	lsrs	r2, r3
 8000ef2:	408c      	lsls	r4, r1
 8000ef4:	4314      	orrs	r4, r2
 8000ef6:	4652      	mov	r2, sl
 8000ef8:	408a      	lsls	r2, r1
 8000efa:	4b41      	ldr	r3, [pc, #260]	; (8001000 <__aeabi_ddiv+0x258>)
 8000efc:	4458      	add	r0, fp
 8000efe:	469b      	mov	fp, r3
 8000f00:	4483      	add	fp, r0
 8000f02:	2000      	movs	r0, #0
 8000f04:	e78d      	b.n	8000e22 <__aeabi_ddiv+0x7a>
 8000f06:	464b      	mov	r3, r9
 8000f08:	4323      	orrs	r3, r4
 8000f0a:	4698      	mov	r8, r3
 8000f0c:	d140      	bne.n	8000f90 <__aeabi_ddiv+0x1e8>
 8000f0e:	2308      	movs	r3, #8
 8000f10:	4699      	mov	r9, r3
 8000f12:	3b06      	subs	r3, #6
 8000f14:	2500      	movs	r5, #0
 8000f16:	4683      	mov	fp, r0
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	e769      	b.n	8000df0 <__aeabi_ddiv+0x48>
 8000f1c:	46b2      	mov	sl, r6
 8000f1e:	9b00      	ldr	r3, [sp, #0]
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d0a9      	beq.n	8000e78 <__aeabi_ddiv+0xd0>
 8000f24:	2b03      	cmp	r3, #3
 8000f26:	d100      	bne.n	8000f2a <__aeabi_ddiv+0x182>
 8000f28:	e211      	b.n	800134e <__aeabi_ddiv+0x5a6>
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d093      	beq.n	8000e56 <__aeabi_ddiv+0xae>
 8000f2e:	4a35      	ldr	r2, [pc, #212]	; (8001004 <__aeabi_ddiv+0x25c>)
 8000f30:	445a      	add	r2, fp
 8000f32:	2a00      	cmp	r2, #0
 8000f34:	dc00      	bgt.n	8000f38 <__aeabi_ddiv+0x190>
 8000f36:	e13c      	b.n	80011b2 <__aeabi_ddiv+0x40a>
 8000f38:	076b      	lsls	r3, r5, #29
 8000f3a:	d000      	beq.n	8000f3e <__aeabi_ddiv+0x196>
 8000f3c:	e1a7      	b.n	800128e <__aeabi_ddiv+0x4e6>
 8000f3e:	08ed      	lsrs	r5, r5, #3
 8000f40:	4643      	mov	r3, r8
 8000f42:	01db      	lsls	r3, r3, #7
 8000f44:	d506      	bpl.n	8000f54 <__aeabi_ddiv+0x1ac>
 8000f46:	4642      	mov	r2, r8
 8000f48:	4b2f      	ldr	r3, [pc, #188]	; (8001008 <__aeabi_ddiv+0x260>)
 8000f4a:	401a      	ands	r2, r3
 8000f4c:	4690      	mov	r8, r2
 8000f4e:	2280      	movs	r2, #128	; 0x80
 8000f50:	00d2      	lsls	r2, r2, #3
 8000f52:	445a      	add	r2, fp
 8000f54:	4b2d      	ldr	r3, [pc, #180]	; (800100c <__aeabi_ddiv+0x264>)
 8000f56:	429a      	cmp	r2, r3
 8000f58:	dc8e      	bgt.n	8000e78 <__aeabi_ddiv+0xd0>
 8000f5a:	4643      	mov	r3, r8
 8000f5c:	0552      	lsls	r2, r2, #21
 8000f5e:	0758      	lsls	r0, r3, #29
 8000f60:	025c      	lsls	r4, r3, #9
 8000f62:	4305      	orrs	r5, r0
 8000f64:	0b24      	lsrs	r4, r4, #12
 8000f66:	0d53      	lsrs	r3, r2, #21
 8000f68:	e778      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000f6a:	46ba      	mov	sl, r7
 8000f6c:	46a0      	mov	r8, r4
 8000f6e:	0015      	movs	r5, r2
 8000f70:	9000      	str	r0, [sp, #0]
 8000f72:	e7d4      	b.n	8000f1e <__aeabi_ddiv+0x176>
 8000f74:	464a      	mov	r2, r9
 8000f76:	2303      	movs	r3, #3
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	4691      	mov	r9, r2
 8000f7c:	2003      	movs	r0, #3
 8000f7e:	4652      	mov	r2, sl
 8000f80:	e74f      	b.n	8000e22 <__aeabi_ddiv+0x7a>
 8000f82:	4649      	mov	r1, r9
 8000f84:	2301      	movs	r3, #1
 8000f86:	4319      	orrs	r1, r3
 8000f88:	4689      	mov	r9, r1
 8000f8a:	2400      	movs	r4, #0
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	e748      	b.n	8000e22 <__aeabi_ddiv+0x7a>
 8000f90:	230c      	movs	r3, #12
 8000f92:	4699      	mov	r9, r3
 8000f94:	3b09      	subs	r3, #9
 8000f96:	46a0      	mov	r8, r4
 8000f98:	4683      	mov	fp, r0
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	e728      	b.n	8000df0 <__aeabi_ddiv+0x48>
 8000f9e:	2304      	movs	r3, #4
 8000fa0:	4699      	mov	r9, r3
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	469b      	mov	fp, r3
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	2500      	movs	r5, #0
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	e720      	b.n	8000df0 <__aeabi_ddiv+0x48>
 8000fae:	2300      	movs	r3, #0
 8000fb0:	2480      	movs	r4, #128	; 0x80
 8000fb2:	469a      	mov	sl, r3
 8000fb4:	2500      	movs	r5, #0
 8000fb6:	4b0d      	ldr	r3, [pc, #52]	; (8000fec <__aeabi_ddiv+0x244>)
 8000fb8:	0324      	lsls	r4, r4, #12
 8000fba:	e74f      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000fbc:	2380      	movs	r3, #128	; 0x80
 8000fbe:	4641      	mov	r1, r8
 8000fc0:	031b      	lsls	r3, r3, #12
 8000fc2:	4219      	tst	r1, r3
 8000fc4:	d008      	beq.n	8000fd8 <__aeabi_ddiv+0x230>
 8000fc6:	421c      	tst	r4, r3
 8000fc8:	d106      	bne.n	8000fd8 <__aeabi_ddiv+0x230>
 8000fca:	431c      	orrs	r4, r3
 8000fcc:	0324      	lsls	r4, r4, #12
 8000fce:	46ba      	mov	sl, r7
 8000fd0:	0015      	movs	r5, r2
 8000fd2:	4b06      	ldr	r3, [pc, #24]	; (8000fec <__aeabi_ddiv+0x244>)
 8000fd4:	0b24      	lsrs	r4, r4, #12
 8000fd6:	e741      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000fd8:	2480      	movs	r4, #128	; 0x80
 8000fda:	4643      	mov	r3, r8
 8000fdc:	0324      	lsls	r4, r4, #12
 8000fde:	431c      	orrs	r4, r3
 8000fe0:	0324      	lsls	r4, r4, #12
 8000fe2:	46b2      	mov	sl, r6
 8000fe4:	4b01      	ldr	r3, [pc, #4]	; (8000fec <__aeabi_ddiv+0x244>)
 8000fe6:	0b24      	lsrs	r4, r4, #12
 8000fe8:	e738      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000fea:	46c0      	nop			; (mov r8, r8)
 8000fec:	000007ff 	.word	0x000007ff
 8000ff0:	fffffc01 	.word	0xfffffc01
 8000ff4:	08006f1c 	.word	0x08006f1c
 8000ff8:	fffff801 	.word	0xfffff801
 8000ffc:	fffffc0d 	.word	0xfffffc0d
 8001000:	000003f3 	.word	0x000003f3
 8001004:	000003ff 	.word	0x000003ff
 8001008:	feffffff 	.word	0xfeffffff
 800100c:	000007fe 	.word	0x000007fe
 8001010:	4544      	cmp	r4, r8
 8001012:	d200      	bcs.n	8001016 <__aeabi_ddiv+0x26e>
 8001014:	e116      	b.n	8001244 <__aeabi_ddiv+0x49c>
 8001016:	d100      	bne.n	800101a <__aeabi_ddiv+0x272>
 8001018:	e111      	b.n	800123e <__aeabi_ddiv+0x496>
 800101a:	2301      	movs	r3, #1
 800101c:	425b      	negs	r3, r3
 800101e:	469c      	mov	ip, r3
 8001020:	002e      	movs	r6, r5
 8001022:	4640      	mov	r0, r8
 8001024:	2500      	movs	r5, #0
 8001026:	44e3      	add	fp, ip
 8001028:	0223      	lsls	r3, r4, #8
 800102a:	0e14      	lsrs	r4, r2, #24
 800102c:	431c      	orrs	r4, r3
 800102e:	0c1b      	lsrs	r3, r3, #16
 8001030:	4699      	mov	r9, r3
 8001032:	0423      	lsls	r3, r4, #16
 8001034:	0c1f      	lsrs	r7, r3, #16
 8001036:	0212      	lsls	r2, r2, #8
 8001038:	4649      	mov	r1, r9
 800103a:	9200      	str	r2, [sp, #0]
 800103c:	9701      	str	r7, [sp, #4]
 800103e:	f7ff f8e9 	bl	8000214 <__aeabi_uidivmod>
 8001042:	0002      	movs	r2, r0
 8001044:	437a      	muls	r2, r7
 8001046:	040b      	lsls	r3, r1, #16
 8001048:	0c31      	lsrs	r1, r6, #16
 800104a:	4680      	mov	r8, r0
 800104c:	4319      	orrs	r1, r3
 800104e:	428a      	cmp	r2, r1
 8001050:	d90b      	bls.n	800106a <__aeabi_ddiv+0x2c2>
 8001052:	2301      	movs	r3, #1
 8001054:	425b      	negs	r3, r3
 8001056:	469c      	mov	ip, r3
 8001058:	1909      	adds	r1, r1, r4
 800105a:	44e0      	add	r8, ip
 800105c:	428c      	cmp	r4, r1
 800105e:	d804      	bhi.n	800106a <__aeabi_ddiv+0x2c2>
 8001060:	428a      	cmp	r2, r1
 8001062:	d902      	bls.n	800106a <__aeabi_ddiv+0x2c2>
 8001064:	1e83      	subs	r3, r0, #2
 8001066:	4698      	mov	r8, r3
 8001068:	1909      	adds	r1, r1, r4
 800106a:	1a88      	subs	r0, r1, r2
 800106c:	4649      	mov	r1, r9
 800106e:	f7ff f8d1 	bl	8000214 <__aeabi_uidivmod>
 8001072:	0409      	lsls	r1, r1, #16
 8001074:	468c      	mov	ip, r1
 8001076:	0431      	lsls	r1, r6, #16
 8001078:	4666      	mov	r6, ip
 800107a:	9a01      	ldr	r2, [sp, #4]
 800107c:	0c09      	lsrs	r1, r1, #16
 800107e:	4342      	muls	r2, r0
 8001080:	0003      	movs	r3, r0
 8001082:	4331      	orrs	r1, r6
 8001084:	428a      	cmp	r2, r1
 8001086:	d904      	bls.n	8001092 <__aeabi_ddiv+0x2ea>
 8001088:	1909      	adds	r1, r1, r4
 800108a:	3b01      	subs	r3, #1
 800108c:	428c      	cmp	r4, r1
 800108e:	d800      	bhi.n	8001092 <__aeabi_ddiv+0x2ea>
 8001090:	e111      	b.n	80012b6 <__aeabi_ddiv+0x50e>
 8001092:	1a89      	subs	r1, r1, r2
 8001094:	4642      	mov	r2, r8
 8001096:	9e00      	ldr	r6, [sp, #0]
 8001098:	0412      	lsls	r2, r2, #16
 800109a:	431a      	orrs	r2, r3
 800109c:	0c33      	lsrs	r3, r6, #16
 800109e:	001f      	movs	r7, r3
 80010a0:	0c10      	lsrs	r0, r2, #16
 80010a2:	4690      	mov	r8, r2
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	0413      	lsls	r3, r2, #16
 80010a8:	0432      	lsls	r2, r6, #16
 80010aa:	0c16      	lsrs	r6, r2, #16
 80010ac:	0032      	movs	r2, r6
 80010ae:	0c1b      	lsrs	r3, r3, #16
 80010b0:	435a      	muls	r2, r3
 80010b2:	9603      	str	r6, [sp, #12]
 80010b4:	437b      	muls	r3, r7
 80010b6:	4346      	muls	r6, r0
 80010b8:	4378      	muls	r0, r7
 80010ba:	0c17      	lsrs	r7, r2, #16
 80010bc:	46bc      	mov	ip, r7
 80010be:	199b      	adds	r3, r3, r6
 80010c0:	4463      	add	r3, ip
 80010c2:	429e      	cmp	r6, r3
 80010c4:	d903      	bls.n	80010ce <__aeabi_ddiv+0x326>
 80010c6:	2680      	movs	r6, #128	; 0x80
 80010c8:	0276      	lsls	r6, r6, #9
 80010ca:	46b4      	mov	ip, r6
 80010cc:	4460      	add	r0, ip
 80010ce:	0c1e      	lsrs	r6, r3, #16
 80010d0:	1830      	adds	r0, r6, r0
 80010d2:	0416      	lsls	r6, r2, #16
 80010d4:	041b      	lsls	r3, r3, #16
 80010d6:	0c36      	lsrs	r6, r6, #16
 80010d8:	199e      	adds	r6, r3, r6
 80010da:	4281      	cmp	r1, r0
 80010dc:	d200      	bcs.n	80010e0 <__aeabi_ddiv+0x338>
 80010de:	e09c      	b.n	800121a <__aeabi_ddiv+0x472>
 80010e0:	d100      	bne.n	80010e4 <__aeabi_ddiv+0x33c>
 80010e2:	e097      	b.n	8001214 <__aeabi_ddiv+0x46c>
 80010e4:	1bae      	subs	r6, r5, r6
 80010e6:	1a09      	subs	r1, r1, r0
 80010e8:	42b5      	cmp	r5, r6
 80010ea:	4180      	sbcs	r0, r0
 80010ec:	4240      	negs	r0, r0
 80010ee:	1a08      	subs	r0, r1, r0
 80010f0:	4284      	cmp	r4, r0
 80010f2:	d100      	bne.n	80010f6 <__aeabi_ddiv+0x34e>
 80010f4:	e111      	b.n	800131a <__aeabi_ddiv+0x572>
 80010f6:	4649      	mov	r1, r9
 80010f8:	f7ff f88c 	bl	8000214 <__aeabi_uidivmod>
 80010fc:	9a01      	ldr	r2, [sp, #4]
 80010fe:	040b      	lsls	r3, r1, #16
 8001100:	4342      	muls	r2, r0
 8001102:	0c31      	lsrs	r1, r6, #16
 8001104:	0005      	movs	r5, r0
 8001106:	4319      	orrs	r1, r3
 8001108:	428a      	cmp	r2, r1
 800110a:	d907      	bls.n	800111c <__aeabi_ddiv+0x374>
 800110c:	1909      	adds	r1, r1, r4
 800110e:	3d01      	subs	r5, #1
 8001110:	428c      	cmp	r4, r1
 8001112:	d803      	bhi.n	800111c <__aeabi_ddiv+0x374>
 8001114:	428a      	cmp	r2, r1
 8001116:	d901      	bls.n	800111c <__aeabi_ddiv+0x374>
 8001118:	1e85      	subs	r5, r0, #2
 800111a:	1909      	adds	r1, r1, r4
 800111c:	1a88      	subs	r0, r1, r2
 800111e:	4649      	mov	r1, r9
 8001120:	f7ff f878 	bl	8000214 <__aeabi_uidivmod>
 8001124:	0409      	lsls	r1, r1, #16
 8001126:	468c      	mov	ip, r1
 8001128:	0431      	lsls	r1, r6, #16
 800112a:	4666      	mov	r6, ip
 800112c:	9a01      	ldr	r2, [sp, #4]
 800112e:	0c09      	lsrs	r1, r1, #16
 8001130:	4342      	muls	r2, r0
 8001132:	0003      	movs	r3, r0
 8001134:	4331      	orrs	r1, r6
 8001136:	428a      	cmp	r2, r1
 8001138:	d907      	bls.n	800114a <__aeabi_ddiv+0x3a2>
 800113a:	1909      	adds	r1, r1, r4
 800113c:	3b01      	subs	r3, #1
 800113e:	428c      	cmp	r4, r1
 8001140:	d803      	bhi.n	800114a <__aeabi_ddiv+0x3a2>
 8001142:	428a      	cmp	r2, r1
 8001144:	d901      	bls.n	800114a <__aeabi_ddiv+0x3a2>
 8001146:	1e83      	subs	r3, r0, #2
 8001148:	1909      	adds	r1, r1, r4
 800114a:	9e03      	ldr	r6, [sp, #12]
 800114c:	1a89      	subs	r1, r1, r2
 800114e:	0032      	movs	r2, r6
 8001150:	042d      	lsls	r5, r5, #16
 8001152:	431d      	orrs	r5, r3
 8001154:	9f02      	ldr	r7, [sp, #8]
 8001156:	042b      	lsls	r3, r5, #16
 8001158:	0c1b      	lsrs	r3, r3, #16
 800115a:	435a      	muls	r2, r3
 800115c:	437b      	muls	r3, r7
 800115e:	469c      	mov	ip, r3
 8001160:	0c28      	lsrs	r0, r5, #16
 8001162:	4346      	muls	r6, r0
 8001164:	0c13      	lsrs	r3, r2, #16
 8001166:	44b4      	add	ip, r6
 8001168:	4463      	add	r3, ip
 800116a:	4378      	muls	r0, r7
 800116c:	429e      	cmp	r6, r3
 800116e:	d903      	bls.n	8001178 <__aeabi_ddiv+0x3d0>
 8001170:	2680      	movs	r6, #128	; 0x80
 8001172:	0276      	lsls	r6, r6, #9
 8001174:	46b4      	mov	ip, r6
 8001176:	4460      	add	r0, ip
 8001178:	0c1e      	lsrs	r6, r3, #16
 800117a:	0412      	lsls	r2, r2, #16
 800117c:	041b      	lsls	r3, r3, #16
 800117e:	0c12      	lsrs	r2, r2, #16
 8001180:	1830      	adds	r0, r6, r0
 8001182:	189b      	adds	r3, r3, r2
 8001184:	4281      	cmp	r1, r0
 8001186:	d306      	bcc.n	8001196 <__aeabi_ddiv+0x3ee>
 8001188:	d002      	beq.n	8001190 <__aeabi_ddiv+0x3e8>
 800118a:	2301      	movs	r3, #1
 800118c:	431d      	orrs	r5, r3
 800118e:	e6ce      	b.n	8000f2e <__aeabi_ddiv+0x186>
 8001190:	2b00      	cmp	r3, #0
 8001192:	d100      	bne.n	8001196 <__aeabi_ddiv+0x3ee>
 8001194:	e6cb      	b.n	8000f2e <__aeabi_ddiv+0x186>
 8001196:	1861      	adds	r1, r4, r1
 8001198:	1e6e      	subs	r6, r5, #1
 800119a:	42a1      	cmp	r1, r4
 800119c:	d200      	bcs.n	80011a0 <__aeabi_ddiv+0x3f8>
 800119e:	e0a4      	b.n	80012ea <__aeabi_ddiv+0x542>
 80011a0:	4281      	cmp	r1, r0
 80011a2:	d200      	bcs.n	80011a6 <__aeabi_ddiv+0x3fe>
 80011a4:	e0c9      	b.n	800133a <__aeabi_ddiv+0x592>
 80011a6:	d100      	bne.n	80011aa <__aeabi_ddiv+0x402>
 80011a8:	e0d9      	b.n	800135e <__aeabi_ddiv+0x5b6>
 80011aa:	0035      	movs	r5, r6
 80011ac:	e7ed      	b.n	800118a <__aeabi_ddiv+0x3e2>
 80011ae:	2501      	movs	r5, #1
 80011b0:	426d      	negs	r5, r5
 80011b2:	2101      	movs	r1, #1
 80011b4:	1a89      	subs	r1, r1, r2
 80011b6:	2938      	cmp	r1, #56	; 0x38
 80011b8:	dd00      	ble.n	80011bc <__aeabi_ddiv+0x414>
 80011ba:	e64c      	b.n	8000e56 <__aeabi_ddiv+0xae>
 80011bc:	291f      	cmp	r1, #31
 80011be:	dc00      	bgt.n	80011c2 <__aeabi_ddiv+0x41a>
 80011c0:	e07f      	b.n	80012c2 <__aeabi_ddiv+0x51a>
 80011c2:	231f      	movs	r3, #31
 80011c4:	425b      	negs	r3, r3
 80011c6:	1a9a      	subs	r2, r3, r2
 80011c8:	4643      	mov	r3, r8
 80011ca:	40d3      	lsrs	r3, r2
 80011cc:	2920      	cmp	r1, #32
 80011ce:	d004      	beq.n	80011da <__aeabi_ddiv+0x432>
 80011d0:	4644      	mov	r4, r8
 80011d2:	4a65      	ldr	r2, [pc, #404]	; (8001368 <__aeabi_ddiv+0x5c0>)
 80011d4:	445a      	add	r2, fp
 80011d6:	4094      	lsls	r4, r2
 80011d8:	4325      	orrs	r5, r4
 80011da:	1e6a      	subs	r2, r5, #1
 80011dc:	4195      	sbcs	r5, r2
 80011de:	2207      	movs	r2, #7
 80011e0:	432b      	orrs	r3, r5
 80011e2:	0015      	movs	r5, r2
 80011e4:	2400      	movs	r4, #0
 80011e6:	401d      	ands	r5, r3
 80011e8:	421a      	tst	r2, r3
 80011ea:	d100      	bne.n	80011ee <__aeabi_ddiv+0x446>
 80011ec:	e0a1      	b.n	8001332 <__aeabi_ddiv+0x58a>
 80011ee:	220f      	movs	r2, #15
 80011f0:	2400      	movs	r4, #0
 80011f2:	401a      	ands	r2, r3
 80011f4:	2a04      	cmp	r2, #4
 80011f6:	d100      	bne.n	80011fa <__aeabi_ddiv+0x452>
 80011f8:	e098      	b.n	800132c <__aeabi_ddiv+0x584>
 80011fa:	1d1a      	adds	r2, r3, #4
 80011fc:	429a      	cmp	r2, r3
 80011fe:	419b      	sbcs	r3, r3
 8001200:	425b      	negs	r3, r3
 8001202:	18e4      	adds	r4, r4, r3
 8001204:	0013      	movs	r3, r2
 8001206:	0222      	lsls	r2, r4, #8
 8001208:	d400      	bmi.n	800120c <__aeabi_ddiv+0x464>
 800120a:	e08f      	b.n	800132c <__aeabi_ddiv+0x584>
 800120c:	2301      	movs	r3, #1
 800120e:	2400      	movs	r4, #0
 8001210:	2500      	movs	r5, #0
 8001212:	e623      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8001214:	42b5      	cmp	r5, r6
 8001216:	d300      	bcc.n	800121a <__aeabi_ddiv+0x472>
 8001218:	e764      	b.n	80010e4 <__aeabi_ddiv+0x33c>
 800121a:	4643      	mov	r3, r8
 800121c:	1e5a      	subs	r2, r3, #1
 800121e:	9b00      	ldr	r3, [sp, #0]
 8001220:	469c      	mov	ip, r3
 8001222:	4465      	add	r5, ip
 8001224:	001f      	movs	r7, r3
 8001226:	429d      	cmp	r5, r3
 8001228:	419b      	sbcs	r3, r3
 800122a:	425b      	negs	r3, r3
 800122c:	191b      	adds	r3, r3, r4
 800122e:	18c9      	adds	r1, r1, r3
 8001230:	428c      	cmp	r4, r1
 8001232:	d23a      	bcs.n	80012aa <__aeabi_ddiv+0x502>
 8001234:	4288      	cmp	r0, r1
 8001236:	d863      	bhi.n	8001300 <__aeabi_ddiv+0x558>
 8001238:	d060      	beq.n	80012fc <__aeabi_ddiv+0x554>
 800123a:	4690      	mov	r8, r2
 800123c:	e752      	b.n	80010e4 <__aeabi_ddiv+0x33c>
 800123e:	42aa      	cmp	r2, r5
 8001240:	d900      	bls.n	8001244 <__aeabi_ddiv+0x49c>
 8001242:	e6ea      	b.n	800101a <__aeabi_ddiv+0x272>
 8001244:	4643      	mov	r3, r8
 8001246:	07de      	lsls	r6, r3, #31
 8001248:	0858      	lsrs	r0, r3, #1
 800124a:	086b      	lsrs	r3, r5, #1
 800124c:	431e      	orrs	r6, r3
 800124e:	07ed      	lsls	r5, r5, #31
 8001250:	e6ea      	b.n	8001028 <__aeabi_ddiv+0x280>
 8001252:	4648      	mov	r0, r9
 8001254:	f001 f838 	bl	80022c8 <__clzsi2>
 8001258:	0001      	movs	r1, r0
 800125a:	0002      	movs	r2, r0
 800125c:	3115      	adds	r1, #21
 800125e:	3220      	adds	r2, #32
 8001260:	291c      	cmp	r1, #28
 8001262:	dc00      	bgt.n	8001266 <__aeabi_ddiv+0x4be>
 8001264:	e61a      	b.n	8000e9c <__aeabi_ddiv+0xf4>
 8001266:	464b      	mov	r3, r9
 8001268:	3808      	subs	r0, #8
 800126a:	4083      	lsls	r3, r0
 800126c:	2500      	movs	r5, #0
 800126e:	4698      	mov	r8, r3
 8001270:	e620      	b.n	8000eb4 <__aeabi_ddiv+0x10c>
 8001272:	f001 f829 	bl	80022c8 <__clzsi2>
 8001276:	0003      	movs	r3, r0
 8001278:	001a      	movs	r2, r3
 800127a:	3215      	adds	r2, #21
 800127c:	3020      	adds	r0, #32
 800127e:	2a1c      	cmp	r2, #28
 8001280:	dc00      	bgt.n	8001284 <__aeabi_ddiv+0x4dc>
 8001282:	e630      	b.n	8000ee6 <__aeabi_ddiv+0x13e>
 8001284:	4654      	mov	r4, sl
 8001286:	3b08      	subs	r3, #8
 8001288:	2200      	movs	r2, #0
 800128a:	409c      	lsls	r4, r3
 800128c:	e635      	b.n	8000efa <__aeabi_ddiv+0x152>
 800128e:	230f      	movs	r3, #15
 8001290:	402b      	ands	r3, r5
 8001292:	2b04      	cmp	r3, #4
 8001294:	d100      	bne.n	8001298 <__aeabi_ddiv+0x4f0>
 8001296:	e652      	b.n	8000f3e <__aeabi_ddiv+0x196>
 8001298:	2305      	movs	r3, #5
 800129a:	425b      	negs	r3, r3
 800129c:	42ab      	cmp	r3, r5
 800129e:	419b      	sbcs	r3, r3
 80012a0:	3504      	adds	r5, #4
 80012a2:	425b      	negs	r3, r3
 80012a4:	08ed      	lsrs	r5, r5, #3
 80012a6:	4498      	add	r8, r3
 80012a8:	e64a      	b.n	8000f40 <__aeabi_ddiv+0x198>
 80012aa:	428c      	cmp	r4, r1
 80012ac:	d1c5      	bne.n	800123a <__aeabi_ddiv+0x492>
 80012ae:	42af      	cmp	r7, r5
 80012b0:	d9c0      	bls.n	8001234 <__aeabi_ddiv+0x48c>
 80012b2:	4690      	mov	r8, r2
 80012b4:	e716      	b.n	80010e4 <__aeabi_ddiv+0x33c>
 80012b6:	428a      	cmp	r2, r1
 80012b8:	d800      	bhi.n	80012bc <__aeabi_ddiv+0x514>
 80012ba:	e6ea      	b.n	8001092 <__aeabi_ddiv+0x2ea>
 80012bc:	1e83      	subs	r3, r0, #2
 80012be:	1909      	adds	r1, r1, r4
 80012c0:	e6e7      	b.n	8001092 <__aeabi_ddiv+0x2ea>
 80012c2:	4a2a      	ldr	r2, [pc, #168]	; (800136c <__aeabi_ddiv+0x5c4>)
 80012c4:	0028      	movs	r0, r5
 80012c6:	445a      	add	r2, fp
 80012c8:	4643      	mov	r3, r8
 80012ca:	4095      	lsls	r5, r2
 80012cc:	4093      	lsls	r3, r2
 80012ce:	40c8      	lsrs	r0, r1
 80012d0:	1e6a      	subs	r2, r5, #1
 80012d2:	4195      	sbcs	r5, r2
 80012d4:	4644      	mov	r4, r8
 80012d6:	4303      	orrs	r3, r0
 80012d8:	432b      	orrs	r3, r5
 80012da:	40cc      	lsrs	r4, r1
 80012dc:	075a      	lsls	r2, r3, #29
 80012de:	d092      	beq.n	8001206 <__aeabi_ddiv+0x45e>
 80012e0:	220f      	movs	r2, #15
 80012e2:	401a      	ands	r2, r3
 80012e4:	2a04      	cmp	r2, #4
 80012e6:	d188      	bne.n	80011fa <__aeabi_ddiv+0x452>
 80012e8:	e78d      	b.n	8001206 <__aeabi_ddiv+0x45e>
 80012ea:	0035      	movs	r5, r6
 80012ec:	4281      	cmp	r1, r0
 80012ee:	d000      	beq.n	80012f2 <__aeabi_ddiv+0x54a>
 80012f0:	e74b      	b.n	800118a <__aeabi_ddiv+0x3e2>
 80012f2:	9a00      	ldr	r2, [sp, #0]
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d000      	beq.n	80012fa <__aeabi_ddiv+0x552>
 80012f8:	e747      	b.n	800118a <__aeabi_ddiv+0x3e2>
 80012fa:	e618      	b.n	8000f2e <__aeabi_ddiv+0x186>
 80012fc:	42ae      	cmp	r6, r5
 80012fe:	d99c      	bls.n	800123a <__aeabi_ddiv+0x492>
 8001300:	2302      	movs	r3, #2
 8001302:	425b      	negs	r3, r3
 8001304:	469c      	mov	ip, r3
 8001306:	9b00      	ldr	r3, [sp, #0]
 8001308:	44e0      	add	r8, ip
 800130a:	469c      	mov	ip, r3
 800130c:	4465      	add	r5, ip
 800130e:	429d      	cmp	r5, r3
 8001310:	419b      	sbcs	r3, r3
 8001312:	425b      	negs	r3, r3
 8001314:	191b      	adds	r3, r3, r4
 8001316:	18c9      	adds	r1, r1, r3
 8001318:	e6e4      	b.n	80010e4 <__aeabi_ddiv+0x33c>
 800131a:	4a15      	ldr	r2, [pc, #84]	; (8001370 <__aeabi_ddiv+0x5c8>)
 800131c:	445a      	add	r2, fp
 800131e:	2a00      	cmp	r2, #0
 8001320:	dc00      	bgt.n	8001324 <__aeabi_ddiv+0x57c>
 8001322:	e744      	b.n	80011ae <__aeabi_ddiv+0x406>
 8001324:	2301      	movs	r3, #1
 8001326:	2500      	movs	r5, #0
 8001328:	4498      	add	r8, r3
 800132a:	e609      	b.n	8000f40 <__aeabi_ddiv+0x198>
 800132c:	0765      	lsls	r5, r4, #29
 800132e:	0264      	lsls	r4, r4, #9
 8001330:	0b24      	lsrs	r4, r4, #12
 8001332:	08db      	lsrs	r3, r3, #3
 8001334:	431d      	orrs	r5, r3
 8001336:	2300      	movs	r3, #0
 8001338:	e590      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 800133a:	9e00      	ldr	r6, [sp, #0]
 800133c:	3d02      	subs	r5, #2
 800133e:	0072      	lsls	r2, r6, #1
 8001340:	42b2      	cmp	r2, r6
 8001342:	41bf      	sbcs	r7, r7
 8001344:	427f      	negs	r7, r7
 8001346:	193c      	adds	r4, r7, r4
 8001348:	1909      	adds	r1, r1, r4
 800134a:	9200      	str	r2, [sp, #0]
 800134c:	e7ce      	b.n	80012ec <__aeabi_ddiv+0x544>
 800134e:	2480      	movs	r4, #128	; 0x80
 8001350:	4643      	mov	r3, r8
 8001352:	0324      	lsls	r4, r4, #12
 8001354:	431c      	orrs	r4, r3
 8001356:	0324      	lsls	r4, r4, #12
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <__aeabi_ddiv+0x5cc>)
 800135a:	0b24      	lsrs	r4, r4, #12
 800135c:	e57e      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 800135e:	9a00      	ldr	r2, [sp, #0]
 8001360:	429a      	cmp	r2, r3
 8001362:	d3ea      	bcc.n	800133a <__aeabi_ddiv+0x592>
 8001364:	0035      	movs	r5, r6
 8001366:	e7c4      	b.n	80012f2 <__aeabi_ddiv+0x54a>
 8001368:	0000043e 	.word	0x0000043e
 800136c:	0000041e 	.word	0x0000041e
 8001370:	000003ff 	.word	0x000003ff
 8001374:	000007ff 	.word	0x000007ff

08001378 <__eqdf2>:
 8001378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800137a:	464f      	mov	r7, r9
 800137c:	4646      	mov	r6, r8
 800137e:	46d6      	mov	lr, sl
 8001380:	4694      	mov	ip, r2
 8001382:	4691      	mov	r9, r2
 8001384:	031a      	lsls	r2, r3, #12
 8001386:	0b12      	lsrs	r2, r2, #12
 8001388:	4d18      	ldr	r5, [pc, #96]	; (80013ec <__eqdf2+0x74>)
 800138a:	b5c0      	push	{r6, r7, lr}
 800138c:	004c      	lsls	r4, r1, #1
 800138e:	030f      	lsls	r7, r1, #12
 8001390:	4692      	mov	sl, r2
 8001392:	005a      	lsls	r2, r3, #1
 8001394:	0006      	movs	r6, r0
 8001396:	4680      	mov	r8, r0
 8001398:	0b3f      	lsrs	r7, r7, #12
 800139a:	2001      	movs	r0, #1
 800139c:	0d64      	lsrs	r4, r4, #21
 800139e:	0fc9      	lsrs	r1, r1, #31
 80013a0:	0d52      	lsrs	r2, r2, #21
 80013a2:	0fdb      	lsrs	r3, r3, #31
 80013a4:	42ac      	cmp	r4, r5
 80013a6:	d00a      	beq.n	80013be <__eqdf2+0x46>
 80013a8:	42aa      	cmp	r2, r5
 80013aa:	d003      	beq.n	80013b4 <__eqdf2+0x3c>
 80013ac:	4294      	cmp	r4, r2
 80013ae:	d101      	bne.n	80013b4 <__eqdf2+0x3c>
 80013b0:	4557      	cmp	r7, sl
 80013b2:	d00d      	beq.n	80013d0 <__eqdf2+0x58>
 80013b4:	bce0      	pop	{r5, r6, r7}
 80013b6:	46ba      	mov	sl, r7
 80013b8:	46b1      	mov	r9, r6
 80013ba:	46a8      	mov	r8, r5
 80013bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013be:	003d      	movs	r5, r7
 80013c0:	4335      	orrs	r5, r6
 80013c2:	d1f7      	bne.n	80013b4 <__eqdf2+0x3c>
 80013c4:	42a2      	cmp	r2, r4
 80013c6:	d1f5      	bne.n	80013b4 <__eqdf2+0x3c>
 80013c8:	4652      	mov	r2, sl
 80013ca:	4665      	mov	r5, ip
 80013cc:	432a      	orrs	r2, r5
 80013ce:	d1f1      	bne.n	80013b4 <__eqdf2+0x3c>
 80013d0:	2001      	movs	r0, #1
 80013d2:	45c8      	cmp	r8, r9
 80013d4:	d1ee      	bne.n	80013b4 <__eqdf2+0x3c>
 80013d6:	4299      	cmp	r1, r3
 80013d8:	d006      	beq.n	80013e8 <__eqdf2+0x70>
 80013da:	2c00      	cmp	r4, #0
 80013dc:	d1ea      	bne.n	80013b4 <__eqdf2+0x3c>
 80013de:	433e      	orrs	r6, r7
 80013e0:	0030      	movs	r0, r6
 80013e2:	1e46      	subs	r6, r0, #1
 80013e4:	41b0      	sbcs	r0, r6
 80013e6:	e7e5      	b.n	80013b4 <__eqdf2+0x3c>
 80013e8:	2000      	movs	r0, #0
 80013ea:	e7e3      	b.n	80013b4 <__eqdf2+0x3c>
 80013ec:	000007ff 	.word	0x000007ff

080013f0 <__gedf2>:
 80013f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f2:	464e      	mov	r6, r9
 80013f4:	4645      	mov	r5, r8
 80013f6:	4657      	mov	r7, sl
 80013f8:	46de      	mov	lr, fp
 80013fa:	0004      	movs	r4, r0
 80013fc:	0018      	movs	r0, r3
 80013fe:	b5e0      	push	{r5, r6, r7, lr}
 8001400:	0016      	movs	r6, r2
 8001402:	031b      	lsls	r3, r3, #12
 8001404:	0b1b      	lsrs	r3, r3, #12
 8001406:	4d32      	ldr	r5, [pc, #200]	; (80014d0 <__gedf2+0xe0>)
 8001408:	030f      	lsls	r7, r1, #12
 800140a:	004a      	lsls	r2, r1, #1
 800140c:	4699      	mov	r9, r3
 800140e:	0043      	lsls	r3, r0, #1
 8001410:	46a4      	mov	ip, r4
 8001412:	46b0      	mov	r8, r6
 8001414:	0b3f      	lsrs	r7, r7, #12
 8001416:	0d52      	lsrs	r2, r2, #21
 8001418:	0fc9      	lsrs	r1, r1, #31
 800141a:	0d5b      	lsrs	r3, r3, #21
 800141c:	0fc0      	lsrs	r0, r0, #31
 800141e:	42aa      	cmp	r2, r5
 8001420:	d029      	beq.n	8001476 <__gedf2+0x86>
 8001422:	42ab      	cmp	r3, r5
 8001424:	d018      	beq.n	8001458 <__gedf2+0x68>
 8001426:	2a00      	cmp	r2, #0
 8001428:	d12a      	bne.n	8001480 <__gedf2+0x90>
 800142a:	433c      	orrs	r4, r7
 800142c:	46a3      	mov	fp, r4
 800142e:	4265      	negs	r5, r4
 8001430:	4165      	adcs	r5, r4
 8001432:	2b00      	cmp	r3, #0
 8001434:	d102      	bne.n	800143c <__gedf2+0x4c>
 8001436:	464c      	mov	r4, r9
 8001438:	4326      	orrs	r6, r4
 800143a:	d027      	beq.n	800148c <__gedf2+0x9c>
 800143c:	2d00      	cmp	r5, #0
 800143e:	d115      	bne.n	800146c <__gedf2+0x7c>
 8001440:	4281      	cmp	r1, r0
 8001442:	d028      	beq.n	8001496 <__gedf2+0xa6>
 8001444:	2002      	movs	r0, #2
 8001446:	3901      	subs	r1, #1
 8001448:	4008      	ands	r0, r1
 800144a:	3801      	subs	r0, #1
 800144c:	bcf0      	pop	{r4, r5, r6, r7}
 800144e:	46bb      	mov	fp, r7
 8001450:	46b2      	mov	sl, r6
 8001452:	46a9      	mov	r9, r5
 8001454:	46a0      	mov	r8, r4
 8001456:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001458:	464d      	mov	r5, r9
 800145a:	432e      	orrs	r6, r5
 800145c:	d12f      	bne.n	80014be <__gedf2+0xce>
 800145e:	2a00      	cmp	r2, #0
 8001460:	d1ee      	bne.n	8001440 <__gedf2+0x50>
 8001462:	433c      	orrs	r4, r7
 8001464:	4265      	negs	r5, r4
 8001466:	4165      	adcs	r5, r4
 8001468:	2d00      	cmp	r5, #0
 800146a:	d0e9      	beq.n	8001440 <__gedf2+0x50>
 800146c:	2800      	cmp	r0, #0
 800146e:	d1ed      	bne.n	800144c <__gedf2+0x5c>
 8001470:	2001      	movs	r0, #1
 8001472:	4240      	negs	r0, r0
 8001474:	e7ea      	b.n	800144c <__gedf2+0x5c>
 8001476:	003d      	movs	r5, r7
 8001478:	4325      	orrs	r5, r4
 800147a:	d120      	bne.n	80014be <__gedf2+0xce>
 800147c:	4293      	cmp	r3, r2
 800147e:	d0eb      	beq.n	8001458 <__gedf2+0x68>
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1dd      	bne.n	8001440 <__gedf2+0x50>
 8001484:	464c      	mov	r4, r9
 8001486:	4326      	orrs	r6, r4
 8001488:	d1da      	bne.n	8001440 <__gedf2+0x50>
 800148a:	e7db      	b.n	8001444 <__gedf2+0x54>
 800148c:	465b      	mov	r3, fp
 800148e:	2000      	movs	r0, #0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0db      	beq.n	800144c <__gedf2+0x5c>
 8001494:	e7d6      	b.n	8001444 <__gedf2+0x54>
 8001496:	429a      	cmp	r2, r3
 8001498:	dc0a      	bgt.n	80014b0 <__gedf2+0xc0>
 800149a:	dbe7      	blt.n	800146c <__gedf2+0x7c>
 800149c:	454f      	cmp	r7, r9
 800149e:	d8d1      	bhi.n	8001444 <__gedf2+0x54>
 80014a0:	d010      	beq.n	80014c4 <__gedf2+0xd4>
 80014a2:	2000      	movs	r0, #0
 80014a4:	454f      	cmp	r7, r9
 80014a6:	d2d1      	bcs.n	800144c <__gedf2+0x5c>
 80014a8:	2900      	cmp	r1, #0
 80014aa:	d0e1      	beq.n	8001470 <__gedf2+0x80>
 80014ac:	0008      	movs	r0, r1
 80014ae:	e7cd      	b.n	800144c <__gedf2+0x5c>
 80014b0:	4243      	negs	r3, r0
 80014b2:	4158      	adcs	r0, r3
 80014b4:	2302      	movs	r3, #2
 80014b6:	4240      	negs	r0, r0
 80014b8:	4018      	ands	r0, r3
 80014ba:	3801      	subs	r0, #1
 80014bc:	e7c6      	b.n	800144c <__gedf2+0x5c>
 80014be:	2002      	movs	r0, #2
 80014c0:	4240      	negs	r0, r0
 80014c2:	e7c3      	b.n	800144c <__gedf2+0x5c>
 80014c4:	45c4      	cmp	ip, r8
 80014c6:	d8bd      	bhi.n	8001444 <__gedf2+0x54>
 80014c8:	2000      	movs	r0, #0
 80014ca:	45c4      	cmp	ip, r8
 80014cc:	d2be      	bcs.n	800144c <__gedf2+0x5c>
 80014ce:	e7eb      	b.n	80014a8 <__gedf2+0xb8>
 80014d0:	000007ff 	.word	0x000007ff

080014d4 <__ledf2>:
 80014d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014d6:	464e      	mov	r6, r9
 80014d8:	4645      	mov	r5, r8
 80014da:	4657      	mov	r7, sl
 80014dc:	46de      	mov	lr, fp
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	b5e0      	push	{r5, r6, r7, lr}
 80014e4:	0016      	movs	r6, r2
 80014e6:	031b      	lsls	r3, r3, #12
 80014e8:	0b1b      	lsrs	r3, r3, #12
 80014ea:	4d31      	ldr	r5, [pc, #196]	; (80015b0 <__ledf2+0xdc>)
 80014ec:	030f      	lsls	r7, r1, #12
 80014ee:	004a      	lsls	r2, r1, #1
 80014f0:	4699      	mov	r9, r3
 80014f2:	0043      	lsls	r3, r0, #1
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d011      	beq.n	800152a <__ledf2+0x56>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d014      	beq.n	8001534 <__ledf2+0x60>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d12f      	bne.n	800156e <__ledf2+0x9a>
 800150e:	433c      	orrs	r4, r7
 8001510:	46a3      	mov	fp, r4
 8001512:	4265      	negs	r5, r4
 8001514:	4165      	adcs	r5, r4
 8001516:	2b00      	cmp	r3, #0
 8001518:	d114      	bne.n	8001544 <__ledf2+0x70>
 800151a:	464c      	mov	r4, r9
 800151c:	4326      	orrs	r6, r4
 800151e:	d111      	bne.n	8001544 <__ledf2+0x70>
 8001520:	465b      	mov	r3, fp
 8001522:	2000      	movs	r0, #0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d017      	beq.n	8001558 <__ledf2+0x84>
 8001528:	e010      	b.n	800154c <__ledf2+0x78>
 800152a:	003d      	movs	r5, r7
 800152c:	4325      	orrs	r5, r4
 800152e:	d112      	bne.n	8001556 <__ledf2+0x82>
 8001530:	4293      	cmp	r3, r2
 8001532:	d11c      	bne.n	800156e <__ledf2+0x9a>
 8001534:	464d      	mov	r5, r9
 8001536:	432e      	orrs	r6, r5
 8001538:	d10d      	bne.n	8001556 <__ledf2+0x82>
 800153a:	2a00      	cmp	r2, #0
 800153c:	d104      	bne.n	8001548 <__ledf2+0x74>
 800153e:	433c      	orrs	r4, r7
 8001540:	4265      	negs	r5, r4
 8001542:	4165      	adcs	r5, r4
 8001544:	2d00      	cmp	r5, #0
 8001546:	d10d      	bne.n	8001564 <__ledf2+0x90>
 8001548:	4281      	cmp	r1, r0
 800154a:	d016      	beq.n	800157a <__ledf2+0xa6>
 800154c:	2002      	movs	r0, #2
 800154e:	3901      	subs	r1, #1
 8001550:	4008      	ands	r0, r1
 8001552:	3801      	subs	r0, #1
 8001554:	e000      	b.n	8001558 <__ledf2+0x84>
 8001556:	2002      	movs	r0, #2
 8001558:	bcf0      	pop	{r4, r5, r6, r7}
 800155a:	46bb      	mov	fp, r7
 800155c:	46b2      	mov	sl, r6
 800155e:	46a9      	mov	r9, r5
 8001560:	46a0      	mov	r8, r4
 8001562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001564:	2800      	cmp	r0, #0
 8001566:	d1f7      	bne.n	8001558 <__ledf2+0x84>
 8001568:	2001      	movs	r0, #1
 800156a:	4240      	negs	r0, r0
 800156c:	e7f4      	b.n	8001558 <__ledf2+0x84>
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1ea      	bne.n	8001548 <__ledf2+0x74>
 8001572:	464c      	mov	r4, r9
 8001574:	4326      	orrs	r6, r4
 8001576:	d1e7      	bne.n	8001548 <__ledf2+0x74>
 8001578:	e7e8      	b.n	800154c <__ledf2+0x78>
 800157a:	429a      	cmp	r2, r3
 800157c:	dd06      	ble.n	800158c <__ledf2+0xb8>
 800157e:	4243      	negs	r3, r0
 8001580:	4158      	adcs	r0, r3
 8001582:	2302      	movs	r3, #2
 8001584:	4240      	negs	r0, r0
 8001586:	4018      	ands	r0, r3
 8001588:	3801      	subs	r0, #1
 800158a:	e7e5      	b.n	8001558 <__ledf2+0x84>
 800158c:	429a      	cmp	r2, r3
 800158e:	dbe9      	blt.n	8001564 <__ledf2+0x90>
 8001590:	454f      	cmp	r7, r9
 8001592:	d8db      	bhi.n	800154c <__ledf2+0x78>
 8001594:	d006      	beq.n	80015a4 <__ledf2+0xd0>
 8001596:	2000      	movs	r0, #0
 8001598:	454f      	cmp	r7, r9
 800159a:	d2dd      	bcs.n	8001558 <__ledf2+0x84>
 800159c:	2900      	cmp	r1, #0
 800159e:	d0e3      	beq.n	8001568 <__ledf2+0x94>
 80015a0:	0008      	movs	r0, r1
 80015a2:	e7d9      	b.n	8001558 <__ledf2+0x84>
 80015a4:	45c4      	cmp	ip, r8
 80015a6:	d8d1      	bhi.n	800154c <__ledf2+0x78>
 80015a8:	2000      	movs	r0, #0
 80015aa:	45c4      	cmp	ip, r8
 80015ac:	d2d4      	bcs.n	8001558 <__ledf2+0x84>
 80015ae:	e7f5      	b.n	800159c <__ledf2+0xc8>
 80015b0:	000007ff 	.word	0x000007ff

080015b4 <__aeabi_dmul>:
 80015b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015b6:	4657      	mov	r7, sl
 80015b8:	464e      	mov	r6, r9
 80015ba:	4645      	mov	r5, r8
 80015bc:	46de      	mov	lr, fp
 80015be:	b5e0      	push	{r5, r6, r7, lr}
 80015c0:	4698      	mov	r8, r3
 80015c2:	030c      	lsls	r4, r1, #12
 80015c4:	004b      	lsls	r3, r1, #1
 80015c6:	0006      	movs	r6, r0
 80015c8:	4692      	mov	sl, r2
 80015ca:	b087      	sub	sp, #28
 80015cc:	0b24      	lsrs	r4, r4, #12
 80015ce:	0d5b      	lsrs	r3, r3, #21
 80015d0:	0fcf      	lsrs	r7, r1, #31
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d06c      	beq.n	80016b0 <__aeabi_dmul+0xfc>
 80015d6:	4add      	ldr	r2, [pc, #884]	; (800194c <__aeabi_dmul+0x398>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d100      	bne.n	80015de <__aeabi_dmul+0x2a>
 80015dc:	e086      	b.n	80016ec <__aeabi_dmul+0x138>
 80015de:	0f42      	lsrs	r2, r0, #29
 80015e0:	00e4      	lsls	r4, r4, #3
 80015e2:	4314      	orrs	r4, r2
 80015e4:	2280      	movs	r2, #128	; 0x80
 80015e6:	0412      	lsls	r2, r2, #16
 80015e8:	4314      	orrs	r4, r2
 80015ea:	4ad9      	ldr	r2, [pc, #868]	; (8001950 <__aeabi_dmul+0x39c>)
 80015ec:	00c5      	lsls	r5, r0, #3
 80015ee:	4694      	mov	ip, r2
 80015f0:	4463      	add	r3, ip
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	2300      	movs	r3, #0
 80015f6:	4699      	mov	r9, r3
 80015f8:	469b      	mov	fp, r3
 80015fa:	4643      	mov	r3, r8
 80015fc:	4642      	mov	r2, r8
 80015fe:	031e      	lsls	r6, r3, #12
 8001600:	0fd2      	lsrs	r2, r2, #31
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	4650      	mov	r0, sl
 8001606:	4690      	mov	r8, r2
 8001608:	0b36      	lsrs	r6, r6, #12
 800160a:	0d5b      	lsrs	r3, r3, #21
 800160c:	d100      	bne.n	8001610 <__aeabi_dmul+0x5c>
 800160e:	e078      	b.n	8001702 <__aeabi_dmul+0x14e>
 8001610:	4ace      	ldr	r2, [pc, #824]	; (800194c <__aeabi_dmul+0x398>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d01d      	beq.n	8001652 <__aeabi_dmul+0x9e>
 8001616:	49ce      	ldr	r1, [pc, #824]	; (8001950 <__aeabi_dmul+0x39c>)
 8001618:	0f42      	lsrs	r2, r0, #29
 800161a:	468c      	mov	ip, r1
 800161c:	9900      	ldr	r1, [sp, #0]
 800161e:	4463      	add	r3, ip
 8001620:	00f6      	lsls	r6, r6, #3
 8001622:	468c      	mov	ip, r1
 8001624:	4316      	orrs	r6, r2
 8001626:	2280      	movs	r2, #128	; 0x80
 8001628:	449c      	add	ip, r3
 800162a:	0412      	lsls	r2, r2, #16
 800162c:	4663      	mov	r3, ip
 800162e:	4316      	orrs	r6, r2
 8001630:	00c2      	lsls	r2, r0, #3
 8001632:	2000      	movs	r0, #0
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	9900      	ldr	r1, [sp, #0]
 8001638:	4643      	mov	r3, r8
 800163a:	3101      	adds	r1, #1
 800163c:	468c      	mov	ip, r1
 800163e:	4649      	mov	r1, r9
 8001640:	407b      	eors	r3, r7
 8001642:	9301      	str	r3, [sp, #4]
 8001644:	290f      	cmp	r1, #15
 8001646:	d900      	bls.n	800164a <__aeabi_dmul+0x96>
 8001648:	e07e      	b.n	8001748 <__aeabi_dmul+0x194>
 800164a:	4bc2      	ldr	r3, [pc, #776]	; (8001954 <__aeabi_dmul+0x3a0>)
 800164c:	0089      	lsls	r1, r1, #2
 800164e:	5859      	ldr	r1, [r3, r1]
 8001650:	468f      	mov	pc, r1
 8001652:	4652      	mov	r2, sl
 8001654:	9b00      	ldr	r3, [sp, #0]
 8001656:	4332      	orrs	r2, r6
 8001658:	d000      	beq.n	800165c <__aeabi_dmul+0xa8>
 800165a:	e156      	b.n	800190a <__aeabi_dmul+0x356>
 800165c:	49bb      	ldr	r1, [pc, #748]	; (800194c <__aeabi_dmul+0x398>)
 800165e:	2600      	movs	r6, #0
 8001660:	468c      	mov	ip, r1
 8001662:	4463      	add	r3, ip
 8001664:	4649      	mov	r1, r9
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2302      	movs	r3, #2
 800166a:	4319      	orrs	r1, r3
 800166c:	4689      	mov	r9, r1
 800166e:	2002      	movs	r0, #2
 8001670:	e7e1      	b.n	8001636 <__aeabi_dmul+0x82>
 8001672:	4643      	mov	r3, r8
 8001674:	9301      	str	r3, [sp, #4]
 8001676:	0034      	movs	r4, r6
 8001678:	0015      	movs	r5, r2
 800167a:	4683      	mov	fp, r0
 800167c:	465b      	mov	r3, fp
 800167e:	2b02      	cmp	r3, #2
 8001680:	d05e      	beq.n	8001740 <__aeabi_dmul+0x18c>
 8001682:	2b03      	cmp	r3, #3
 8001684:	d100      	bne.n	8001688 <__aeabi_dmul+0xd4>
 8001686:	e1f3      	b.n	8001a70 <__aeabi_dmul+0x4bc>
 8001688:	2b01      	cmp	r3, #1
 800168a:	d000      	beq.n	800168e <__aeabi_dmul+0xda>
 800168c:	e118      	b.n	80018c0 <__aeabi_dmul+0x30c>
 800168e:	2200      	movs	r2, #0
 8001690:	2400      	movs	r4, #0
 8001692:	2500      	movs	r5, #0
 8001694:	9b01      	ldr	r3, [sp, #4]
 8001696:	0512      	lsls	r2, r2, #20
 8001698:	4322      	orrs	r2, r4
 800169a:	07db      	lsls	r3, r3, #31
 800169c:	431a      	orrs	r2, r3
 800169e:	0028      	movs	r0, r5
 80016a0:	0011      	movs	r1, r2
 80016a2:	b007      	add	sp, #28
 80016a4:	bcf0      	pop	{r4, r5, r6, r7}
 80016a6:	46bb      	mov	fp, r7
 80016a8:	46b2      	mov	sl, r6
 80016aa:	46a9      	mov	r9, r5
 80016ac:	46a0      	mov	r8, r4
 80016ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b0:	0025      	movs	r5, r4
 80016b2:	4305      	orrs	r5, r0
 80016b4:	d100      	bne.n	80016b8 <__aeabi_dmul+0x104>
 80016b6:	e141      	b.n	800193c <__aeabi_dmul+0x388>
 80016b8:	2c00      	cmp	r4, #0
 80016ba:	d100      	bne.n	80016be <__aeabi_dmul+0x10a>
 80016bc:	e1ad      	b.n	8001a1a <__aeabi_dmul+0x466>
 80016be:	0020      	movs	r0, r4
 80016c0:	f000 fe02 	bl	80022c8 <__clzsi2>
 80016c4:	0001      	movs	r1, r0
 80016c6:	0002      	movs	r2, r0
 80016c8:	390b      	subs	r1, #11
 80016ca:	231d      	movs	r3, #29
 80016cc:	0010      	movs	r0, r2
 80016ce:	1a5b      	subs	r3, r3, r1
 80016d0:	0031      	movs	r1, r6
 80016d2:	0035      	movs	r5, r6
 80016d4:	3808      	subs	r0, #8
 80016d6:	4084      	lsls	r4, r0
 80016d8:	40d9      	lsrs	r1, r3
 80016da:	4085      	lsls	r5, r0
 80016dc:	430c      	orrs	r4, r1
 80016de:	489e      	ldr	r0, [pc, #632]	; (8001958 <__aeabi_dmul+0x3a4>)
 80016e0:	1a83      	subs	r3, r0, r2
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	2300      	movs	r3, #0
 80016e6:	4699      	mov	r9, r3
 80016e8:	469b      	mov	fp, r3
 80016ea:	e786      	b.n	80015fa <__aeabi_dmul+0x46>
 80016ec:	0005      	movs	r5, r0
 80016ee:	4325      	orrs	r5, r4
 80016f0:	d000      	beq.n	80016f4 <__aeabi_dmul+0x140>
 80016f2:	e11c      	b.n	800192e <__aeabi_dmul+0x37a>
 80016f4:	2208      	movs	r2, #8
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	2302      	movs	r3, #2
 80016fa:	2400      	movs	r4, #0
 80016fc:	4691      	mov	r9, r2
 80016fe:	469b      	mov	fp, r3
 8001700:	e77b      	b.n	80015fa <__aeabi_dmul+0x46>
 8001702:	4652      	mov	r2, sl
 8001704:	4332      	orrs	r2, r6
 8001706:	d100      	bne.n	800170a <__aeabi_dmul+0x156>
 8001708:	e10a      	b.n	8001920 <__aeabi_dmul+0x36c>
 800170a:	2e00      	cmp	r6, #0
 800170c:	d100      	bne.n	8001710 <__aeabi_dmul+0x15c>
 800170e:	e176      	b.n	80019fe <__aeabi_dmul+0x44a>
 8001710:	0030      	movs	r0, r6
 8001712:	f000 fdd9 	bl	80022c8 <__clzsi2>
 8001716:	0002      	movs	r2, r0
 8001718:	3a0b      	subs	r2, #11
 800171a:	231d      	movs	r3, #29
 800171c:	0001      	movs	r1, r0
 800171e:	1a9b      	subs	r3, r3, r2
 8001720:	4652      	mov	r2, sl
 8001722:	3908      	subs	r1, #8
 8001724:	40da      	lsrs	r2, r3
 8001726:	408e      	lsls	r6, r1
 8001728:	4316      	orrs	r6, r2
 800172a:	4652      	mov	r2, sl
 800172c:	408a      	lsls	r2, r1
 800172e:	9b00      	ldr	r3, [sp, #0]
 8001730:	4989      	ldr	r1, [pc, #548]	; (8001958 <__aeabi_dmul+0x3a4>)
 8001732:	1a18      	subs	r0, r3, r0
 8001734:	0003      	movs	r3, r0
 8001736:	468c      	mov	ip, r1
 8001738:	4463      	add	r3, ip
 800173a:	2000      	movs	r0, #0
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	e77a      	b.n	8001636 <__aeabi_dmul+0x82>
 8001740:	2400      	movs	r4, #0
 8001742:	2500      	movs	r5, #0
 8001744:	4a81      	ldr	r2, [pc, #516]	; (800194c <__aeabi_dmul+0x398>)
 8001746:	e7a5      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001748:	0c2f      	lsrs	r7, r5, #16
 800174a:	042d      	lsls	r5, r5, #16
 800174c:	0c2d      	lsrs	r5, r5, #16
 800174e:	002b      	movs	r3, r5
 8001750:	0c11      	lsrs	r1, r2, #16
 8001752:	0412      	lsls	r2, r2, #16
 8001754:	0c12      	lsrs	r2, r2, #16
 8001756:	4353      	muls	r3, r2
 8001758:	4698      	mov	r8, r3
 800175a:	0013      	movs	r3, r2
 800175c:	0028      	movs	r0, r5
 800175e:	437b      	muls	r3, r7
 8001760:	4699      	mov	r9, r3
 8001762:	4348      	muls	r0, r1
 8001764:	4448      	add	r0, r9
 8001766:	4683      	mov	fp, r0
 8001768:	4640      	mov	r0, r8
 800176a:	000b      	movs	r3, r1
 800176c:	0c00      	lsrs	r0, r0, #16
 800176e:	4682      	mov	sl, r0
 8001770:	4658      	mov	r0, fp
 8001772:	437b      	muls	r3, r7
 8001774:	4450      	add	r0, sl
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	4581      	cmp	r9, r0
 800177a:	d906      	bls.n	800178a <__aeabi_dmul+0x1d6>
 800177c:	469a      	mov	sl, r3
 800177e:	2380      	movs	r3, #128	; 0x80
 8001780:	025b      	lsls	r3, r3, #9
 8001782:	4699      	mov	r9, r3
 8001784:	44ca      	add	sl, r9
 8001786:	4653      	mov	r3, sl
 8001788:	9302      	str	r3, [sp, #8]
 800178a:	0c03      	lsrs	r3, r0, #16
 800178c:	469b      	mov	fp, r3
 800178e:	4643      	mov	r3, r8
 8001790:	041b      	lsls	r3, r3, #16
 8001792:	0400      	lsls	r0, r0, #16
 8001794:	0c1b      	lsrs	r3, r3, #16
 8001796:	4698      	mov	r8, r3
 8001798:	0003      	movs	r3, r0
 800179a:	4443      	add	r3, r8
 800179c:	9304      	str	r3, [sp, #16]
 800179e:	0c33      	lsrs	r3, r6, #16
 80017a0:	4699      	mov	r9, r3
 80017a2:	002b      	movs	r3, r5
 80017a4:	0436      	lsls	r6, r6, #16
 80017a6:	0c36      	lsrs	r6, r6, #16
 80017a8:	4373      	muls	r3, r6
 80017aa:	4698      	mov	r8, r3
 80017ac:	0033      	movs	r3, r6
 80017ae:	437b      	muls	r3, r7
 80017b0:	469a      	mov	sl, r3
 80017b2:	464b      	mov	r3, r9
 80017b4:	435d      	muls	r5, r3
 80017b6:	435f      	muls	r7, r3
 80017b8:	4643      	mov	r3, r8
 80017ba:	4455      	add	r5, sl
 80017bc:	0c18      	lsrs	r0, r3, #16
 80017be:	1940      	adds	r0, r0, r5
 80017c0:	4582      	cmp	sl, r0
 80017c2:	d903      	bls.n	80017cc <__aeabi_dmul+0x218>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	025b      	lsls	r3, r3, #9
 80017c8:	469a      	mov	sl, r3
 80017ca:	4457      	add	r7, sl
 80017cc:	0c05      	lsrs	r5, r0, #16
 80017ce:	19eb      	adds	r3, r5, r7
 80017d0:	9305      	str	r3, [sp, #20]
 80017d2:	4643      	mov	r3, r8
 80017d4:	041d      	lsls	r5, r3, #16
 80017d6:	0c2d      	lsrs	r5, r5, #16
 80017d8:	0400      	lsls	r0, r0, #16
 80017da:	1940      	adds	r0, r0, r5
 80017dc:	0c25      	lsrs	r5, r4, #16
 80017de:	0424      	lsls	r4, r4, #16
 80017e0:	0c24      	lsrs	r4, r4, #16
 80017e2:	0027      	movs	r7, r4
 80017e4:	4357      	muls	r7, r2
 80017e6:	436a      	muls	r2, r5
 80017e8:	4690      	mov	r8, r2
 80017ea:	002a      	movs	r2, r5
 80017ec:	0c3b      	lsrs	r3, r7, #16
 80017ee:	469a      	mov	sl, r3
 80017f0:	434a      	muls	r2, r1
 80017f2:	4361      	muls	r1, r4
 80017f4:	4441      	add	r1, r8
 80017f6:	4451      	add	r1, sl
 80017f8:	4483      	add	fp, r0
 80017fa:	4588      	cmp	r8, r1
 80017fc:	d903      	bls.n	8001806 <__aeabi_dmul+0x252>
 80017fe:	2380      	movs	r3, #128	; 0x80
 8001800:	025b      	lsls	r3, r3, #9
 8001802:	4698      	mov	r8, r3
 8001804:	4442      	add	r2, r8
 8001806:	043f      	lsls	r7, r7, #16
 8001808:	0c0b      	lsrs	r3, r1, #16
 800180a:	0c3f      	lsrs	r7, r7, #16
 800180c:	0409      	lsls	r1, r1, #16
 800180e:	19c9      	adds	r1, r1, r7
 8001810:	0027      	movs	r7, r4
 8001812:	4698      	mov	r8, r3
 8001814:	464b      	mov	r3, r9
 8001816:	4377      	muls	r7, r6
 8001818:	435c      	muls	r4, r3
 800181a:	436e      	muls	r6, r5
 800181c:	435d      	muls	r5, r3
 800181e:	0c3b      	lsrs	r3, r7, #16
 8001820:	4699      	mov	r9, r3
 8001822:	19a4      	adds	r4, r4, r6
 8001824:	444c      	add	r4, r9
 8001826:	4442      	add	r2, r8
 8001828:	9503      	str	r5, [sp, #12]
 800182a:	42a6      	cmp	r6, r4
 800182c:	d904      	bls.n	8001838 <__aeabi_dmul+0x284>
 800182e:	2380      	movs	r3, #128	; 0x80
 8001830:	025b      	lsls	r3, r3, #9
 8001832:	4698      	mov	r8, r3
 8001834:	4445      	add	r5, r8
 8001836:	9503      	str	r5, [sp, #12]
 8001838:	9b02      	ldr	r3, [sp, #8]
 800183a:	043f      	lsls	r7, r7, #16
 800183c:	445b      	add	r3, fp
 800183e:	001e      	movs	r6, r3
 8001840:	4283      	cmp	r3, r0
 8001842:	4180      	sbcs	r0, r0
 8001844:	0423      	lsls	r3, r4, #16
 8001846:	4698      	mov	r8, r3
 8001848:	9b05      	ldr	r3, [sp, #20]
 800184a:	0c3f      	lsrs	r7, r7, #16
 800184c:	4447      	add	r7, r8
 800184e:	4698      	mov	r8, r3
 8001850:	1876      	adds	r6, r6, r1
 8001852:	428e      	cmp	r6, r1
 8001854:	4189      	sbcs	r1, r1
 8001856:	4447      	add	r7, r8
 8001858:	4240      	negs	r0, r0
 800185a:	183d      	adds	r5, r7, r0
 800185c:	46a8      	mov	r8, r5
 800185e:	4693      	mov	fp, r2
 8001860:	4249      	negs	r1, r1
 8001862:	468a      	mov	sl, r1
 8001864:	44c3      	add	fp, r8
 8001866:	429f      	cmp	r7, r3
 8001868:	41bf      	sbcs	r7, r7
 800186a:	4580      	cmp	r8, r0
 800186c:	4180      	sbcs	r0, r0
 800186e:	9b03      	ldr	r3, [sp, #12]
 8001870:	44da      	add	sl, fp
 8001872:	4698      	mov	r8, r3
 8001874:	4653      	mov	r3, sl
 8001876:	4240      	negs	r0, r0
 8001878:	427f      	negs	r7, r7
 800187a:	4307      	orrs	r7, r0
 800187c:	0c24      	lsrs	r4, r4, #16
 800187e:	4593      	cmp	fp, r2
 8001880:	4192      	sbcs	r2, r2
 8001882:	458a      	cmp	sl, r1
 8001884:	4189      	sbcs	r1, r1
 8001886:	193f      	adds	r7, r7, r4
 8001888:	0ddc      	lsrs	r4, r3, #23
 800188a:	9b04      	ldr	r3, [sp, #16]
 800188c:	0275      	lsls	r5, r6, #9
 800188e:	431d      	orrs	r5, r3
 8001890:	1e68      	subs	r0, r5, #1
 8001892:	4185      	sbcs	r5, r0
 8001894:	4653      	mov	r3, sl
 8001896:	4252      	negs	r2, r2
 8001898:	4249      	negs	r1, r1
 800189a:	430a      	orrs	r2, r1
 800189c:	18bf      	adds	r7, r7, r2
 800189e:	4447      	add	r7, r8
 80018a0:	0df6      	lsrs	r6, r6, #23
 80018a2:	027f      	lsls	r7, r7, #9
 80018a4:	4335      	orrs	r5, r6
 80018a6:	025a      	lsls	r2, r3, #9
 80018a8:	433c      	orrs	r4, r7
 80018aa:	4315      	orrs	r5, r2
 80018ac:	01fb      	lsls	r3, r7, #7
 80018ae:	d400      	bmi.n	80018b2 <__aeabi_dmul+0x2fe>
 80018b0:	e0c1      	b.n	8001a36 <__aeabi_dmul+0x482>
 80018b2:	2101      	movs	r1, #1
 80018b4:	086a      	lsrs	r2, r5, #1
 80018b6:	400d      	ands	r5, r1
 80018b8:	4315      	orrs	r5, r2
 80018ba:	07e2      	lsls	r2, r4, #31
 80018bc:	4315      	orrs	r5, r2
 80018be:	0864      	lsrs	r4, r4, #1
 80018c0:	4926      	ldr	r1, [pc, #152]	; (800195c <__aeabi_dmul+0x3a8>)
 80018c2:	4461      	add	r1, ip
 80018c4:	2900      	cmp	r1, #0
 80018c6:	dd56      	ble.n	8001976 <__aeabi_dmul+0x3c2>
 80018c8:	076b      	lsls	r3, r5, #29
 80018ca:	d009      	beq.n	80018e0 <__aeabi_dmul+0x32c>
 80018cc:	220f      	movs	r2, #15
 80018ce:	402a      	ands	r2, r5
 80018d0:	2a04      	cmp	r2, #4
 80018d2:	d005      	beq.n	80018e0 <__aeabi_dmul+0x32c>
 80018d4:	1d2a      	adds	r2, r5, #4
 80018d6:	42aa      	cmp	r2, r5
 80018d8:	41ad      	sbcs	r5, r5
 80018da:	426d      	negs	r5, r5
 80018dc:	1964      	adds	r4, r4, r5
 80018de:	0015      	movs	r5, r2
 80018e0:	01e3      	lsls	r3, r4, #7
 80018e2:	d504      	bpl.n	80018ee <__aeabi_dmul+0x33a>
 80018e4:	2180      	movs	r1, #128	; 0x80
 80018e6:	4a1e      	ldr	r2, [pc, #120]	; (8001960 <__aeabi_dmul+0x3ac>)
 80018e8:	00c9      	lsls	r1, r1, #3
 80018ea:	4014      	ands	r4, r2
 80018ec:	4461      	add	r1, ip
 80018ee:	4a1d      	ldr	r2, [pc, #116]	; (8001964 <__aeabi_dmul+0x3b0>)
 80018f0:	4291      	cmp	r1, r2
 80018f2:	dd00      	ble.n	80018f6 <__aeabi_dmul+0x342>
 80018f4:	e724      	b.n	8001740 <__aeabi_dmul+0x18c>
 80018f6:	0762      	lsls	r2, r4, #29
 80018f8:	08ed      	lsrs	r5, r5, #3
 80018fa:	0264      	lsls	r4, r4, #9
 80018fc:	0549      	lsls	r1, r1, #21
 80018fe:	4315      	orrs	r5, r2
 8001900:	0b24      	lsrs	r4, r4, #12
 8001902:	0d4a      	lsrs	r2, r1, #21
 8001904:	e6c6      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001906:	9701      	str	r7, [sp, #4]
 8001908:	e6b8      	b.n	800167c <__aeabi_dmul+0xc8>
 800190a:	4a10      	ldr	r2, [pc, #64]	; (800194c <__aeabi_dmul+0x398>)
 800190c:	2003      	movs	r0, #3
 800190e:	4694      	mov	ip, r2
 8001910:	4463      	add	r3, ip
 8001912:	464a      	mov	r2, r9
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	2303      	movs	r3, #3
 8001918:	431a      	orrs	r2, r3
 800191a:	4691      	mov	r9, r2
 800191c:	4652      	mov	r2, sl
 800191e:	e68a      	b.n	8001636 <__aeabi_dmul+0x82>
 8001920:	4649      	mov	r1, r9
 8001922:	2301      	movs	r3, #1
 8001924:	4319      	orrs	r1, r3
 8001926:	4689      	mov	r9, r1
 8001928:	2600      	movs	r6, #0
 800192a:	2001      	movs	r0, #1
 800192c:	e683      	b.n	8001636 <__aeabi_dmul+0x82>
 800192e:	220c      	movs	r2, #12
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	2303      	movs	r3, #3
 8001934:	0005      	movs	r5, r0
 8001936:	4691      	mov	r9, r2
 8001938:	469b      	mov	fp, r3
 800193a:	e65e      	b.n	80015fa <__aeabi_dmul+0x46>
 800193c:	2304      	movs	r3, #4
 800193e:	4699      	mov	r9, r3
 8001940:	2300      	movs	r3, #0
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	3301      	adds	r3, #1
 8001946:	2400      	movs	r4, #0
 8001948:	469b      	mov	fp, r3
 800194a:	e656      	b.n	80015fa <__aeabi_dmul+0x46>
 800194c:	000007ff 	.word	0x000007ff
 8001950:	fffffc01 	.word	0xfffffc01
 8001954:	08006f5c 	.word	0x08006f5c
 8001958:	fffffc0d 	.word	0xfffffc0d
 800195c:	000003ff 	.word	0x000003ff
 8001960:	feffffff 	.word	0xfeffffff
 8001964:	000007fe 	.word	0x000007fe
 8001968:	2300      	movs	r3, #0
 800196a:	2480      	movs	r4, #128	; 0x80
 800196c:	2500      	movs	r5, #0
 800196e:	4a44      	ldr	r2, [pc, #272]	; (8001a80 <__aeabi_dmul+0x4cc>)
 8001970:	9301      	str	r3, [sp, #4]
 8001972:	0324      	lsls	r4, r4, #12
 8001974:	e68e      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001976:	2001      	movs	r0, #1
 8001978:	1a40      	subs	r0, r0, r1
 800197a:	2838      	cmp	r0, #56	; 0x38
 800197c:	dd00      	ble.n	8001980 <__aeabi_dmul+0x3cc>
 800197e:	e686      	b.n	800168e <__aeabi_dmul+0xda>
 8001980:	281f      	cmp	r0, #31
 8001982:	dd5b      	ble.n	8001a3c <__aeabi_dmul+0x488>
 8001984:	221f      	movs	r2, #31
 8001986:	0023      	movs	r3, r4
 8001988:	4252      	negs	r2, r2
 800198a:	1a51      	subs	r1, r2, r1
 800198c:	40cb      	lsrs	r3, r1
 800198e:	0019      	movs	r1, r3
 8001990:	2820      	cmp	r0, #32
 8001992:	d003      	beq.n	800199c <__aeabi_dmul+0x3e8>
 8001994:	4a3b      	ldr	r2, [pc, #236]	; (8001a84 <__aeabi_dmul+0x4d0>)
 8001996:	4462      	add	r2, ip
 8001998:	4094      	lsls	r4, r2
 800199a:	4325      	orrs	r5, r4
 800199c:	1e6a      	subs	r2, r5, #1
 800199e:	4195      	sbcs	r5, r2
 80019a0:	002a      	movs	r2, r5
 80019a2:	430a      	orrs	r2, r1
 80019a4:	2107      	movs	r1, #7
 80019a6:	000d      	movs	r5, r1
 80019a8:	2400      	movs	r4, #0
 80019aa:	4015      	ands	r5, r2
 80019ac:	4211      	tst	r1, r2
 80019ae:	d05b      	beq.n	8001a68 <__aeabi_dmul+0x4b4>
 80019b0:	210f      	movs	r1, #15
 80019b2:	2400      	movs	r4, #0
 80019b4:	4011      	ands	r1, r2
 80019b6:	2904      	cmp	r1, #4
 80019b8:	d053      	beq.n	8001a62 <__aeabi_dmul+0x4ae>
 80019ba:	1d11      	adds	r1, r2, #4
 80019bc:	4291      	cmp	r1, r2
 80019be:	4192      	sbcs	r2, r2
 80019c0:	4252      	negs	r2, r2
 80019c2:	18a4      	adds	r4, r4, r2
 80019c4:	000a      	movs	r2, r1
 80019c6:	0223      	lsls	r3, r4, #8
 80019c8:	d54b      	bpl.n	8001a62 <__aeabi_dmul+0x4ae>
 80019ca:	2201      	movs	r2, #1
 80019cc:	2400      	movs	r4, #0
 80019ce:	2500      	movs	r5, #0
 80019d0:	e660      	b.n	8001694 <__aeabi_dmul+0xe0>
 80019d2:	2380      	movs	r3, #128	; 0x80
 80019d4:	031b      	lsls	r3, r3, #12
 80019d6:	421c      	tst	r4, r3
 80019d8:	d009      	beq.n	80019ee <__aeabi_dmul+0x43a>
 80019da:	421e      	tst	r6, r3
 80019dc:	d107      	bne.n	80019ee <__aeabi_dmul+0x43a>
 80019de:	4333      	orrs	r3, r6
 80019e0:	031c      	lsls	r4, r3, #12
 80019e2:	4643      	mov	r3, r8
 80019e4:	0015      	movs	r5, r2
 80019e6:	0b24      	lsrs	r4, r4, #12
 80019e8:	4a25      	ldr	r2, [pc, #148]	; (8001a80 <__aeabi_dmul+0x4cc>)
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	e652      	b.n	8001694 <__aeabi_dmul+0xe0>
 80019ee:	2280      	movs	r2, #128	; 0x80
 80019f0:	0312      	lsls	r2, r2, #12
 80019f2:	4314      	orrs	r4, r2
 80019f4:	0324      	lsls	r4, r4, #12
 80019f6:	4a22      	ldr	r2, [pc, #136]	; (8001a80 <__aeabi_dmul+0x4cc>)
 80019f8:	0b24      	lsrs	r4, r4, #12
 80019fa:	9701      	str	r7, [sp, #4]
 80019fc:	e64a      	b.n	8001694 <__aeabi_dmul+0xe0>
 80019fe:	f000 fc63 	bl	80022c8 <__clzsi2>
 8001a02:	0003      	movs	r3, r0
 8001a04:	001a      	movs	r2, r3
 8001a06:	3215      	adds	r2, #21
 8001a08:	3020      	adds	r0, #32
 8001a0a:	2a1c      	cmp	r2, #28
 8001a0c:	dc00      	bgt.n	8001a10 <__aeabi_dmul+0x45c>
 8001a0e:	e684      	b.n	800171a <__aeabi_dmul+0x166>
 8001a10:	4656      	mov	r6, sl
 8001a12:	3b08      	subs	r3, #8
 8001a14:	2200      	movs	r2, #0
 8001a16:	409e      	lsls	r6, r3
 8001a18:	e689      	b.n	800172e <__aeabi_dmul+0x17a>
 8001a1a:	f000 fc55 	bl	80022c8 <__clzsi2>
 8001a1e:	0001      	movs	r1, r0
 8001a20:	0002      	movs	r2, r0
 8001a22:	3115      	adds	r1, #21
 8001a24:	3220      	adds	r2, #32
 8001a26:	291c      	cmp	r1, #28
 8001a28:	dc00      	bgt.n	8001a2c <__aeabi_dmul+0x478>
 8001a2a:	e64e      	b.n	80016ca <__aeabi_dmul+0x116>
 8001a2c:	0034      	movs	r4, r6
 8001a2e:	3808      	subs	r0, #8
 8001a30:	2500      	movs	r5, #0
 8001a32:	4084      	lsls	r4, r0
 8001a34:	e653      	b.n	80016de <__aeabi_dmul+0x12a>
 8001a36:	9b00      	ldr	r3, [sp, #0]
 8001a38:	469c      	mov	ip, r3
 8001a3a:	e741      	b.n	80018c0 <__aeabi_dmul+0x30c>
 8001a3c:	4912      	ldr	r1, [pc, #72]	; (8001a88 <__aeabi_dmul+0x4d4>)
 8001a3e:	0022      	movs	r2, r4
 8001a40:	4461      	add	r1, ip
 8001a42:	002e      	movs	r6, r5
 8001a44:	408d      	lsls	r5, r1
 8001a46:	408a      	lsls	r2, r1
 8001a48:	40c6      	lsrs	r6, r0
 8001a4a:	1e69      	subs	r1, r5, #1
 8001a4c:	418d      	sbcs	r5, r1
 8001a4e:	4332      	orrs	r2, r6
 8001a50:	432a      	orrs	r2, r5
 8001a52:	40c4      	lsrs	r4, r0
 8001a54:	0753      	lsls	r3, r2, #29
 8001a56:	d0b6      	beq.n	80019c6 <__aeabi_dmul+0x412>
 8001a58:	210f      	movs	r1, #15
 8001a5a:	4011      	ands	r1, r2
 8001a5c:	2904      	cmp	r1, #4
 8001a5e:	d1ac      	bne.n	80019ba <__aeabi_dmul+0x406>
 8001a60:	e7b1      	b.n	80019c6 <__aeabi_dmul+0x412>
 8001a62:	0765      	lsls	r5, r4, #29
 8001a64:	0264      	lsls	r4, r4, #9
 8001a66:	0b24      	lsrs	r4, r4, #12
 8001a68:	08d2      	lsrs	r2, r2, #3
 8001a6a:	4315      	orrs	r5, r2
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	e611      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001a70:	2280      	movs	r2, #128	; 0x80
 8001a72:	0312      	lsls	r2, r2, #12
 8001a74:	4314      	orrs	r4, r2
 8001a76:	0324      	lsls	r4, r4, #12
 8001a78:	4a01      	ldr	r2, [pc, #4]	; (8001a80 <__aeabi_dmul+0x4cc>)
 8001a7a:	0b24      	lsrs	r4, r4, #12
 8001a7c:	e60a      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	000007ff 	.word	0x000007ff
 8001a84:	0000043e 	.word	0x0000043e
 8001a88:	0000041e 	.word	0x0000041e

08001a8c <__aeabi_dsub>:
 8001a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a8e:	4657      	mov	r7, sl
 8001a90:	464e      	mov	r6, r9
 8001a92:	4645      	mov	r5, r8
 8001a94:	46de      	mov	lr, fp
 8001a96:	0004      	movs	r4, r0
 8001a98:	b5e0      	push	{r5, r6, r7, lr}
 8001a9a:	001f      	movs	r7, r3
 8001a9c:	0010      	movs	r0, r2
 8001a9e:	030b      	lsls	r3, r1, #12
 8001aa0:	0f62      	lsrs	r2, r4, #29
 8001aa2:	004e      	lsls	r6, r1, #1
 8001aa4:	0fcd      	lsrs	r5, r1, #31
 8001aa6:	0a5b      	lsrs	r3, r3, #9
 8001aa8:	0339      	lsls	r1, r7, #12
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	0a49      	lsrs	r1, r1, #9
 8001aae:	00e2      	lsls	r2, r4, #3
 8001ab0:	0f44      	lsrs	r4, r0, #29
 8001ab2:	4321      	orrs	r1, r4
 8001ab4:	4cc2      	ldr	r4, [pc, #776]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001ab6:	4691      	mov	r9, r2
 8001ab8:	4692      	mov	sl, r2
 8001aba:	00c0      	lsls	r0, r0, #3
 8001abc:	007a      	lsls	r2, r7, #1
 8001abe:	4680      	mov	r8, r0
 8001ac0:	0d76      	lsrs	r6, r6, #21
 8001ac2:	0d52      	lsrs	r2, r2, #21
 8001ac4:	0fff      	lsrs	r7, r7, #31
 8001ac6:	42a2      	cmp	r2, r4
 8001ac8:	d100      	bne.n	8001acc <__aeabi_dsub+0x40>
 8001aca:	e0b4      	b.n	8001c36 <__aeabi_dsub+0x1aa>
 8001acc:	2401      	movs	r4, #1
 8001ace:	4067      	eors	r7, r4
 8001ad0:	46bb      	mov	fp, r7
 8001ad2:	42bd      	cmp	r5, r7
 8001ad4:	d100      	bne.n	8001ad8 <__aeabi_dsub+0x4c>
 8001ad6:	e088      	b.n	8001bea <__aeabi_dsub+0x15e>
 8001ad8:	1ab4      	subs	r4, r6, r2
 8001ada:	46a4      	mov	ip, r4
 8001adc:	2c00      	cmp	r4, #0
 8001ade:	dc00      	bgt.n	8001ae2 <__aeabi_dsub+0x56>
 8001ae0:	e0b2      	b.n	8001c48 <__aeabi_dsub+0x1bc>
 8001ae2:	2a00      	cmp	r2, #0
 8001ae4:	d100      	bne.n	8001ae8 <__aeabi_dsub+0x5c>
 8001ae6:	e0c5      	b.n	8001c74 <__aeabi_dsub+0x1e8>
 8001ae8:	4ab5      	ldr	r2, [pc, #724]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001aea:	4296      	cmp	r6, r2
 8001aec:	d100      	bne.n	8001af0 <__aeabi_dsub+0x64>
 8001aee:	e28b      	b.n	8002008 <__aeabi_dsub+0x57c>
 8001af0:	2280      	movs	r2, #128	; 0x80
 8001af2:	0412      	lsls	r2, r2, #16
 8001af4:	4311      	orrs	r1, r2
 8001af6:	4662      	mov	r2, ip
 8001af8:	2a38      	cmp	r2, #56	; 0x38
 8001afa:	dd00      	ble.n	8001afe <__aeabi_dsub+0x72>
 8001afc:	e1a1      	b.n	8001e42 <__aeabi_dsub+0x3b6>
 8001afe:	2a1f      	cmp	r2, #31
 8001b00:	dd00      	ble.n	8001b04 <__aeabi_dsub+0x78>
 8001b02:	e216      	b.n	8001f32 <__aeabi_dsub+0x4a6>
 8001b04:	2720      	movs	r7, #32
 8001b06:	000c      	movs	r4, r1
 8001b08:	1abf      	subs	r7, r7, r2
 8001b0a:	40bc      	lsls	r4, r7
 8001b0c:	0002      	movs	r2, r0
 8001b0e:	46a0      	mov	r8, r4
 8001b10:	4664      	mov	r4, ip
 8001b12:	40b8      	lsls	r0, r7
 8001b14:	40e2      	lsrs	r2, r4
 8001b16:	4644      	mov	r4, r8
 8001b18:	4314      	orrs	r4, r2
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	1e50      	subs	r0, r2, #1
 8001b1e:	4182      	sbcs	r2, r0
 8001b20:	4660      	mov	r0, ip
 8001b22:	40c1      	lsrs	r1, r0
 8001b24:	4322      	orrs	r2, r4
 8001b26:	1a5b      	subs	r3, r3, r1
 8001b28:	4649      	mov	r1, r9
 8001b2a:	1a8c      	subs	r4, r1, r2
 8001b2c:	45a1      	cmp	r9, r4
 8001b2e:	4192      	sbcs	r2, r2
 8001b30:	4252      	negs	r2, r2
 8001b32:	1a9b      	subs	r3, r3, r2
 8001b34:	4698      	mov	r8, r3
 8001b36:	4643      	mov	r3, r8
 8001b38:	021b      	lsls	r3, r3, #8
 8001b3a:	d400      	bmi.n	8001b3e <__aeabi_dsub+0xb2>
 8001b3c:	e117      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8001b3e:	4643      	mov	r3, r8
 8001b40:	025b      	lsls	r3, r3, #9
 8001b42:	0a5b      	lsrs	r3, r3, #9
 8001b44:	4698      	mov	r8, r3
 8001b46:	4643      	mov	r3, r8
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d100      	bne.n	8001b4e <__aeabi_dsub+0xc2>
 8001b4c:	e16c      	b.n	8001e28 <__aeabi_dsub+0x39c>
 8001b4e:	4640      	mov	r0, r8
 8001b50:	f000 fbba 	bl	80022c8 <__clzsi2>
 8001b54:	0002      	movs	r2, r0
 8001b56:	3a08      	subs	r2, #8
 8001b58:	2120      	movs	r1, #32
 8001b5a:	0020      	movs	r0, r4
 8001b5c:	4643      	mov	r3, r8
 8001b5e:	1a89      	subs	r1, r1, r2
 8001b60:	4093      	lsls	r3, r2
 8001b62:	40c8      	lsrs	r0, r1
 8001b64:	4094      	lsls	r4, r2
 8001b66:	4303      	orrs	r3, r0
 8001b68:	4296      	cmp	r6, r2
 8001b6a:	dd00      	ble.n	8001b6e <__aeabi_dsub+0xe2>
 8001b6c:	e157      	b.n	8001e1e <__aeabi_dsub+0x392>
 8001b6e:	1b96      	subs	r6, r2, r6
 8001b70:	1c71      	adds	r1, r6, #1
 8001b72:	291f      	cmp	r1, #31
 8001b74:	dd00      	ble.n	8001b78 <__aeabi_dsub+0xec>
 8001b76:	e1cb      	b.n	8001f10 <__aeabi_dsub+0x484>
 8001b78:	2220      	movs	r2, #32
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	0026      	movs	r6, r4
 8001b7e:	1a52      	subs	r2, r2, r1
 8001b80:	4094      	lsls	r4, r2
 8001b82:	4090      	lsls	r0, r2
 8001b84:	40ce      	lsrs	r6, r1
 8001b86:	40cb      	lsrs	r3, r1
 8001b88:	1e62      	subs	r2, r4, #1
 8001b8a:	4194      	sbcs	r4, r2
 8001b8c:	4330      	orrs	r0, r6
 8001b8e:	4698      	mov	r8, r3
 8001b90:	2600      	movs	r6, #0
 8001b92:	4304      	orrs	r4, r0
 8001b94:	0763      	lsls	r3, r4, #29
 8001b96:	d009      	beq.n	8001bac <__aeabi_dsub+0x120>
 8001b98:	230f      	movs	r3, #15
 8001b9a:	4023      	ands	r3, r4
 8001b9c:	2b04      	cmp	r3, #4
 8001b9e:	d005      	beq.n	8001bac <__aeabi_dsub+0x120>
 8001ba0:	1d23      	adds	r3, r4, #4
 8001ba2:	42a3      	cmp	r3, r4
 8001ba4:	41a4      	sbcs	r4, r4
 8001ba6:	4264      	negs	r4, r4
 8001ba8:	44a0      	add	r8, r4
 8001baa:	001c      	movs	r4, r3
 8001bac:	4643      	mov	r3, r8
 8001bae:	021b      	lsls	r3, r3, #8
 8001bb0:	d400      	bmi.n	8001bb4 <__aeabi_dsub+0x128>
 8001bb2:	e0df      	b.n	8001d74 <__aeabi_dsub+0x2e8>
 8001bb4:	4b82      	ldr	r3, [pc, #520]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001bb6:	3601      	adds	r6, #1
 8001bb8:	429e      	cmp	r6, r3
 8001bba:	d100      	bne.n	8001bbe <__aeabi_dsub+0x132>
 8001bbc:	e0fb      	b.n	8001db6 <__aeabi_dsub+0x32a>
 8001bbe:	4642      	mov	r2, r8
 8001bc0:	4b80      	ldr	r3, [pc, #512]	; (8001dc4 <__aeabi_dsub+0x338>)
 8001bc2:	08e4      	lsrs	r4, r4, #3
 8001bc4:	401a      	ands	r2, r3
 8001bc6:	0013      	movs	r3, r2
 8001bc8:	0571      	lsls	r1, r6, #21
 8001bca:	0752      	lsls	r2, r2, #29
 8001bcc:	025b      	lsls	r3, r3, #9
 8001bce:	4322      	orrs	r2, r4
 8001bd0:	0b1b      	lsrs	r3, r3, #12
 8001bd2:	0d49      	lsrs	r1, r1, #21
 8001bd4:	0509      	lsls	r1, r1, #20
 8001bd6:	07ed      	lsls	r5, r5, #31
 8001bd8:	4319      	orrs	r1, r3
 8001bda:	4329      	orrs	r1, r5
 8001bdc:	0010      	movs	r0, r2
 8001bde:	bcf0      	pop	{r4, r5, r6, r7}
 8001be0:	46bb      	mov	fp, r7
 8001be2:	46b2      	mov	sl, r6
 8001be4:	46a9      	mov	r9, r5
 8001be6:	46a0      	mov	r8, r4
 8001be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001bea:	1ab4      	subs	r4, r6, r2
 8001bec:	46a4      	mov	ip, r4
 8001bee:	2c00      	cmp	r4, #0
 8001bf0:	dd58      	ble.n	8001ca4 <__aeabi_dsub+0x218>
 8001bf2:	2a00      	cmp	r2, #0
 8001bf4:	d100      	bne.n	8001bf8 <__aeabi_dsub+0x16c>
 8001bf6:	e09e      	b.n	8001d36 <__aeabi_dsub+0x2aa>
 8001bf8:	4a71      	ldr	r2, [pc, #452]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001bfa:	4296      	cmp	r6, r2
 8001bfc:	d100      	bne.n	8001c00 <__aeabi_dsub+0x174>
 8001bfe:	e13b      	b.n	8001e78 <__aeabi_dsub+0x3ec>
 8001c00:	2280      	movs	r2, #128	; 0x80
 8001c02:	0412      	lsls	r2, r2, #16
 8001c04:	4311      	orrs	r1, r2
 8001c06:	4662      	mov	r2, ip
 8001c08:	2a38      	cmp	r2, #56	; 0x38
 8001c0a:	dd00      	ble.n	8001c0e <__aeabi_dsub+0x182>
 8001c0c:	e0c1      	b.n	8001d92 <__aeabi_dsub+0x306>
 8001c0e:	2a1f      	cmp	r2, #31
 8001c10:	dc00      	bgt.n	8001c14 <__aeabi_dsub+0x188>
 8001c12:	e1bb      	b.n	8001f8c <__aeabi_dsub+0x500>
 8001c14:	000c      	movs	r4, r1
 8001c16:	3a20      	subs	r2, #32
 8001c18:	40d4      	lsrs	r4, r2
 8001c1a:	0022      	movs	r2, r4
 8001c1c:	4664      	mov	r4, ip
 8001c1e:	2c20      	cmp	r4, #32
 8001c20:	d004      	beq.n	8001c2c <__aeabi_dsub+0x1a0>
 8001c22:	2740      	movs	r7, #64	; 0x40
 8001c24:	1b3f      	subs	r7, r7, r4
 8001c26:	40b9      	lsls	r1, r7
 8001c28:	4308      	orrs	r0, r1
 8001c2a:	4680      	mov	r8, r0
 8001c2c:	4644      	mov	r4, r8
 8001c2e:	1e61      	subs	r1, r4, #1
 8001c30:	418c      	sbcs	r4, r1
 8001c32:	4314      	orrs	r4, r2
 8001c34:	e0b1      	b.n	8001d9a <__aeabi_dsub+0x30e>
 8001c36:	000c      	movs	r4, r1
 8001c38:	4304      	orrs	r4, r0
 8001c3a:	d02a      	beq.n	8001c92 <__aeabi_dsub+0x206>
 8001c3c:	46bb      	mov	fp, r7
 8001c3e:	42bd      	cmp	r5, r7
 8001c40:	d02d      	beq.n	8001c9e <__aeabi_dsub+0x212>
 8001c42:	4c61      	ldr	r4, [pc, #388]	; (8001dc8 <__aeabi_dsub+0x33c>)
 8001c44:	46a4      	mov	ip, r4
 8001c46:	44b4      	add	ip, r6
 8001c48:	4664      	mov	r4, ip
 8001c4a:	2c00      	cmp	r4, #0
 8001c4c:	d05c      	beq.n	8001d08 <__aeabi_dsub+0x27c>
 8001c4e:	1b94      	subs	r4, r2, r6
 8001c50:	46a4      	mov	ip, r4
 8001c52:	2e00      	cmp	r6, #0
 8001c54:	d000      	beq.n	8001c58 <__aeabi_dsub+0x1cc>
 8001c56:	e115      	b.n	8001e84 <__aeabi_dsub+0x3f8>
 8001c58:	464d      	mov	r5, r9
 8001c5a:	431d      	orrs	r5, r3
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x1d4>
 8001c5e:	e1c3      	b.n	8001fe8 <__aeabi_dsub+0x55c>
 8001c60:	1e65      	subs	r5, r4, #1
 8001c62:	2c01      	cmp	r4, #1
 8001c64:	d100      	bne.n	8001c68 <__aeabi_dsub+0x1dc>
 8001c66:	e20c      	b.n	8002082 <__aeabi_dsub+0x5f6>
 8001c68:	4e55      	ldr	r6, [pc, #340]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001c6a:	42b4      	cmp	r4, r6
 8001c6c:	d100      	bne.n	8001c70 <__aeabi_dsub+0x1e4>
 8001c6e:	e1f8      	b.n	8002062 <__aeabi_dsub+0x5d6>
 8001c70:	46ac      	mov	ip, r5
 8001c72:	e10e      	b.n	8001e92 <__aeabi_dsub+0x406>
 8001c74:	000a      	movs	r2, r1
 8001c76:	4302      	orrs	r2, r0
 8001c78:	d100      	bne.n	8001c7c <__aeabi_dsub+0x1f0>
 8001c7a:	e136      	b.n	8001eea <__aeabi_dsub+0x45e>
 8001c7c:	0022      	movs	r2, r4
 8001c7e:	3a01      	subs	r2, #1
 8001c80:	2c01      	cmp	r4, #1
 8001c82:	d100      	bne.n	8001c86 <__aeabi_dsub+0x1fa>
 8001c84:	e1c6      	b.n	8002014 <__aeabi_dsub+0x588>
 8001c86:	4c4e      	ldr	r4, [pc, #312]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001c88:	45a4      	cmp	ip, r4
 8001c8a:	d100      	bne.n	8001c8e <__aeabi_dsub+0x202>
 8001c8c:	e0f4      	b.n	8001e78 <__aeabi_dsub+0x3ec>
 8001c8e:	4694      	mov	ip, r2
 8001c90:	e731      	b.n	8001af6 <__aeabi_dsub+0x6a>
 8001c92:	2401      	movs	r4, #1
 8001c94:	4067      	eors	r7, r4
 8001c96:	46bb      	mov	fp, r7
 8001c98:	42bd      	cmp	r5, r7
 8001c9a:	d000      	beq.n	8001c9e <__aeabi_dsub+0x212>
 8001c9c:	e71c      	b.n	8001ad8 <__aeabi_dsub+0x4c>
 8001c9e:	4c4a      	ldr	r4, [pc, #296]	; (8001dc8 <__aeabi_dsub+0x33c>)
 8001ca0:	46a4      	mov	ip, r4
 8001ca2:	44b4      	add	ip, r6
 8001ca4:	4664      	mov	r4, ip
 8001ca6:	2c00      	cmp	r4, #0
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dsub+0x220>
 8001caa:	e0cf      	b.n	8001e4c <__aeabi_dsub+0x3c0>
 8001cac:	1b94      	subs	r4, r2, r6
 8001cae:	46a4      	mov	ip, r4
 8001cb0:	2e00      	cmp	r6, #0
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_dsub+0x22a>
 8001cb4:	e15c      	b.n	8001f70 <__aeabi_dsub+0x4e4>
 8001cb6:	4e42      	ldr	r6, [pc, #264]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001cb8:	42b2      	cmp	r2, r6
 8001cba:	d100      	bne.n	8001cbe <__aeabi_dsub+0x232>
 8001cbc:	e1ec      	b.n	8002098 <__aeabi_dsub+0x60c>
 8001cbe:	2680      	movs	r6, #128	; 0x80
 8001cc0:	0436      	lsls	r6, r6, #16
 8001cc2:	4333      	orrs	r3, r6
 8001cc4:	4664      	mov	r4, ip
 8001cc6:	2c38      	cmp	r4, #56	; 0x38
 8001cc8:	dd00      	ble.n	8001ccc <__aeabi_dsub+0x240>
 8001cca:	e1b3      	b.n	8002034 <__aeabi_dsub+0x5a8>
 8001ccc:	2c1f      	cmp	r4, #31
 8001cce:	dd00      	ble.n	8001cd2 <__aeabi_dsub+0x246>
 8001cd0:	e238      	b.n	8002144 <__aeabi_dsub+0x6b8>
 8001cd2:	2620      	movs	r6, #32
 8001cd4:	1b36      	subs	r6, r6, r4
 8001cd6:	001c      	movs	r4, r3
 8001cd8:	40b4      	lsls	r4, r6
 8001cda:	464f      	mov	r7, r9
 8001cdc:	46a0      	mov	r8, r4
 8001cde:	4664      	mov	r4, ip
 8001ce0:	40e7      	lsrs	r7, r4
 8001ce2:	4644      	mov	r4, r8
 8001ce4:	433c      	orrs	r4, r7
 8001ce6:	464f      	mov	r7, r9
 8001ce8:	40b7      	lsls	r7, r6
 8001cea:	003e      	movs	r6, r7
 8001cec:	1e77      	subs	r7, r6, #1
 8001cee:	41be      	sbcs	r6, r7
 8001cf0:	4334      	orrs	r4, r6
 8001cf2:	4666      	mov	r6, ip
 8001cf4:	40f3      	lsrs	r3, r6
 8001cf6:	18c9      	adds	r1, r1, r3
 8001cf8:	1824      	adds	r4, r4, r0
 8001cfa:	4284      	cmp	r4, r0
 8001cfc:	419b      	sbcs	r3, r3
 8001cfe:	425b      	negs	r3, r3
 8001d00:	4698      	mov	r8, r3
 8001d02:	0016      	movs	r6, r2
 8001d04:	4488      	add	r8, r1
 8001d06:	e04e      	b.n	8001da6 <__aeabi_dsub+0x31a>
 8001d08:	4a30      	ldr	r2, [pc, #192]	; (8001dcc <__aeabi_dsub+0x340>)
 8001d0a:	1c74      	adds	r4, r6, #1
 8001d0c:	4214      	tst	r4, r2
 8001d0e:	d000      	beq.n	8001d12 <__aeabi_dsub+0x286>
 8001d10:	e0d6      	b.n	8001ec0 <__aeabi_dsub+0x434>
 8001d12:	464a      	mov	r2, r9
 8001d14:	431a      	orrs	r2, r3
 8001d16:	2e00      	cmp	r6, #0
 8001d18:	d000      	beq.n	8001d1c <__aeabi_dsub+0x290>
 8001d1a:	e15b      	b.n	8001fd4 <__aeabi_dsub+0x548>
 8001d1c:	2a00      	cmp	r2, #0
 8001d1e:	d100      	bne.n	8001d22 <__aeabi_dsub+0x296>
 8001d20:	e1a5      	b.n	800206e <__aeabi_dsub+0x5e2>
 8001d22:	000a      	movs	r2, r1
 8001d24:	4302      	orrs	r2, r0
 8001d26:	d000      	beq.n	8001d2a <__aeabi_dsub+0x29e>
 8001d28:	e1bb      	b.n	80020a2 <__aeabi_dsub+0x616>
 8001d2a:	464a      	mov	r2, r9
 8001d2c:	0759      	lsls	r1, r3, #29
 8001d2e:	08d2      	lsrs	r2, r2, #3
 8001d30:	430a      	orrs	r2, r1
 8001d32:	08db      	lsrs	r3, r3, #3
 8001d34:	e027      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8001d36:	000a      	movs	r2, r1
 8001d38:	4302      	orrs	r2, r0
 8001d3a:	d100      	bne.n	8001d3e <__aeabi_dsub+0x2b2>
 8001d3c:	e174      	b.n	8002028 <__aeabi_dsub+0x59c>
 8001d3e:	0022      	movs	r2, r4
 8001d40:	3a01      	subs	r2, #1
 8001d42:	2c01      	cmp	r4, #1
 8001d44:	d005      	beq.n	8001d52 <__aeabi_dsub+0x2c6>
 8001d46:	4c1e      	ldr	r4, [pc, #120]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001d48:	45a4      	cmp	ip, r4
 8001d4a:	d100      	bne.n	8001d4e <__aeabi_dsub+0x2c2>
 8001d4c:	e094      	b.n	8001e78 <__aeabi_dsub+0x3ec>
 8001d4e:	4694      	mov	ip, r2
 8001d50:	e759      	b.n	8001c06 <__aeabi_dsub+0x17a>
 8001d52:	4448      	add	r0, r9
 8001d54:	4548      	cmp	r0, r9
 8001d56:	4192      	sbcs	r2, r2
 8001d58:	185b      	adds	r3, r3, r1
 8001d5a:	4698      	mov	r8, r3
 8001d5c:	0004      	movs	r4, r0
 8001d5e:	4252      	negs	r2, r2
 8001d60:	4490      	add	r8, r2
 8001d62:	4643      	mov	r3, r8
 8001d64:	2602      	movs	r6, #2
 8001d66:	021b      	lsls	r3, r3, #8
 8001d68:	d500      	bpl.n	8001d6c <__aeabi_dsub+0x2e0>
 8001d6a:	e0c4      	b.n	8001ef6 <__aeabi_dsub+0x46a>
 8001d6c:	3e01      	subs	r6, #1
 8001d6e:	0763      	lsls	r3, r4, #29
 8001d70:	d000      	beq.n	8001d74 <__aeabi_dsub+0x2e8>
 8001d72:	e711      	b.n	8001b98 <__aeabi_dsub+0x10c>
 8001d74:	4643      	mov	r3, r8
 8001d76:	46b4      	mov	ip, r6
 8001d78:	0759      	lsls	r1, r3, #29
 8001d7a:	08e2      	lsrs	r2, r4, #3
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	08db      	lsrs	r3, r3, #3
 8001d80:	490f      	ldr	r1, [pc, #60]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001d82:	458c      	cmp	ip, r1
 8001d84:	d040      	beq.n	8001e08 <__aeabi_dsub+0x37c>
 8001d86:	4661      	mov	r1, ip
 8001d88:	031b      	lsls	r3, r3, #12
 8001d8a:	0549      	lsls	r1, r1, #21
 8001d8c:	0b1b      	lsrs	r3, r3, #12
 8001d8e:	0d49      	lsrs	r1, r1, #21
 8001d90:	e720      	b.n	8001bd4 <__aeabi_dsub+0x148>
 8001d92:	4301      	orrs	r1, r0
 8001d94:	000c      	movs	r4, r1
 8001d96:	1e61      	subs	r1, r4, #1
 8001d98:	418c      	sbcs	r4, r1
 8001d9a:	444c      	add	r4, r9
 8001d9c:	454c      	cmp	r4, r9
 8001d9e:	4192      	sbcs	r2, r2
 8001da0:	4252      	negs	r2, r2
 8001da2:	4690      	mov	r8, r2
 8001da4:	4498      	add	r8, r3
 8001da6:	4643      	mov	r3, r8
 8001da8:	021b      	lsls	r3, r3, #8
 8001daa:	d5e0      	bpl.n	8001d6e <__aeabi_dsub+0x2e2>
 8001dac:	4b04      	ldr	r3, [pc, #16]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001dae:	3601      	adds	r6, #1
 8001db0:	429e      	cmp	r6, r3
 8001db2:	d000      	beq.n	8001db6 <__aeabi_dsub+0x32a>
 8001db4:	e09f      	b.n	8001ef6 <__aeabi_dsub+0x46a>
 8001db6:	0031      	movs	r1, r6
 8001db8:	2300      	movs	r3, #0
 8001dba:	2200      	movs	r2, #0
 8001dbc:	e70a      	b.n	8001bd4 <__aeabi_dsub+0x148>
 8001dbe:	46c0      	nop			; (mov r8, r8)
 8001dc0:	000007ff 	.word	0x000007ff
 8001dc4:	ff7fffff 	.word	0xff7fffff
 8001dc8:	fffff801 	.word	0xfffff801
 8001dcc:	000007fe 	.word	0x000007fe
 8001dd0:	2a00      	cmp	r2, #0
 8001dd2:	d100      	bne.n	8001dd6 <__aeabi_dsub+0x34a>
 8001dd4:	e160      	b.n	8002098 <__aeabi_dsub+0x60c>
 8001dd6:	000a      	movs	r2, r1
 8001dd8:	4302      	orrs	r2, r0
 8001dda:	d04d      	beq.n	8001e78 <__aeabi_dsub+0x3ec>
 8001ddc:	464a      	mov	r2, r9
 8001dde:	075c      	lsls	r4, r3, #29
 8001de0:	08d2      	lsrs	r2, r2, #3
 8001de2:	4322      	orrs	r2, r4
 8001de4:	2480      	movs	r4, #128	; 0x80
 8001de6:	08db      	lsrs	r3, r3, #3
 8001de8:	0324      	lsls	r4, r4, #12
 8001dea:	4223      	tst	r3, r4
 8001dec:	d007      	beq.n	8001dfe <__aeabi_dsub+0x372>
 8001dee:	08ce      	lsrs	r6, r1, #3
 8001df0:	4226      	tst	r6, r4
 8001df2:	d104      	bne.n	8001dfe <__aeabi_dsub+0x372>
 8001df4:	465d      	mov	r5, fp
 8001df6:	0033      	movs	r3, r6
 8001df8:	08c2      	lsrs	r2, r0, #3
 8001dfa:	0749      	lsls	r1, r1, #29
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	0f51      	lsrs	r1, r2, #29
 8001e00:	00d2      	lsls	r2, r2, #3
 8001e02:	08d2      	lsrs	r2, r2, #3
 8001e04:	0749      	lsls	r1, r1, #29
 8001e06:	430a      	orrs	r2, r1
 8001e08:	0011      	movs	r1, r2
 8001e0a:	4319      	orrs	r1, r3
 8001e0c:	d100      	bne.n	8001e10 <__aeabi_dsub+0x384>
 8001e0e:	e1c8      	b.n	80021a2 <__aeabi_dsub+0x716>
 8001e10:	2180      	movs	r1, #128	; 0x80
 8001e12:	0309      	lsls	r1, r1, #12
 8001e14:	430b      	orrs	r3, r1
 8001e16:	031b      	lsls	r3, r3, #12
 8001e18:	49d5      	ldr	r1, [pc, #852]	; (8002170 <__aeabi_dsub+0x6e4>)
 8001e1a:	0b1b      	lsrs	r3, r3, #12
 8001e1c:	e6da      	b.n	8001bd4 <__aeabi_dsub+0x148>
 8001e1e:	49d5      	ldr	r1, [pc, #852]	; (8002174 <__aeabi_dsub+0x6e8>)
 8001e20:	1ab6      	subs	r6, r6, r2
 8001e22:	400b      	ands	r3, r1
 8001e24:	4698      	mov	r8, r3
 8001e26:	e6b5      	b.n	8001b94 <__aeabi_dsub+0x108>
 8001e28:	0020      	movs	r0, r4
 8001e2a:	f000 fa4d 	bl	80022c8 <__clzsi2>
 8001e2e:	0002      	movs	r2, r0
 8001e30:	3218      	adds	r2, #24
 8001e32:	2a1f      	cmp	r2, #31
 8001e34:	dc00      	bgt.n	8001e38 <__aeabi_dsub+0x3ac>
 8001e36:	e68f      	b.n	8001b58 <__aeabi_dsub+0xcc>
 8001e38:	0023      	movs	r3, r4
 8001e3a:	3808      	subs	r0, #8
 8001e3c:	4083      	lsls	r3, r0
 8001e3e:	2400      	movs	r4, #0
 8001e40:	e692      	b.n	8001b68 <__aeabi_dsub+0xdc>
 8001e42:	4308      	orrs	r0, r1
 8001e44:	0002      	movs	r2, r0
 8001e46:	1e50      	subs	r0, r2, #1
 8001e48:	4182      	sbcs	r2, r0
 8001e4a:	e66d      	b.n	8001b28 <__aeabi_dsub+0x9c>
 8001e4c:	4cca      	ldr	r4, [pc, #808]	; (8002178 <__aeabi_dsub+0x6ec>)
 8001e4e:	1c72      	adds	r2, r6, #1
 8001e50:	4222      	tst	r2, r4
 8001e52:	d000      	beq.n	8001e56 <__aeabi_dsub+0x3ca>
 8001e54:	e0ad      	b.n	8001fb2 <__aeabi_dsub+0x526>
 8001e56:	464a      	mov	r2, r9
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	2e00      	cmp	r6, #0
 8001e5c:	d1b8      	bne.n	8001dd0 <__aeabi_dsub+0x344>
 8001e5e:	2a00      	cmp	r2, #0
 8001e60:	d100      	bne.n	8001e64 <__aeabi_dsub+0x3d8>
 8001e62:	e158      	b.n	8002116 <__aeabi_dsub+0x68a>
 8001e64:	000a      	movs	r2, r1
 8001e66:	4302      	orrs	r2, r0
 8001e68:	d000      	beq.n	8001e6c <__aeabi_dsub+0x3e0>
 8001e6a:	e159      	b.n	8002120 <__aeabi_dsub+0x694>
 8001e6c:	464a      	mov	r2, r9
 8001e6e:	0759      	lsls	r1, r3, #29
 8001e70:	08d2      	lsrs	r2, r2, #3
 8001e72:	430a      	orrs	r2, r1
 8001e74:	08db      	lsrs	r3, r3, #3
 8001e76:	e786      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8001e78:	464a      	mov	r2, r9
 8001e7a:	0759      	lsls	r1, r3, #29
 8001e7c:	08d2      	lsrs	r2, r2, #3
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	08db      	lsrs	r3, r3, #3
 8001e82:	e7c1      	b.n	8001e08 <__aeabi_dsub+0x37c>
 8001e84:	4dba      	ldr	r5, [pc, #744]	; (8002170 <__aeabi_dsub+0x6e4>)
 8001e86:	42aa      	cmp	r2, r5
 8001e88:	d100      	bne.n	8001e8c <__aeabi_dsub+0x400>
 8001e8a:	e11e      	b.n	80020ca <__aeabi_dsub+0x63e>
 8001e8c:	2580      	movs	r5, #128	; 0x80
 8001e8e:	042d      	lsls	r5, r5, #16
 8001e90:	432b      	orrs	r3, r5
 8001e92:	4664      	mov	r4, ip
 8001e94:	2c38      	cmp	r4, #56	; 0x38
 8001e96:	dc5d      	bgt.n	8001f54 <__aeabi_dsub+0x4c8>
 8001e98:	2c1f      	cmp	r4, #31
 8001e9a:	dd00      	ble.n	8001e9e <__aeabi_dsub+0x412>
 8001e9c:	e0d0      	b.n	8002040 <__aeabi_dsub+0x5b4>
 8001e9e:	2520      	movs	r5, #32
 8001ea0:	4667      	mov	r7, ip
 8001ea2:	1b2d      	subs	r5, r5, r4
 8001ea4:	464e      	mov	r6, r9
 8001ea6:	001c      	movs	r4, r3
 8001ea8:	40fe      	lsrs	r6, r7
 8001eaa:	40ac      	lsls	r4, r5
 8001eac:	4334      	orrs	r4, r6
 8001eae:	464e      	mov	r6, r9
 8001eb0:	40ae      	lsls	r6, r5
 8001eb2:	0035      	movs	r5, r6
 8001eb4:	40fb      	lsrs	r3, r7
 8001eb6:	1e6e      	subs	r6, r5, #1
 8001eb8:	41b5      	sbcs	r5, r6
 8001eba:	1ac9      	subs	r1, r1, r3
 8001ebc:	432c      	orrs	r4, r5
 8001ebe:	e04e      	b.n	8001f5e <__aeabi_dsub+0x4d2>
 8001ec0:	464a      	mov	r2, r9
 8001ec2:	1a14      	subs	r4, r2, r0
 8001ec4:	45a1      	cmp	r9, r4
 8001ec6:	4192      	sbcs	r2, r2
 8001ec8:	4252      	negs	r2, r2
 8001eca:	4690      	mov	r8, r2
 8001ecc:	1a5f      	subs	r7, r3, r1
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4647      	mov	r7, r8
 8001ed2:	1bd2      	subs	r2, r2, r7
 8001ed4:	4690      	mov	r8, r2
 8001ed6:	0212      	lsls	r2, r2, #8
 8001ed8:	d500      	bpl.n	8001edc <__aeabi_dsub+0x450>
 8001eda:	e08b      	b.n	8001ff4 <__aeabi_dsub+0x568>
 8001edc:	4642      	mov	r2, r8
 8001ede:	4322      	orrs	r2, r4
 8001ee0:	d000      	beq.n	8001ee4 <__aeabi_dsub+0x458>
 8001ee2:	e630      	b.n	8001b46 <__aeabi_dsub+0xba>
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	2500      	movs	r5, #0
 8001ee8:	e74d      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8001eea:	464a      	mov	r2, r9
 8001eec:	0759      	lsls	r1, r3, #29
 8001eee:	08d2      	lsrs	r2, r2, #3
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	08db      	lsrs	r3, r3, #3
 8001ef4:	e744      	b.n	8001d80 <__aeabi_dsub+0x2f4>
 8001ef6:	4642      	mov	r2, r8
 8001ef8:	4b9e      	ldr	r3, [pc, #632]	; (8002174 <__aeabi_dsub+0x6e8>)
 8001efa:	0861      	lsrs	r1, r4, #1
 8001efc:	401a      	ands	r2, r3
 8001efe:	0013      	movs	r3, r2
 8001f00:	2201      	movs	r2, #1
 8001f02:	4014      	ands	r4, r2
 8001f04:	430c      	orrs	r4, r1
 8001f06:	07da      	lsls	r2, r3, #31
 8001f08:	085b      	lsrs	r3, r3, #1
 8001f0a:	4698      	mov	r8, r3
 8001f0c:	4314      	orrs	r4, r2
 8001f0e:	e641      	b.n	8001b94 <__aeabi_dsub+0x108>
 8001f10:	001a      	movs	r2, r3
 8001f12:	3e1f      	subs	r6, #31
 8001f14:	40f2      	lsrs	r2, r6
 8001f16:	0016      	movs	r6, r2
 8001f18:	2920      	cmp	r1, #32
 8001f1a:	d003      	beq.n	8001f24 <__aeabi_dsub+0x498>
 8001f1c:	2240      	movs	r2, #64	; 0x40
 8001f1e:	1a51      	subs	r1, r2, r1
 8001f20:	408b      	lsls	r3, r1
 8001f22:	431c      	orrs	r4, r3
 8001f24:	1e62      	subs	r2, r4, #1
 8001f26:	4194      	sbcs	r4, r2
 8001f28:	2300      	movs	r3, #0
 8001f2a:	4334      	orrs	r4, r6
 8001f2c:	4698      	mov	r8, r3
 8001f2e:	2600      	movs	r6, #0
 8001f30:	e71d      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8001f32:	000c      	movs	r4, r1
 8001f34:	3a20      	subs	r2, #32
 8001f36:	40d4      	lsrs	r4, r2
 8001f38:	0022      	movs	r2, r4
 8001f3a:	4664      	mov	r4, ip
 8001f3c:	2c20      	cmp	r4, #32
 8001f3e:	d004      	beq.n	8001f4a <__aeabi_dsub+0x4be>
 8001f40:	2740      	movs	r7, #64	; 0x40
 8001f42:	1b3f      	subs	r7, r7, r4
 8001f44:	40b9      	lsls	r1, r7
 8001f46:	4308      	orrs	r0, r1
 8001f48:	4680      	mov	r8, r0
 8001f4a:	4644      	mov	r4, r8
 8001f4c:	1e61      	subs	r1, r4, #1
 8001f4e:	418c      	sbcs	r4, r1
 8001f50:	4322      	orrs	r2, r4
 8001f52:	e5e9      	b.n	8001b28 <__aeabi_dsub+0x9c>
 8001f54:	464c      	mov	r4, r9
 8001f56:	4323      	orrs	r3, r4
 8001f58:	001c      	movs	r4, r3
 8001f5a:	1e63      	subs	r3, r4, #1
 8001f5c:	419c      	sbcs	r4, r3
 8001f5e:	1b04      	subs	r4, r0, r4
 8001f60:	42a0      	cmp	r0, r4
 8001f62:	419b      	sbcs	r3, r3
 8001f64:	425b      	negs	r3, r3
 8001f66:	1acb      	subs	r3, r1, r3
 8001f68:	4698      	mov	r8, r3
 8001f6a:	465d      	mov	r5, fp
 8001f6c:	0016      	movs	r6, r2
 8001f6e:	e5e2      	b.n	8001b36 <__aeabi_dsub+0xaa>
 8001f70:	464e      	mov	r6, r9
 8001f72:	431e      	orrs	r6, r3
 8001f74:	d100      	bne.n	8001f78 <__aeabi_dsub+0x4ec>
 8001f76:	e0ae      	b.n	80020d6 <__aeabi_dsub+0x64a>
 8001f78:	1e66      	subs	r6, r4, #1
 8001f7a:	2c01      	cmp	r4, #1
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x4f4>
 8001f7e:	e0fd      	b.n	800217c <__aeabi_dsub+0x6f0>
 8001f80:	4f7b      	ldr	r7, [pc, #492]	; (8002170 <__aeabi_dsub+0x6e4>)
 8001f82:	42bc      	cmp	r4, r7
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x4fc>
 8001f86:	e107      	b.n	8002198 <__aeabi_dsub+0x70c>
 8001f88:	46b4      	mov	ip, r6
 8001f8a:	e69b      	b.n	8001cc4 <__aeabi_dsub+0x238>
 8001f8c:	4664      	mov	r4, ip
 8001f8e:	2220      	movs	r2, #32
 8001f90:	1b12      	subs	r2, r2, r4
 8001f92:	000c      	movs	r4, r1
 8001f94:	4094      	lsls	r4, r2
 8001f96:	0007      	movs	r7, r0
 8001f98:	4090      	lsls	r0, r2
 8001f9a:	46a0      	mov	r8, r4
 8001f9c:	4664      	mov	r4, ip
 8001f9e:	1e42      	subs	r2, r0, #1
 8001fa0:	4190      	sbcs	r0, r2
 8001fa2:	4662      	mov	r2, ip
 8001fa4:	40e7      	lsrs	r7, r4
 8001fa6:	4644      	mov	r4, r8
 8001fa8:	40d1      	lsrs	r1, r2
 8001faa:	433c      	orrs	r4, r7
 8001fac:	4304      	orrs	r4, r0
 8001fae:	185b      	adds	r3, r3, r1
 8001fb0:	e6f3      	b.n	8001d9a <__aeabi_dsub+0x30e>
 8001fb2:	4c6f      	ldr	r4, [pc, #444]	; (8002170 <__aeabi_dsub+0x6e4>)
 8001fb4:	42a2      	cmp	r2, r4
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x52e>
 8001fb8:	e0d5      	b.n	8002166 <__aeabi_dsub+0x6da>
 8001fba:	4448      	add	r0, r9
 8001fbc:	185b      	adds	r3, r3, r1
 8001fbe:	4548      	cmp	r0, r9
 8001fc0:	4189      	sbcs	r1, r1
 8001fc2:	4249      	negs	r1, r1
 8001fc4:	185b      	adds	r3, r3, r1
 8001fc6:	07dc      	lsls	r4, r3, #31
 8001fc8:	0840      	lsrs	r0, r0, #1
 8001fca:	085b      	lsrs	r3, r3, #1
 8001fcc:	4698      	mov	r8, r3
 8001fce:	0016      	movs	r6, r2
 8001fd0:	4304      	orrs	r4, r0
 8001fd2:	e6cc      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8001fd4:	2a00      	cmp	r2, #0
 8001fd6:	d000      	beq.n	8001fda <__aeabi_dsub+0x54e>
 8001fd8:	e082      	b.n	80020e0 <__aeabi_dsub+0x654>
 8001fda:	000a      	movs	r2, r1
 8001fdc:	4302      	orrs	r2, r0
 8001fde:	d140      	bne.n	8002062 <__aeabi_dsub+0x5d6>
 8001fe0:	2380      	movs	r3, #128	; 0x80
 8001fe2:	2500      	movs	r5, #0
 8001fe4:	031b      	lsls	r3, r3, #12
 8001fe6:	e713      	b.n	8001e10 <__aeabi_dsub+0x384>
 8001fe8:	074b      	lsls	r3, r1, #29
 8001fea:	08c2      	lsrs	r2, r0, #3
 8001fec:	431a      	orrs	r2, r3
 8001fee:	465d      	mov	r5, fp
 8001ff0:	08cb      	lsrs	r3, r1, #3
 8001ff2:	e6c5      	b.n	8001d80 <__aeabi_dsub+0x2f4>
 8001ff4:	464a      	mov	r2, r9
 8001ff6:	1a84      	subs	r4, r0, r2
 8001ff8:	42a0      	cmp	r0, r4
 8001ffa:	4192      	sbcs	r2, r2
 8001ffc:	1acb      	subs	r3, r1, r3
 8001ffe:	4252      	negs	r2, r2
 8002000:	1a9b      	subs	r3, r3, r2
 8002002:	4698      	mov	r8, r3
 8002004:	465d      	mov	r5, fp
 8002006:	e59e      	b.n	8001b46 <__aeabi_dsub+0xba>
 8002008:	464a      	mov	r2, r9
 800200a:	0759      	lsls	r1, r3, #29
 800200c:	08d2      	lsrs	r2, r2, #3
 800200e:	430a      	orrs	r2, r1
 8002010:	08db      	lsrs	r3, r3, #3
 8002012:	e6f9      	b.n	8001e08 <__aeabi_dsub+0x37c>
 8002014:	464a      	mov	r2, r9
 8002016:	1a14      	subs	r4, r2, r0
 8002018:	45a1      	cmp	r9, r4
 800201a:	4192      	sbcs	r2, r2
 800201c:	1a5b      	subs	r3, r3, r1
 800201e:	4252      	negs	r2, r2
 8002020:	1a9b      	subs	r3, r3, r2
 8002022:	4698      	mov	r8, r3
 8002024:	2601      	movs	r6, #1
 8002026:	e586      	b.n	8001b36 <__aeabi_dsub+0xaa>
 8002028:	464a      	mov	r2, r9
 800202a:	0759      	lsls	r1, r3, #29
 800202c:	08d2      	lsrs	r2, r2, #3
 800202e:	430a      	orrs	r2, r1
 8002030:	08db      	lsrs	r3, r3, #3
 8002032:	e6a5      	b.n	8001d80 <__aeabi_dsub+0x2f4>
 8002034:	464c      	mov	r4, r9
 8002036:	4323      	orrs	r3, r4
 8002038:	001c      	movs	r4, r3
 800203a:	1e63      	subs	r3, r4, #1
 800203c:	419c      	sbcs	r4, r3
 800203e:	e65b      	b.n	8001cf8 <__aeabi_dsub+0x26c>
 8002040:	4665      	mov	r5, ip
 8002042:	001e      	movs	r6, r3
 8002044:	3d20      	subs	r5, #32
 8002046:	40ee      	lsrs	r6, r5
 8002048:	2c20      	cmp	r4, #32
 800204a:	d005      	beq.n	8002058 <__aeabi_dsub+0x5cc>
 800204c:	2540      	movs	r5, #64	; 0x40
 800204e:	1b2d      	subs	r5, r5, r4
 8002050:	40ab      	lsls	r3, r5
 8002052:	464c      	mov	r4, r9
 8002054:	431c      	orrs	r4, r3
 8002056:	46a2      	mov	sl, r4
 8002058:	4654      	mov	r4, sl
 800205a:	1e63      	subs	r3, r4, #1
 800205c:	419c      	sbcs	r4, r3
 800205e:	4334      	orrs	r4, r6
 8002060:	e77d      	b.n	8001f5e <__aeabi_dsub+0x4d2>
 8002062:	074b      	lsls	r3, r1, #29
 8002064:	08c2      	lsrs	r2, r0, #3
 8002066:	431a      	orrs	r2, r3
 8002068:	465d      	mov	r5, fp
 800206a:	08cb      	lsrs	r3, r1, #3
 800206c:	e6cc      	b.n	8001e08 <__aeabi_dsub+0x37c>
 800206e:	000a      	movs	r2, r1
 8002070:	4302      	orrs	r2, r0
 8002072:	d100      	bne.n	8002076 <__aeabi_dsub+0x5ea>
 8002074:	e736      	b.n	8001ee4 <__aeabi_dsub+0x458>
 8002076:	074b      	lsls	r3, r1, #29
 8002078:	08c2      	lsrs	r2, r0, #3
 800207a:	431a      	orrs	r2, r3
 800207c:	465d      	mov	r5, fp
 800207e:	08cb      	lsrs	r3, r1, #3
 8002080:	e681      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8002082:	464a      	mov	r2, r9
 8002084:	1a84      	subs	r4, r0, r2
 8002086:	42a0      	cmp	r0, r4
 8002088:	4192      	sbcs	r2, r2
 800208a:	1acb      	subs	r3, r1, r3
 800208c:	4252      	negs	r2, r2
 800208e:	1a9b      	subs	r3, r3, r2
 8002090:	4698      	mov	r8, r3
 8002092:	465d      	mov	r5, fp
 8002094:	2601      	movs	r6, #1
 8002096:	e54e      	b.n	8001b36 <__aeabi_dsub+0xaa>
 8002098:	074b      	lsls	r3, r1, #29
 800209a:	08c2      	lsrs	r2, r0, #3
 800209c:	431a      	orrs	r2, r3
 800209e:	08cb      	lsrs	r3, r1, #3
 80020a0:	e6b2      	b.n	8001e08 <__aeabi_dsub+0x37c>
 80020a2:	464a      	mov	r2, r9
 80020a4:	1a14      	subs	r4, r2, r0
 80020a6:	45a1      	cmp	r9, r4
 80020a8:	4192      	sbcs	r2, r2
 80020aa:	1a5f      	subs	r7, r3, r1
 80020ac:	4252      	negs	r2, r2
 80020ae:	1aba      	subs	r2, r7, r2
 80020b0:	4690      	mov	r8, r2
 80020b2:	0212      	lsls	r2, r2, #8
 80020b4:	d56b      	bpl.n	800218e <__aeabi_dsub+0x702>
 80020b6:	464a      	mov	r2, r9
 80020b8:	1a84      	subs	r4, r0, r2
 80020ba:	42a0      	cmp	r0, r4
 80020bc:	4192      	sbcs	r2, r2
 80020be:	1acb      	subs	r3, r1, r3
 80020c0:	4252      	negs	r2, r2
 80020c2:	1a9b      	subs	r3, r3, r2
 80020c4:	4698      	mov	r8, r3
 80020c6:	465d      	mov	r5, fp
 80020c8:	e564      	b.n	8001b94 <__aeabi_dsub+0x108>
 80020ca:	074b      	lsls	r3, r1, #29
 80020cc:	08c2      	lsrs	r2, r0, #3
 80020ce:	431a      	orrs	r2, r3
 80020d0:	465d      	mov	r5, fp
 80020d2:	08cb      	lsrs	r3, r1, #3
 80020d4:	e698      	b.n	8001e08 <__aeabi_dsub+0x37c>
 80020d6:	074b      	lsls	r3, r1, #29
 80020d8:	08c2      	lsrs	r2, r0, #3
 80020da:	431a      	orrs	r2, r3
 80020dc:	08cb      	lsrs	r3, r1, #3
 80020de:	e64f      	b.n	8001d80 <__aeabi_dsub+0x2f4>
 80020e0:	000a      	movs	r2, r1
 80020e2:	4302      	orrs	r2, r0
 80020e4:	d090      	beq.n	8002008 <__aeabi_dsub+0x57c>
 80020e6:	464a      	mov	r2, r9
 80020e8:	075c      	lsls	r4, r3, #29
 80020ea:	08d2      	lsrs	r2, r2, #3
 80020ec:	4314      	orrs	r4, r2
 80020ee:	2280      	movs	r2, #128	; 0x80
 80020f0:	08db      	lsrs	r3, r3, #3
 80020f2:	0312      	lsls	r2, r2, #12
 80020f4:	4213      	tst	r3, r2
 80020f6:	d008      	beq.n	800210a <__aeabi_dsub+0x67e>
 80020f8:	08ce      	lsrs	r6, r1, #3
 80020fa:	4216      	tst	r6, r2
 80020fc:	d105      	bne.n	800210a <__aeabi_dsub+0x67e>
 80020fe:	08c0      	lsrs	r0, r0, #3
 8002100:	0749      	lsls	r1, r1, #29
 8002102:	4308      	orrs	r0, r1
 8002104:	0004      	movs	r4, r0
 8002106:	465d      	mov	r5, fp
 8002108:	0033      	movs	r3, r6
 800210a:	0f61      	lsrs	r1, r4, #29
 800210c:	00e2      	lsls	r2, r4, #3
 800210e:	0749      	lsls	r1, r1, #29
 8002110:	08d2      	lsrs	r2, r2, #3
 8002112:	430a      	orrs	r2, r1
 8002114:	e678      	b.n	8001e08 <__aeabi_dsub+0x37c>
 8002116:	074b      	lsls	r3, r1, #29
 8002118:	08c2      	lsrs	r2, r0, #3
 800211a:	431a      	orrs	r2, r3
 800211c:	08cb      	lsrs	r3, r1, #3
 800211e:	e632      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8002120:	4448      	add	r0, r9
 8002122:	185b      	adds	r3, r3, r1
 8002124:	4548      	cmp	r0, r9
 8002126:	4192      	sbcs	r2, r2
 8002128:	4698      	mov	r8, r3
 800212a:	4252      	negs	r2, r2
 800212c:	4490      	add	r8, r2
 800212e:	4643      	mov	r3, r8
 8002130:	0004      	movs	r4, r0
 8002132:	021b      	lsls	r3, r3, #8
 8002134:	d400      	bmi.n	8002138 <__aeabi_dsub+0x6ac>
 8002136:	e61a      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8002138:	4642      	mov	r2, r8
 800213a:	4b0e      	ldr	r3, [pc, #56]	; (8002174 <__aeabi_dsub+0x6e8>)
 800213c:	2601      	movs	r6, #1
 800213e:	401a      	ands	r2, r3
 8002140:	4690      	mov	r8, r2
 8002142:	e614      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8002144:	4666      	mov	r6, ip
 8002146:	001f      	movs	r7, r3
 8002148:	3e20      	subs	r6, #32
 800214a:	40f7      	lsrs	r7, r6
 800214c:	2c20      	cmp	r4, #32
 800214e:	d005      	beq.n	800215c <__aeabi_dsub+0x6d0>
 8002150:	2640      	movs	r6, #64	; 0x40
 8002152:	1b36      	subs	r6, r6, r4
 8002154:	40b3      	lsls	r3, r6
 8002156:	464c      	mov	r4, r9
 8002158:	431c      	orrs	r4, r3
 800215a:	46a2      	mov	sl, r4
 800215c:	4654      	mov	r4, sl
 800215e:	1e63      	subs	r3, r4, #1
 8002160:	419c      	sbcs	r4, r3
 8002162:	433c      	orrs	r4, r7
 8002164:	e5c8      	b.n	8001cf8 <__aeabi_dsub+0x26c>
 8002166:	0011      	movs	r1, r2
 8002168:	2300      	movs	r3, #0
 800216a:	2200      	movs	r2, #0
 800216c:	e532      	b.n	8001bd4 <__aeabi_dsub+0x148>
 800216e:	46c0      	nop			; (mov r8, r8)
 8002170:	000007ff 	.word	0x000007ff
 8002174:	ff7fffff 	.word	0xff7fffff
 8002178:	000007fe 	.word	0x000007fe
 800217c:	464a      	mov	r2, r9
 800217e:	1814      	adds	r4, r2, r0
 8002180:	4284      	cmp	r4, r0
 8002182:	4192      	sbcs	r2, r2
 8002184:	185b      	adds	r3, r3, r1
 8002186:	4698      	mov	r8, r3
 8002188:	4252      	negs	r2, r2
 800218a:	4490      	add	r8, r2
 800218c:	e5e9      	b.n	8001d62 <__aeabi_dsub+0x2d6>
 800218e:	4642      	mov	r2, r8
 8002190:	4322      	orrs	r2, r4
 8002192:	d100      	bne.n	8002196 <__aeabi_dsub+0x70a>
 8002194:	e6a6      	b.n	8001ee4 <__aeabi_dsub+0x458>
 8002196:	e5ea      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8002198:	074b      	lsls	r3, r1, #29
 800219a:	08c2      	lsrs	r2, r0, #3
 800219c:	431a      	orrs	r2, r3
 800219e:	08cb      	lsrs	r3, r1, #3
 80021a0:	e632      	b.n	8001e08 <__aeabi_dsub+0x37c>
 80021a2:	2200      	movs	r2, #0
 80021a4:	4901      	ldr	r1, [pc, #4]	; (80021ac <__aeabi_dsub+0x720>)
 80021a6:	0013      	movs	r3, r2
 80021a8:	e514      	b.n	8001bd4 <__aeabi_dsub+0x148>
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	000007ff 	.word	0x000007ff

080021b0 <__aeabi_d2iz>:
 80021b0:	000a      	movs	r2, r1
 80021b2:	b530      	push	{r4, r5, lr}
 80021b4:	4c13      	ldr	r4, [pc, #76]	; (8002204 <__aeabi_d2iz+0x54>)
 80021b6:	0053      	lsls	r3, r2, #1
 80021b8:	0309      	lsls	r1, r1, #12
 80021ba:	0005      	movs	r5, r0
 80021bc:	0b09      	lsrs	r1, r1, #12
 80021be:	2000      	movs	r0, #0
 80021c0:	0d5b      	lsrs	r3, r3, #21
 80021c2:	0fd2      	lsrs	r2, r2, #31
 80021c4:	42a3      	cmp	r3, r4
 80021c6:	dd04      	ble.n	80021d2 <__aeabi_d2iz+0x22>
 80021c8:	480f      	ldr	r0, [pc, #60]	; (8002208 <__aeabi_d2iz+0x58>)
 80021ca:	4283      	cmp	r3, r0
 80021cc:	dd02      	ble.n	80021d4 <__aeabi_d2iz+0x24>
 80021ce:	4b0f      	ldr	r3, [pc, #60]	; (800220c <__aeabi_d2iz+0x5c>)
 80021d0:	18d0      	adds	r0, r2, r3
 80021d2:	bd30      	pop	{r4, r5, pc}
 80021d4:	2080      	movs	r0, #128	; 0x80
 80021d6:	0340      	lsls	r0, r0, #13
 80021d8:	4301      	orrs	r1, r0
 80021da:	480d      	ldr	r0, [pc, #52]	; (8002210 <__aeabi_d2iz+0x60>)
 80021dc:	1ac0      	subs	r0, r0, r3
 80021de:	281f      	cmp	r0, #31
 80021e0:	dd08      	ble.n	80021f4 <__aeabi_d2iz+0x44>
 80021e2:	480c      	ldr	r0, [pc, #48]	; (8002214 <__aeabi_d2iz+0x64>)
 80021e4:	1ac3      	subs	r3, r0, r3
 80021e6:	40d9      	lsrs	r1, r3
 80021e8:	000b      	movs	r3, r1
 80021ea:	4258      	negs	r0, r3
 80021ec:	2a00      	cmp	r2, #0
 80021ee:	d1f0      	bne.n	80021d2 <__aeabi_d2iz+0x22>
 80021f0:	0018      	movs	r0, r3
 80021f2:	e7ee      	b.n	80021d2 <__aeabi_d2iz+0x22>
 80021f4:	4c08      	ldr	r4, [pc, #32]	; (8002218 <__aeabi_d2iz+0x68>)
 80021f6:	40c5      	lsrs	r5, r0
 80021f8:	46a4      	mov	ip, r4
 80021fa:	4463      	add	r3, ip
 80021fc:	4099      	lsls	r1, r3
 80021fe:	000b      	movs	r3, r1
 8002200:	432b      	orrs	r3, r5
 8002202:	e7f2      	b.n	80021ea <__aeabi_d2iz+0x3a>
 8002204:	000003fe 	.word	0x000003fe
 8002208:	0000041d 	.word	0x0000041d
 800220c:	7fffffff 	.word	0x7fffffff
 8002210:	00000433 	.word	0x00000433
 8002214:	00000413 	.word	0x00000413
 8002218:	fffffbed 	.word	0xfffffbed

0800221c <__aeabi_i2d>:
 800221c:	b570      	push	{r4, r5, r6, lr}
 800221e:	2800      	cmp	r0, #0
 8002220:	d016      	beq.n	8002250 <__aeabi_i2d+0x34>
 8002222:	17c3      	asrs	r3, r0, #31
 8002224:	18c5      	adds	r5, r0, r3
 8002226:	405d      	eors	r5, r3
 8002228:	0fc4      	lsrs	r4, r0, #31
 800222a:	0028      	movs	r0, r5
 800222c:	f000 f84c 	bl	80022c8 <__clzsi2>
 8002230:	4a11      	ldr	r2, [pc, #68]	; (8002278 <__aeabi_i2d+0x5c>)
 8002232:	1a12      	subs	r2, r2, r0
 8002234:	280a      	cmp	r0, #10
 8002236:	dc16      	bgt.n	8002266 <__aeabi_i2d+0x4a>
 8002238:	0003      	movs	r3, r0
 800223a:	002e      	movs	r6, r5
 800223c:	3315      	adds	r3, #21
 800223e:	409e      	lsls	r6, r3
 8002240:	230b      	movs	r3, #11
 8002242:	1a18      	subs	r0, r3, r0
 8002244:	40c5      	lsrs	r5, r0
 8002246:	0553      	lsls	r3, r2, #21
 8002248:	032d      	lsls	r5, r5, #12
 800224a:	0b2d      	lsrs	r5, r5, #12
 800224c:	0d5b      	lsrs	r3, r3, #21
 800224e:	e003      	b.n	8002258 <__aeabi_i2d+0x3c>
 8002250:	2400      	movs	r4, #0
 8002252:	2300      	movs	r3, #0
 8002254:	2500      	movs	r5, #0
 8002256:	2600      	movs	r6, #0
 8002258:	051b      	lsls	r3, r3, #20
 800225a:	432b      	orrs	r3, r5
 800225c:	07e4      	lsls	r4, r4, #31
 800225e:	4323      	orrs	r3, r4
 8002260:	0030      	movs	r0, r6
 8002262:	0019      	movs	r1, r3
 8002264:	bd70      	pop	{r4, r5, r6, pc}
 8002266:	380b      	subs	r0, #11
 8002268:	4085      	lsls	r5, r0
 800226a:	0553      	lsls	r3, r2, #21
 800226c:	032d      	lsls	r5, r5, #12
 800226e:	2600      	movs	r6, #0
 8002270:	0b2d      	lsrs	r5, r5, #12
 8002272:	0d5b      	lsrs	r3, r3, #21
 8002274:	e7f0      	b.n	8002258 <__aeabi_i2d+0x3c>
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	0000041e 	.word	0x0000041e

0800227c <__aeabi_ui2d>:
 800227c:	b510      	push	{r4, lr}
 800227e:	1e04      	subs	r4, r0, #0
 8002280:	d010      	beq.n	80022a4 <__aeabi_ui2d+0x28>
 8002282:	f000 f821 	bl	80022c8 <__clzsi2>
 8002286:	4b0f      	ldr	r3, [pc, #60]	; (80022c4 <__aeabi_ui2d+0x48>)
 8002288:	1a1b      	subs	r3, r3, r0
 800228a:	280a      	cmp	r0, #10
 800228c:	dc11      	bgt.n	80022b2 <__aeabi_ui2d+0x36>
 800228e:	220b      	movs	r2, #11
 8002290:	0021      	movs	r1, r4
 8002292:	1a12      	subs	r2, r2, r0
 8002294:	40d1      	lsrs	r1, r2
 8002296:	3015      	adds	r0, #21
 8002298:	030a      	lsls	r2, r1, #12
 800229a:	055b      	lsls	r3, r3, #21
 800229c:	4084      	lsls	r4, r0
 800229e:	0b12      	lsrs	r2, r2, #12
 80022a0:	0d5b      	lsrs	r3, r3, #21
 80022a2:	e001      	b.n	80022a8 <__aeabi_ui2d+0x2c>
 80022a4:	2300      	movs	r3, #0
 80022a6:	2200      	movs	r2, #0
 80022a8:	051b      	lsls	r3, r3, #20
 80022aa:	4313      	orrs	r3, r2
 80022ac:	0020      	movs	r0, r4
 80022ae:	0019      	movs	r1, r3
 80022b0:	bd10      	pop	{r4, pc}
 80022b2:	0022      	movs	r2, r4
 80022b4:	380b      	subs	r0, #11
 80022b6:	4082      	lsls	r2, r0
 80022b8:	055b      	lsls	r3, r3, #21
 80022ba:	0312      	lsls	r2, r2, #12
 80022bc:	2400      	movs	r4, #0
 80022be:	0b12      	lsrs	r2, r2, #12
 80022c0:	0d5b      	lsrs	r3, r3, #21
 80022c2:	e7f1      	b.n	80022a8 <__aeabi_ui2d+0x2c>
 80022c4:	0000041e 	.word	0x0000041e

080022c8 <__clzsi2>:
 80022c8:	211c      	movs	r1, #28
 80022ca:	2301      	movs	r3, #1
 80022cc:	041b      	lsls	r3, r3, #16
 80022ce:	4298      	cmp	r0, r3
 80022d0:	d301      	bcc.n	80022d6 <__clzsi2+0xe>
 80022d2:	0c00      	lsrs	r0, r0, #16
 80022d4:	3910      	subs	r1, #16
 80022d6:	0a1b      	lsrs	r3, r3, #8
 80022d8:	4298      	cmp	r0, r3
 80022da:	d301      	bcc.n	80022e0 <__clzsi2+0x18>
 80022dc:	0a00      	lsrs	r0, r0, #8
 80022de:	3908      	subs	r1, #8
 80022e0:	091b      	lsrs	r3, r3, #4
 80022e2:	4298      	cmp	r0, r3
 80022e4:	d301      	bcc.n	80022ea <__clzsi2+0x22>
 80022e6:	0900      	lsrs	r0, r0, #4
 80022e8:	3904      	subs	r1, #4
 80022ea:	a202      	add	r2, pc, #8	; (adr r2, 80022f4 <__clzsi2+0x2c>)
 80022ec:	5c10      	ldrb	r0, [r2, r0]
 80022ee:	1840      	adds	r0, r0, r1
 80022f0:	4770      	bx	lr
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	02020304 	.word	0x02020304
 80022f8:	01010101 	.word	0x01010101
	...

08002304 <__clzdi2>:
 8002304:	b510      	push	{r4, lr}
 8002306:	2900      	cmp	r1, #0
 8002308:	d103      	bne.n	8002312 <__clzdi2+0xe>
 800230a:	f7ff ffdd 	bl	80022c8 <__clzsi2>
 800230e:	3020      	adds	r0, #32
 8002310:	e002      	b.n	8002318 <__clzdi2+0x14>
 8002312:	1c08      	adds	r0, r1, #0
 8002314:	f7ff ffd8 	bl	80022c8 <__clzsi2>
 8002318:	bd10      	pop	{r4, pc}
 800231a:	46c0      	nop			; (mov r8, r8)

0800231c <usart1_test>:
/**
  * @brief USART_1 Test Function
  * @param None
  * @retval None
  */
void usart1_test(void){
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
	printf("Don't Panic! [from IEB :) ]\r\n");
 8002320:	4b05      	ldr	r3, [pc, #20]	; (8002338 <usart1_test+0x1c>)
 8002322:	0018      	movs	r0, r3
 8002324:	f002 f80c 	bl	8004340 <printf_>
	HAL_Delay(1000);
 8002328:	23fa      	movs	r3, #250	; 0xfa
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	0018      	movs	r0, r3
 800232e:	f002 fa97 	bl	8004860 <HAL_Delay>
	return;
 8002332:	46c0      	nop			; (mov r8, r8)
}
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	08006e70 	.word	0x08006e70

0800233c <LED_1_test>:
/**
  * @brief LED_1 Test Function
  * @param None
  * @retval None
  */
void LED_1_test(void){
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0

    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002340:	4bd0      	ldr	r3, [pc, #832]	; (8002684 <LED_1_test+0x348>)
 8002342:	2201      	movs	r2, #1
 8002344:	2101      	movs	r1, #1
 8002346:	0018      	movs	r0, r3
 8002348:	f002 fce0 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 800234c:	201e      	movs	r0, #30
 800234e:	f002 fa87 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002352:	4bcc      	ldr	r3, [pc, #816]	; (8002684 <LED_1_test+0x348>)
 8002354:	2200      	movs	r2, #0
 8002356:	2101      	movs	r1, #1
 8002358:	0018      	movs	r0, r3
 800235a:	f002 fcd7 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 800235e:	200a      	movs	r0, #10
 8002360:	f002 fa7e 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002364:	4bc7      	ldr	r3, [pc, #796]	; (8002684 <LED_1_test+0x348>)
 8002366:	2201      	movs	r2, #1
 8002368:	2101      	movs	r1, #1
 800236a:	0018      	movs	r0, r3
 800236c:	f002 fcce 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 8002370:	200a      	movs	r0, #10
 8002372:	f002 fa75 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002376:	4bc3      	ldr	r3, [pc, #780]	; (8002684 <LED_1_test+0x348>)
 8002378:	2200      	movs	r2, #0
 800237a:	2101      	movs	r1, #1
 800237c:	0018      	movs	r0, r3
 800237e:	f002 fcc5 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 8002382:	200a      	movs	r0, #10
 8002384:	f002 fa6c 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002388:	4bbe      	ldr	r3, [pc, #760]	; (8002684 <LED_1_test+0x348>)
 800238a:	2201      	movs	r2, #1
 800238c:	2101      	movs	r1, #1
 800238e:	0018      	movs	r0, r3
 8002390:	f002 fcbc 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 8002394:	200a      	movs	r0, #10
 8002396:	f002 fa63 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 800239a:	4bba      	ldr	r3, [pc, #744]	; (8002684 <LED_1_test+0x348>)
 800239c:	2200      	movs	r2, #0
 800239e:	2101      	movs	r1, #1
 80023a0:	0018      	movs	r0, r3
 80023a2:	f002 fcb3 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(letter_delay_ms);
 80023a6:	201e      	movs	r0, #30
 80023a8:	f002 fa5a 	bl	8004860 <HAL_Delay>

    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 80023ac:	4bb5      	ldr	r3, [pc, #724]	; (8002684 <LED_1_test+0x348>)
 80023ae:	2201      	movs	r2, #1
 80023b0:	2101      	movs	r1, #1
 80023b2:	0018      	movs	r0, r3
 80023b4:	f002 fcaa 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 80023b8:	201e      	movs	r0, #30
 80023ba:	f002 fa51 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 80023be:	4bb1      	ldr	r3, [pc, #708]	; (8002684 <LED_1_test+0x348>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	2101      	movs	r1, #1
 80023c4:	0018      	movs	r0, r3
 80023c6:	f002 fca1 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 80023ca:	200a      	movs	r0, #10
 80023cc:	f002 fa48 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 80023d0:	4bac      	ldr	r3, [pc, #688]	; (8002684 <LED_1_test+0x348>)
 80023d2:	2201      	movs	r2, #1
 80023d4:	2101      	movs	r1, #1
 80023d6:	0018      	movs	r0, r3
 80023d8:	f002 fc98 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 80023dc:	201e      	movs	r0, #30
 80023de:	f002 fa3f 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 80023e2:	4ba8      	ldr	r3, [pc, #672]	; (8002684 <LED_1_test+0x348>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	2101      	movs	r1, #1
 80023e8:	0018      	movs	r0, r3
 80023ea:	f002 fc8f 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 80023ee:	200a      	movs	r0, #10
 80023f0:	f002 fa36 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 80023f4:	4ba3      	ldr	r3, [pc, #652]	; (8002684 <LED_1_test+0x348>)
 80023f6:	2201      	movs	r2, #1
 80023f8:	2101      	movs	r1, #1
 80023fa:	0018      	movs	r0, r3
 80023fc:	f002 fc86 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 8002400:	201e      	movs	r0, #30
 8002402:	f002 fa2d 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002406:	4b9f      	ldr	r3, [pc, #636]	; (8002684 <LED_1_test+0x348>)
 8002408:	2200      	movs	r2, #0
 800240a:	2101      	movs	r1, #1
 800240c:	0018      	movs	r0, r3
 800240e:	f002 fc7d 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(letter_delay_ms);
 8002412:	201e      	movs	r0, #30
 8002414:	f002 fa24 	bl	8004860 <HAL_Delay>

    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002418:	4b9a      	ldr	r3, [pc, #616]	; (8002684 <LED_1_test+0x348>)
 800241a:	2201      	movs	r2, #1
 800241c:	2101      	movs	r1, #1
 800241e:	0018      	movs	r0, r3
 8002420:	f002 fc74 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 8002424:	201e      	movs	r0, #30
 8002426:	f002 fa1b 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 800242a:	4b96      	ldr	r3, [pc, #600]	; (8002684 <LED_1_test+0x348>)
 800242c:	2200      	movs	r2, #0
 800242e:	2101      	movs	r1, #1
 8002430:	0018      	movs	r0, r3
 8002432:	f002 fc6b 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 8002436:	200a      	movs	r0, #10
 8002438:	f002 fa12 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 800243c:	4b91      	ldr	r3, [pc, #580]	; (8002684 <LED_1_test+0x348>)
 800243e:	2201      	movs	r2, #1
 8002440:	2101      	movs	r1, #1
 8002442:	0018      	movs	r0, r3
 8002444:	f002 fc62 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 8002448:	200a      	movs	r0, #10
 800244a:	f002 fa09 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 800244e:	4b8d      	ldr	r3, [pc, #564]	; (8002684 <LED_1_test+0x348>)
 8002450:	2200      	movs	r2, #0
 8002452:	2101      	movs	r1, #1
 8002454:	0018      	movs	r0, r3
 8002456:	f002 fc59 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(letter_delay_ms);
 800245a:	201e      	movs	r0, #30
 800245c:	f002 fa00 	bl	8004860 <HAL_Delay>

    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002460:	4b88      	ldr	r3, [pc, #544]	; (8002684 <LED_1_test+0x348>)
 8002462:	2201      	movs	r2, #1
 8002464:	2101      	movs	r1, #1
 8002466:	0018      	movs	r0, r3
 8002468:	f002 fc50 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 800246c:	201e      	movs	r0, #30
 800246e:	f002 f9f7 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002472:	4b84      	ldr	r3, [pc, #528]	; (8002684 <LED_1_test+0x348>)
 8002474:	2200      	movs	r2, #0
 8002476:	2101      	movs	r1, #1
 8002478:	0018      	movs	r0, r3
 800247a:	f002 fc47 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(word_delay_ms);
 800247e:	2046      	movs	r0, #70	; 0x46
 8002480:	f002 f9ee 	bl	8004860 <HAL_Delay>

    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002484:	4b7f      	ldr	r3, [pc, #508]	; (8002684 <LED_1_test+0x348>)
 8002486:	2201      	movs	r2, #1
 8002488:	2101      	movs	r1, #1
 800248a:	0018      	movs	r0, r3
 800248c:	f002 fc3e 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 8002490:	200a      	movs	r0, #10
 8002492:	f002 f9e5 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002496:	4b7b      	ldr	r3, [pc, #492]	; (8002684 <LED_1_test+0x348>)
 8002498:	2200      	movs	r2, #0
 800249a:	2101      	movs	r1, #1
 800249c:	0018      	movs	r0, r3
 800249e:	f002 fc35 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 80024a2:	200a      	movs	r0, #10
 80024a4:	f002 f9dc 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 80024a8:	4b76      	ldr	r3, [pc, #472]	; (8002684 <LED_1_test+0x348>)
 80024aa:	2201      	movs	r2, #1
 80024ac:	2101      	movs	r1, #1
 80024ae:	0018      	movs	r0, r3
 80024b0:	f002 fc2c 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 80024b4:	201e      	movs	r0, #30
 80024b6:	f002 f9d3 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 80024ba:	4b72      	ldr	r3, [pc, #456]	; (8002684 <LED_1_test+0x348>)
 80024bc:	2200      	movs	r2, #0
 80024be:	2101      	movs	r1, #1
 80024c0:	0018      	movs	r0, r3
 80024c2:	f002 fc23 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 80024c6:	200a      	movs	r0, #10
 80024c8:	f002 f9ca 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 80024cc:	4b6d      	ldr	r3, [pc, #436]	; (8002684 <LED_1_test+0x348>)
 80024ce:	2201      	movs	r2, #1
 80024d0:	2101      	movs	r1, #1
 80024d2:	0018      	movs	r0, r3
 80024d4:	f002 fc1a 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 80024d8:	201e      	movs	r0, #30
 80024da:	f002 f9c1 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 80024de:	4b69      	ldr	r3, [pc, #420]	; (8002684 <LED_1_test+0x348>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	2101      	movs	r1, #1
 80024e4:	0018      	movs	r0, r3
 80024e6:	f002 fc11 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 80024ea:	200a      	movs	r0, #10
 80024ec:	f002 f9b8 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 80024f0:	4b64      	ldr	r3, [pc, #400]	; (8002684 <LED_1_test+0x348>)
 80024f2:	2201      	movs	r2, #1
 80024f4:	2101      	movs	r1, #1
 80024f6:	0018      	movs	r0, r3
 80024f8:	f002 fc08 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 80024fc:	200a      	movs	r0, #10
 80024fe:	f002 f9af 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002502:	4b60      	ldr	r3, [pc, #384]	; (8002684 <LED_1_test+0x348>)
 8002504:	2200      	movs	r2, #0
 8002506:	2101      	movs	r1, #1
 8002508:	0018      	movs	r0, r3
 800250a:	f002 fbff 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(letter_delay_ms);
 800250e:	201e      	movs	r0, #30
 8002510:	f002 f9a6 	bl	8004860 <HAL_Delay>

    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002514:	4b5b      	ldr	r3, [pc, #364]	; (8002684 <LED_1_test+0x348>)
 8002516:	2201      	movs	r2, #1
 8002518:	2101      	movs	r1, #1
 800251a:	0018      	movs	r0, r3
 800251c:	f002 fbf6 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 8002520:	200a      	movs	r0, #10
 8002522:	f002 f99d 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002526:	4b57      	ldr	r3, [pc, #348]	; (8002684 <LED_1_test+0x348>)
 8002528:	2200      	movs	r2, #0
 800252a:	2101      	movs	r1, #1
 800252c:	0018      	movs	r0, r3
 800252e:	f002 fbed 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 8002532:	200a      	movs	r0, #10
 8002534:	f002 f994 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002538:	4b52      	ldr	r3, [pc, #328]	; (8002684 <LED_1_test+0x348>)
 800253a:	2201      	movs	r2, #1
 800253c:	2101      	movs	r1, #1
 800253e:	0018      	movs	r0, r3
 8002540:	f002 fbe4 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 8002544:	201e      	movs	r0, #30
 8002546:	f002 f98b 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 800254a:	4b4e      	ldr	r3, [pc, #312]	; (8002684 <LED_1_test+0x348>)
 800254c:	2200      	movs	r2, #0
 800254e:	2101      	movs	r1, #1
 8002550:	0018      	movs	r0, r3
 8002552:	f002 fbdb 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(letter_delay_ms);
 8002556:	201e      	movs	r0, #30
 8002558:	f002 f982 	bl	8004860 <HAL_Delay>

    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 800255c:	4b49      	ldr	r3, [pc, #292]	; (8002684 <LED_1_test+0x348>)
 800255e:	2201      	movs	r2, #1
 8002560:	2101      	movs	r1, #1
 8002562:	0018      	movs	r0, r3
 8002564:	f002 fbd2 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 8002568:	201e      	movs	r0, #30
 800256a:	f002 f979 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 800256e:	4b45      	ldr	r3, [pc, #276]	; (8002684 <LED_1_test+0x348>)
 8002570:	2200      	movs	r2, #0
 8002572:	2101      	movs	r1, #1
 8002574:	0018      	movs	r0, r3
 8002576:	f002 fbc9 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 800257a:	200a      	movs	r0, #10
 800257c:	f002 f970 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002580:	4b40      	ldr	r3, [pc, #256]	; (8002684 <LED_1_test+0x348>)
 8002582:	2201      	movs	r2, #1
 8002584:	2101      	movs	r1, #1
 8002586:	0018      	movs	r0, r3
 8002588:	f002 fbc0 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 800258c:	200a      	movs	r0, #10
 800258e:	f002 f967 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002592:	4b3c      	ldr	r3, [pc, #240]	; (8002684 <LED_1_test+0x348>)
 8002594:	2200      	movs	r2, #0
 8002596:	2101      	movs	r1, #1
 8002598:	0018      	movs	r0, r3
 800259a:	f002 fbb7 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(letter_delay_ms);
 800259e:	201e      	movs	r0, #30
 80025a0:	f002 f95e 	bl	8004860 <HAL_Delay>

    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 80025a4:	4b37      	ldr	r3, [pc, #220]	; (8002684 <LED_1_test+0x348>)
 80025a6:	2201      	movs	r2, #1
 80025a8:	2101      	movs	r1, #1
 80025aa:	0018      	movs	r0, r3
 80025ac:	f002 fbae 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 80025b0:	200a      	movs	r0, #10
 80025b2:	f002 f955 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 80025b6:	4b33      	ldr	r3, [pc, #204]	; (8002684 <LED_1_test+0x348>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	2101      	movs	r1, #1
 80025bc:	0018      	movs	r0, r3
 80025be:	f002 fba5 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 80025c2:	200a      	movs	r0, #10
 80025c4:	f002 f94c 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 80025c8:	4b2e      	ldr	r3, [pc, #184]	; (8002684 <LED_1_test+0x348>)
 80025ca:	2201      	movs	r2, #1
 80025cc:	2101      	movs	r1, #1
 80025ce:	0018      	movs	r0, r3
 80025d0:	f002 fb9c 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 80025d4:	200a      	movs	r0, #10
 80025d6:	f002 f943 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 80025da:	4b2a      	ldr	r3, [pc, #168]	; (8002684 <LED_1_test+0x348>)
 80025dc:	2200      	movs	r2, #0
 80025de:	2101      	movs	r1, #1
 80025e0:	0018      	movs	r0, r3
 80025e2:	f002 fb93 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(letter_delay_ms);
 80025e6:	201e      	movs	r0, #30
 80025e8:	f002 f93a 	bl	8004860 <HAL_Delay>

    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 80025ec:	4b25      	ldr	r3, [pc, #148]	; (8002684 <LED_1_test+0x348>)
 80025ee:	2201      	movs	r2, #1
 80025f0:	2101      	movs	r1, #1
 80025f2:	0018      	movs	r0, r3
 80025f4:	f002 fb8a 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 80025f8:	201e      	movs	r0, #30
 80025fa:	f002 f931 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 80025fe:	4b21      	ldr	r3, [pc, #132]	; (8002684 <LED_1_test+0x348>)
 8002600:	2200      	movs	r2, #0
 8002602:	2101      	movs	r1, #1
 8002604:	0018      	movs	r0, r3
 8002606:	f002 fb81 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 800260a:	200a      	movs	r0, #10
 800260c:	f002 f928 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002610:	4b1c      	ldr	r3, [pc, #112]	; (8002684 <LED_1_test+0x348>)
 8002612:	2201      	movs	r2, #1
 8002614:	2101      	movs	r1, #1
 8002616:	0018      	movs	r0, r3
 8002618:	f002 fb78 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 800261c:	200a      	movs	r0, #10
 800261e:	f002 f91f 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002622:	4b18      	ldr	r3, [pc, #96]	; (8002684 <LED_1_test+0x348>)
 8002624:	2200      	movs	r2, #0
 8002626:	2101      	movs	r1, #1
 8002628:	0018      	movs	r0, r3
 800262a:	f002 fb6f 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(s_delay_ms);
 800262e:	200a      	movs	r0, #10
 8002630:	f002 f916 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002634:	4b13      	ldr	r3, [pc, #76]	; (8002684 <LED_1_test+0x348>)
 8002636:	2201      	movs	r2, #1
 8002638:	2101      	movs	r1, #1
 800263a:	0018      	movs	r0, r3
 800263c:	f002 fb66 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dash_delay_ms);
 8002640:	201e      	movs	r0, #30
 8002642:	f002 f90d 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 8002646:	4b0f      	ldr	r3, [pc, #60]	; (8002684 <LED_1_test+0x348>)
 8002648:	2200      	movs	r2, #0
 800264a:	2101      	movs	r1, #1
 800264c:	0018      	movs	r0, r3
 800264e:	f002 fb5d 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(letter_delay_ms);
 8002652:	201e      	movs	r0, #30
 8002654:	f002 f904 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_SET);
 8002658:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <LED_1_test+0x348>)
 800265a:	2201      	movs	r2, #1
 800265c:	2101      	movs	r1, #1
 800265e:	0018      	movs	r0, r3
 8002660:	f002 fb54 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(dot_delay_ms);
 8002664:	200a      	movs	r0, #10
 8002666:	f002 f8fb 	bl	8004860 <HAL_Delay>
    HAL_GPIO_WritePin(TEST_OUT1_GPIO_Port, TEST_OUT1_Pin, GPIO_PIN_RESET);
 800266a:	4b06      	ldr	r3, [pc, #24]	; (8002684 <LED_1_test+0x348>)
 800266c:	2200      	movs	r2, #0
 800266e:	2101      	movs	r1, #1
 8002670:	0018      	movs	r0, r3
 8002672:	f002 fb4b 	bl	8004d0c <HAL_GPIO_WritePin>
    HAL_Delay(word_delay_ms);
 8002676:	2046      	movs	r0, #70	; 0x46
 8002678:	f002 f8f2 	bl	8004860 <HAL_Delay>
	return;
 800267c:	46c0      	nop			; (mov r8, r8)
}
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	50000400 	.word	0x50000400

08002688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800268c:	f002 f878 	bl	8004780 <HAL_Init>
  /* USER CODE BEGIN Init */
//  HAL_Delay(300);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002690:	f000 f814 	bl	80026bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002694:	f000 f9c4 	bl	8002a20 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002698:	f000 f87a 	bl	8002790 <MX_I2C1_Init>
  MX_I2C2_Init();
 800269c:	f000 f8b8 	bl	8002810 <MX_I2C2_Init>
  MX_SPI1_Init();
 80026a0:	f000 f8f6 	bl	8002890 <MX_SPI1_Init>
  MX_SPI2_Init();
 80026a4:	f000 f926 	bl	80028f4 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80026a8:	f000 f95c 	bl	8002964 <MX_USART1_UART_Init>
  MX_USART2_Init();
 80026ac:	f000 f98a 	bl	80029c4 <MX_USART2_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  Uncomment whichever tests you want to do. These will loop forever until reset, so a HAL_DELAY in each function is reccommended to keep things at a reasonable pace.
//	  Use Ctrl + / to quickly comment/uncomment lines
	  usart1_test();	// Send a message over UART1 every second
 80026b0:	f7ff fe34 	bl	800231c <usart1_test>
	  LED_1_test();		// Blink Test LED 1
 80026b4:	f7ff fe42 	bl	800233c <LED_1_test>
	  usart1_test();	// Send a message over UART1 every second
 80026b8:	e7fa      	b.n	80026b0 <main+0x28>
	...

080026bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026bc:	b590      	push	{r4, r7, lr}
 80026be:	b09b      	sub	sp, #108	; 0x6c
 80026c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026c2:	2434      	movs	r4, #52	; 0x34
 80026c4:	193b      	adds	r3, r7, r4
 80026c6:	0018      	movs	r0, r3
 80026c8:	2334      	movs	r3, #52	; 0x34
 80026ca:	001a      	movs	r2, r3
 80026cc:	2100      	movs	r1, #0
 80026ce:	f004 fbb9 	bl	8006e44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026d2:	2320      	movs	r3, #32
 80026d4:	18fb      	adds	r3, r7, r3
 80026d6:	0018      	movs	r0, r3
 80026d8:	2314      	movs	r3, #20
 80026da:	001a      	movs	r2, r3
 80026dc:	2100      	movs	r1, #0
 80026de:	f004 fbb1 	bl	8006e44 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026e2:	003b      	movs	r3, r7
 80026e4:	0018      	movs	r0, r3
 80026e6:	2320      	movs	r3, #32
 80026e8:	001a      	movs	r2, r3
 80026ea:	2100      	movs	r1, #0
 80026ec:	f004 fbaa 	bl	8006e44 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026f0:	4b25      	ldr	r3, [pc, #148]	; (8002788 <SystemClock_Config+0xcc>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a25      	ldr	r2, [pc, #148]	; (800278c <SystemClock_Config+0xd0>)
 80026f6:	401a      	ands	r2, r3
 80026f8:	4b23      	ldr	r3, [pc, #140]	; (8002788 <SystemClock_Config+0xcc>)
 80026fa:	2180      	movs	r1, #128	; 0x80
 80026fc:	0109      	lsls	r1, r1, #4
 80026fe:	430a      	orrs	r2, r1
 8002700:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002702:	193b      	adds	r3, r7, r4
 8002704:	2201      	movs	r2, #1
 8002706:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002708:	193b      	adds	r3, r7, r4
 800270a:	2280      	movs	r2, #128	; 0x80
 800270c:	0252      	lsls	r2, r2, #9
 800270e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002710:	193b      	adds	r3, r7, r4
 8002712:	2200      	movs	r2, #0
 8002714:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002716:	193b      	adds	r3, r7, r4
 8002718:	0018      	movs	r0, r3
 800271a:	f002 fc43 	bl	8004fa4 <HAL_RCC_OscConfig>
 800271e:	1e03      	subs	r3, r0, #0
 8002720:	d001      	beq.n	8002726 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002722:	f000 fa29 	bl	8002b78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002726:	2120      	movs	r1, #32
 8002728:	187b      	adds	r3, r7, r1
 800272a:	220f      	movs	r2, #15
 800272c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800272e:	187b      	adds	r3, r7, r1
 8002730:	2202      	movs	r2, #2
 8002732:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002734:	187b      	adds	r3, r7, r1
 8002736:	2200      	movs	r2, #0
 8002738:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800273a:	187b      	adds	r3, r7, r1
 800273c:	2200      	movs	r2, #0
 800273e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002740:	187b      	adds	r3, r7, r1
 8002742:	2200      	movs	r2, #0
 8002744:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002746:	187b      	adds	r3, r7, r1
 8002748:	2100      	movs	r1, #0
 800274a:	0018      	movs	r0, r3
 800274c:	f002 ffa6 	bl	800569c <HAL_RCC_ClockConfig>
 8002750:	1e03      	subs	r3, r0, #0
 8002752:	d001      	beq.n	8002758 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002754:	f000 fa10 	bl	8002b78 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8002758:	003b      	movs	r3, r7
 800275a:	220b      	movs	r2, #11
 800275c:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800275e:	003b      	movs	r3, r7
 8002760:	2200      	movs	r2, #0
 8002762:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002764:	003b      	movs	r3, r7
 8002766:	2200      	movs	r2, #0
 8002768:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800276a:	003b      	movs	r3, r7
 800276c:	2200      	movs	r2, #0
 800276e:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002770:	003b      	movs	r3, r7
 8002772:	0018      	movs	r0, r3
 8002774:	f003 f9b4 	bl	8005ae0 <HAL_RCCEx_PeriphCLKConfig>
 8002778:	1e03      	subs	r3, r0, #0
 800277a:	d001      	beq.n	8002780 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800277c:	f000 f9fc 	bl	8002b78 <Error_Handler>
  }
}
 8002780:	46c0      	nop			; (mov r8, r8)
 8002782:	46bd      	mov	sp, r7
 8002784:	b01b      	add	sp, #108	; 0x6c
 8002786:	bd90      	pop	{r4, r7, pc}
 8002788:	40007000 	.word	0x40007000
 800278c:	ffffe7ff 	.word	0xffffe7ff

08002790 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002794:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <MX_I2C1_Init+0x74>)
 8002796:	4a1c      	ldr	r2, [pc, #112]	; (8002808 <MX_I2C1_Init+0x78>)
 8002798:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800279a:	4b1a      	ldr	r3, [pc, #104]	; (8002804 <MX_I2C1_Init+0x74>)
 800279c:	4a1b      	ldr	r2, [pc, #108]	; (800280c <MX_I2C1_Init+0x7c>)
 800279e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80027a0:	4b18      	ldr	r3, [pc, #96]	; (8002804 <MX_I2C1_Init+0x74>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027a6:	4b17      	ldr	r3, [pc, #92]	; (8002804 <MX_I2C1_Init+0x74>)
 80027a8:	2201      	movs	r2, #1
 80027aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027ac:	4b15      	ldr	r3, [pc, #84]	; (8002804 <MX_I2C1_Init+0x74>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80027b2:	4b14      	ldr	r3, [pc, #80]	; (8002804 <MX_I2C1_Init+0x74>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027b8:	4b12      	ldr	r3, [pc, #72]	; (8002804 <MX_I2C1_Init+0x74>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027be:	4b11      	ldr	r3, [pc, #68]	; (8002804 <MX_I2C1_Init+0x74>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027c4:	4b0f      	ldr	r3, [pc, #60]	; (8002804 <MX_I2C1_Init+0x74>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027ca:	4b0e      	ldr	r3, [pc, #56]	; (8002804 <MX_I2C1_Init+0x74>)
 80027cc:	0018      	movs	r0, r3
 80027ce:	f002 fabb 	bl	8004d48 <HAL_I2C_Init>
 80027d2:	1e03      	subs	r3, r0, #0
 80027d4:	d001      	beq.n	80027da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80027d6:	f000 f9cf 	bl	8002b78 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027da:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <MX_I2C1_Init+0x74>)
 80027dc:	2100      	movs	r1, #0
 80027de:	0018      	movs	r0, r3
 80027e0:	f002 fb48 	bl	8004e74 <HAL_I2CEx_ConfigAnalogFilter>
 80027e4:	1e03      	subs	r3, r0, #0
 80027e6:	d001      	beq.n	80027ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80027e8:	f000 f9c6 	bl	8002b78 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80027ec:	4b05      	ldr	r3, [pc, #20]	; (8002804 <MX_I2C1_Init+0x74>)
 80027ee:	2100      	movs	r1, #0
 80027f0:	0018      	movs	r0, r3
 80027f2:	f002 fb8b 	bl	8004f0c <HAL_I2CEx_ConfigDigitalFilter>
 80027f6:	1e03      	subs	r3, r0, #0
 80027f8:	d001      	beq.n	80027fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80027fa:	f000 f9bd 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000084 	.word	0x20000084
 8002808:	40005400 	.word	0x40005400
 800280c:	00303d5b 	.word	0x00303d5b

08002810 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002814:	4b1b      	ldr	r3, [pc, #108]	; (8002884 <MX_I2C2_Init+0x74>)
 8002816:	4a1c      	ldr	r2, [pc, #112]	; (8002888 <MX_I2C2_Init+0x78>)
 8002818:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 800281a:	4b1a      	ldr	r3, [pc, #104]	; (8002884 <MX_I2C2_Init+0x74>)
 800281c:	4a1b      	ldr	r2, [pc, #108]	; (800288c <MX_I2C2_Init+0x7c>)
 800281e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002820:	4b18      	ldr	r3, [pc, #96]	; (8002884 <MX_I2C2_Init+0x74>)
 8002822:	2200      	movs	r2, #0
 8002824:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002826:	4b17      	ldr	r3, [pc, #92]	; (8002884 <MX_I2C2_Init+0x74>)
 8002828:	2201      	movs	r2, #1
 800282a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800282c:	4b15      	ldr	r3, [pc, #84]	; (8002884 <MX_I2C2_Init+0x74>)
 800282e:	2200      	movs	r2, #0
 8002830:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002832:	4b14      	ldr	r3, [pc, #80]	; (8002884 <MX_I2C2_Init+0x74>)
 8002834:	2200      	movs	r2, #0
 8002836:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002838:	4b12      	ldr	r3, [pc, #72]	; (8002884 <MX_I2C2_Init+0x74>)
 800283a:	2200      	movs	r2, #0
 800283c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800283e:	4b11      	ldr	r3, [pc, #68]	; (8002884 <MX_I2C2_Init+0x74>)
 8002840:	2200      	movs	r2, #0
 8002842:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002844:	4b0f      	ldr	r3, [pc, #60]	; (8002884 <MX_I2C2_Init+0x74>)
 8002846:	2200      	movs	r2, #0
 8002848:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800284a:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <MX_I2C2_Init+0x74>)
 800284c:	0018      	movs	r0, r3
 800284e:	f002 fa7b 	bl	8004d48 <HAL_I2C_Init>
 8002852:	1e03      	subs	r3, r0, #0
 8002854:	d001      	beq.n	800285a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002856:	f000 f98f 	bl	8002b78 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800285a:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <MX_I2C2_Init+0x74>)
 800285c:	2100      	movs	r1, #0
 800285e:	0018      	movs	r0, r3
 8002860:	f002 fb08 	bl	8004e74 <HAL_I2CEx_ConfigAnalogFilter>
 8002864:	1e03      	subs	r3, r0, #0
 8002866:	d001      	beq.n	800286c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002868:	f000 f986 	bl	8002b78 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800286c:	4b05      	ldr	r3, [pc, #20]	; (8002884 <MX_I2C2_Init+0x74>)
 800286e:	2100      	movs	r1, #0
 8002870:	0018      	movs	r0, r3
 8002872:	f002 fb4b 	bl	8004f0c <HAL_I2CEx_ConfigDigitalFilter>
 8002876:	1e03      	subs	r3, r0, #0
 8002878:	d001      	beq.n	800287e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800287a:	f000 f97d 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	200000d0 	.word	0x200000d0
 8002888:	40005800 	.word	0x40005800
 800288c:	00303d5b 	.word	0x00303d5b

08002890 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002894:	4b15      	ldr	r3, [pc, #84]	; (80028ec <MX_SPI1_Init+0x5c>)
 8002896:	4a16      	ldr	r2, [pc, #88]	; (80028f0 <MX_SPI1_Init+0x60>)
 8002898:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800289a:	4b14      	ldr	r3, [pc, #80]	; (80028ec <MX_SPI1_Init+0x5c>)
 800289c:	2200      	movs	r2, #0
 800289e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028a0:	4b12      	ldr	r3, [pc, #72]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028a6:	4b11      	ldr	r3, [pc, #68]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028ac:	4b0f      	ldr	r3, [pc, #60]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028b2:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80028b8:	4b0c      	ldr	r3, [pc, #48]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028be:	4b0b      	ldr	r3, [pc, #44]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028c4:	4b09      	ldr	r3, [pc, #36]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028ca:	4b08      	ldr	r3, [pc, #32]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80028d0:	4b06      	ldr	r3, [pc, #24]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028d2:	2207      	movs	r2, #7
 80028d4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028d6:	4b05      	ldr	r3, [pc, #20]	; (80028ec <MX_SPI1_Init+0x5c>)
 80028d8:	0018      	movs	r0, r3
 80028da:	f003 fa47 	bl	8005d6c <HAL_SPI_Init>
 80028de:	1e03      	subs	r3, r0, #0
 80028e0:	d001      	beq.n	80028e6 <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 80028e2:	f000 f949 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	200001f0 	.word	0x200001f0
 80028f0:	40013000 	.word	0x40013000

080028f4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80028f8:	4b18      	ldr	r3, [pc, #96]	; (800295c <MX_SPI2_Init+0x68>)
 80028fa:	4a19      	ldr	r2, [pc, #100]	; (8002960 <MX_SPI2_Init+0x6c>)
 80028fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80028fe:	4b17      	ldr	r3, [pc, #92]	; (800295c <MX_SPI2_Init+0x68>)
 8002900:	2282      	movs	r2, #130	; 0x82
 8002902:	0052      	lsls	r2, r2, #1
 8002904:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002906:	4b15      	ldr	r3, [pc, #84]	; (800295c <MX_SPI2_Init+0x68>)
 8002908:	2200      	movs	r2, #0
 800290a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800290c:	4b13      	ldr	r3, [pc, #76]	; (800295c <MX_SPI2_Init+0x68>)
 800290e:	2200      	movs	r2, #0
 8002910:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002912:	4b12      	ldr	r3, [pc, #72]	; (800295c <MX_SPI2_Init+0x68>)
 8002914:	2200      	movs	r2, #0
 8002916:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002918:	4b10      	ldr	r3, [pc, #64]	; (800295c <MX_SPI2_Init+0x68>)
 800291a:	2200      	movs	r2, #0
 800291c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800291e:	4b0f      	ldr	r3, [pc, #60]	; (800295c <MX_SPI2_Init+0x68>)
 8002920:	2280      	movs	r2, #128	; 0x80
 8002922:	02d2      	lsls	r2, r2, #11
 8002924:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002926:	4b0d      	ldr	r3, [pc, #52]	; (800295c <MX_SPI2_Init+0x68>)
 8002928:	2200      	movs	r2, #0
 800292a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800292c:	4b0b      	ldr	r3, [pc, #44]	; (800295c <MX_SPI2_Init+0x68>)
 800292e:	2200      	movs	r2, #0
 8002930:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002932:	4b0a      	ldr	r3, [pc, #40]	; (800295c <MX_SPI2_Init+0x68>)
 8002934:	2200      	movs	r2, #0
 8002936:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002938:	4b08      	ldr	r3, [pc, #32]	; (800295c <MX_SPI2_Init+0x68>)
 800293a:	2200      	movs	r2, #0
 800293c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800293e:	4b07      	ldr	r3, [pc, #28]	; (800295c <MX_SPI2_Init+0x68>)
 8002940:	2207      	movs	r2, #7
 8002942:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002944:	4b05      	ldr	r3, [pc, #20]	; (800295c <MX_SPI2_Init+0x68>)
 8002946:	0018      	movs	r0, r3
 8002948:	f003 fa10 	bl	8005d6c <HAL_SPI_Init>
 800294c:	1e03      	subs	r3, r0, #0
 800294e:	d001      	beq.n	8002954 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002950:	f000 f912 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002954:	46c0      	nop			; (mov r8, r8)
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	2000002c 	.word	0x2000002c
 8002960:	40003800 	.word	0x40003800

08002964 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002968:	4b14      	ldr	r3, [pc, #80]	; (80029bc <MX_USART1_UART_Init+0x58>)
 800296a:	4a15      	ldr	r2, [pc, #84]	; (80029c0 <MX_USART1_UART_Init+0x5c>)
 800296c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800296e:	4b13      	ldr	r3, [pc, #76]	; (80029bc <MX_USART1_UART_Init+0x58>)
 8002970:	22e1      	movs	r2, #225	; 0xe1
 8002972:	0252      	lsls	r2, r2, #9
 8002974:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002976:	4b11      	ldr	r3, [pc, #68]	; (80029bc <MX_USART1_UART_Init+0x58>)
 8002978:	2200      	movs	r2, #0
 800297a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800297c:	4b0f      	ldr	r3, [pc, #60]	; (80029bc <MX_USART1_UART_Init+0x58>)
 800297e:	2200      	movs	r2, #0
 8002980:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002982:	4b0e      	ldr	r3, [pc, #56]	; (80029bc <MX_USART1_UART_Init+0x58>)
 8002984:	2200      	movs	r2, #0
 8002986:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002988:	4b0c      	ldr	r3, [pc, #48]	; (80029bc <MX_USART1_UART_Init+0x58>)
 800298a:	220c      	movs	r2, #12
 800298c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800298e:	4b0b      	ldr	r3, [pc, #44]	; (80029bc <MX_USART1_UART_Init+0x58>)
 8002990:	2200      	movs	r2, #0
 8002992:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002994:	4b09      	ldr	r3, [pc, #36]	; (80029bc <MX_USART1_UART_Init+0x58>)
 8002996:	2200      	movs	r2, #0
 8002998:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800299a:	4b08      	ldr	r3, [pc, #32]	; (80029bc <MX_USART1_UART_Init+0x58>)
 800299c:	2200      	movs	r2, #0
 800299e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029a0:	4b06      	ldr	r3, [pc, #24]	; (80029bc <MX_USART1_UART_Init+0x58>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029a6:	4b05      	ldr	r3, [pc, #20]	; (80029bc <MX_USART1_UART_Init+0x58>)
 80029a8:	0018      	movs	r0, r3
 80029aa:	f003 fa73 	bl	8005e94 <HAL_UART_Init>
 80029ae:	1e03      	subs	r3, r0, #0
 80029b0:	d001      	beq.n	80029b6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80029b2:	f000 f8e1 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029b6:	46c0      	nop			; (mov r8, r8)
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	2000011c 	.word	0x2000011c
 80029c0:	40013800 	.word	0x40013800

080029c4 <MX_USART2_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_Init(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  husart2.Instance = USART2;
 80029c8:	4b13      	ldr	r3, [pc, #76]	; (8002a18 <MX_USART2_Init+0x54>)
 80029ca:	4a14      	ldr	r2, [pc, #80]	; (8002a1c <MX_USART2_Init+0x58>)
 80029cc:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 115200;
 80029ce:	4b12      	ldr	r3, [pc, #72]	; (8002a18 <MX_USART2_Init+0x54>)
 80029d0:	22e1      	movs	r2, #225	; 0xe1
 80029d2:	0252      	lsls	r2, r2, #9
 80029d4:	605a      	str	r2, [r3, #4]
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 80029d6:	4b10      	ldr	r3, [pc, #64]	; (8002a18 <MX_USART2_Init+0x54>)
 80029d8:	2200      	movs	r2, #0
 80029da:	609a      	str	r2, [r3, #8]
  husart2.Init.StopBits = USART_STOPBITS_1;
 80029dc:	4b0e      	ldr	r3, [pc, #56]	; (8002a18 <MX_USART2_Init+0x54>)
 80029de:	2200      	movs	r2, #0
 80029e0:	60da      	str	r2, [r3, #12]
  husart2.Init.Parity = USART_PARITY_NONE;
 80029e2:	4b0d      	ldr	r3, [pc, #52]	; (8002a18 <MX_USART2_Init+0x54>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	611a      	str	r2, [r3, #16]
  husart2.Init.Mode = USART_MODE_TX_RX;
 80029e8:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <MX_USART2_Init+0x54>)
 80029ea:	220c      	movs	r2, #12
 80029ec:	615a      	str	r2, [r3, #20]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 80029ee:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <MX_USART2_Init+0x54>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	619a      	str	r2, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 80029f4:	4b08      	ldr	r3, [pc, #32]	; (8002a18 <MX_USART2_Init+0x54>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	61da      	str	r2, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 80029fa:	4b07      	ldr	r3, [pc, #28]	; (8002a18 <MX_USART2_Init+0x54>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 8002a00:	4b05      	ldr	r3, [pc, #20]	; (8002a18 <MX_USART2_Init+0x54>)
 8002a02:	0018      	movs	r0, r3
 8002a04:	f003 ffc0 	bl	8006988 <HAL_USART_Init>
 8002a08:	1e03      	subs	r3, r0, #0
 8002a0a:	d001      	beq.n	8002a10 <MX_USART2_Init+0x4c>
  {
    Error_Handler();
 8002a0c:	f000 f8b4 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a10:	46c0      	nop			; (mov r8, r8)
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	46c0      	nop			; (mov r8, r8)
 8002a18:	200001a0 	.word	0x200001a0
 8002a1c:	40004400 	.word	0x40004400

08002a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a20:	b590      	push	{r4, r7, lr}
 8002a22:	b08b      	sub	sp, #44	; 0x2c
 8002a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a26:	2414      	movs	r4, #20
 8002a28:	193b      	adds	r3, r7, r4
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	2314      	movs	r3, #20
 8002a2e:	001a      	movs	r2, r3
 8002a30:	2100      	movs	r1, #0
 8002a32:	f004 fa07 	bl	8006e44 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a36:	4b4c      	ldr	r3, [pc, #304]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a3a:	4b4b      	ldr	r3, [pc, #300]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a3c:	2104      	movs	r1, #4
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a42:	4b49      	ldr	r3, [pc, #292]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a46:	2204      	movs	r2, #4
 8002a48:	4013      	ands	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
 8002a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a4e:	4b46      	ldr	r3, [pc, #280]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a52:	4b45      	ldr	r3, [pc, #276]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a54:	2180      	movs	r1, #128	; 0x80
 8002a56:	430a      	orrs	r2, r1
 8002a58:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a5a:	4b43      	ldr	r3, [pc, #268]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5e:	2280      	movs	r2, #128	; 0x80
 8002a60:	4013      	ands	r3, r2
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a66:	4b40      	ldr	r3, [pc, #256]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a6a:	4b3f      	ldr	r3, [pc, #252]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a6c:	2101      	movs	r1, #1
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a72:	4b3d      	ldr	r3, [pc, #244]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a76:	2201      	movs	r2, #1
 8002a78:	4013      	ands	r3, r2
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a7e:	4b3a      	ldr	r3, [pc, #232]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a82:	4b39      	ldr	r3, [pc, #228]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a84:	2102      	movs	r1, #2
 8002a86:	430a      	orrs	r2, r1
 8002a88:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a8a:	4b37      	ldr	r3, [pc, #220]	; (8002b68 <MX_GPIO_Init+0x148>)
 8002a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a8e:	2202      	movs	r2, #2
 8002a90:	4013      	ands	r3, r2
 8002a92:	607b      	str	r3, [r7, #4]
 8002a94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, USART2_CS1_Pin|USART2_CS2_Pin|WP__Pin, GPIO_PIN_RESET);
 8002a96:	4935      	ldr	r1, [pc, #212]	; (8002b6c <MX_GPIO_Init+0x14c>)
 8002a98:	23a0      	movs	r3, #160	; 0xa0
 8002a9a:	05db      	lsls	r3, r3, #23
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f002 f934 	bl	8004d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TEST_OUT1_Pin|CAM_EN_Pin, GPIO_PIN_RESET);
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	33ff      	adds	r3, #255	; 0xff
 8002aa8:	4831      	ldr	r0, [pc, #196]	; (8002b70 <MX_GPIO_Init+0x150>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	0019      	movs	r1, r3
 8002aae:	f002 f92d 	bl	8004d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TEST_IN2_Pin */
  GPIO_InitStruct.Pin = TEST_IN2_Pin;
 8002ab2:	193b      	adds	r3, r7, r4
 8002ab4:	2280      	movs	r2, #128	; 0x80
 8002ab6:	0192      	lsls	r2, r2, #6
 8002ab8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002aba:	193b      	adds	r3, r7, r4
 8002abc:	2200      	movs	r2, #0
 8002abe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac0:	193b      	adds	r3, r7, r4
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TEST_IN2_GPIO_Port, &GPIO_InitStruct);
 8002ac6:	193b      	adds	r3, r7, r4
 8002ac8:	4a2a      	ldr	r2, [pc, #168]	; (8002b74 <MX_GPIO_Init+0x154>)
 8002aca:	0019      	movs	r1, r3
 8002acc:	0010      	movs	r0, r2
 8002ace:	f001 ff9f 	bl	8004a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART2_CS1_Pin USART2_CS2_Pin WP__Pin */
  GPIO_InitStruct.Pin = USART2_CS1_Pin|USART2_CS2_Pin|WP__Pin;
 8002ad2:	193b      	adds	r3, r7, r4
 8002ad4:	4a25      	ldr	r2, [pc, #148]	; (8002b6c <MX_GPIO_Init+0x14c>)
 8002ad6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ad8:	193b      	adds	r3, r7, r4
 8002ada:	2201      	movs	r2, #1
 8002adc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ade:	193b      	adds	r3, r7, r4
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae4:	193b      	adds	r3, r7, r4
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aea:	193a      	adds	r2, r7, r4
 8002aec:	23a0      	movs	r3, #160	; 0xa0
 8002aee:	05db      	lsls	r3, r3, #23
 8002af0:	0011      	movs	r1, r2
 8002af2:	0018      	movs	r0, r3
 8002af4:	f001 ff8c 	bl	8004a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : TEST_OUT1_Pin CAM_EN_Pin */
  GPIO_InitStruct.Pin = TEST_OUT1_Pin|CAM_EN_Pin;
 8002af8:	0021      	movs	r1, r4
 8002afa:	187b      	adds	r3, r7, r1
 8002afc:	2202      	movs	r2, #2
 8002afe:	32ff      	adds	r2, #255	; 0xff
 8002b00:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b02:	000c      	movs	r4, r1
 8002b04:	193b      	adds	r3, r7, r4
 8002b06:	2201      	movs	r2, #1
 8002b08:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	193b      	adds	r3, r7, r4
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b10:	193b      	adds	r3, r7, r4
 8002b12:	2200      	movs	r2, #0
 8002b14:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b16:	193b      	adds	r3, r7, r4
 8002b18:	4a15      	ldr	r2, [pc, #84]	; (8002b70 <MX_GPIO_Init+0x150>)
 8002b1a:	0019      	movs	r1, r3
 8002b1c:	0010      	movs	r0, r2
 8002b1e:	f001 ff77 	bl	8004a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_OUT2_Pin */
  GPIO_InitStruct.Pin = TEST_OUT2_Pin;
 8002b22:	193b      	adds	r3, r7, r4
 8002b24:	2202      	movs	r2, #2
 8002b26:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b28:	193b      	adds	r3, r7, r4
 8002b2a:	2203      	movs	r2, #3
 8002b2c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2e:	193b      	adds	r3, r7, r4
 8002b30:	2200      	movs	r2, #0
 8002b32:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TEST_OUT2_GPIO_Port, &GPIO_InitStruct);
 8002b34:	193b      	adds	r3, r7, r4
 8002b36:	4a0e      	ldr	r2, [pc, #56]	; (8002b70 <MX_GPIO_Init+0x150>)
 8002b38:	0019      	movs	r1, r3
 8002b3a:	0010      	movs	r0, r2
 8002b3c:	f001 ff68 	bl	8004a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_IN1_Pin */
  GPIO_InitStruct.Pin = TEST_IN1_Pin;
 8002b40:	0021      	movs	r1, r4
 8002b42:	187b      	adds	r3, r7, r1
 8002b44:	2204      	movs	r2, #4
 8002b46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b48:	187b      	adds	r3, r7, r1
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4e:	187b      	adds	r3, r7, r1
 8002b50:	2200      	movs	r2, #0
 8002b52:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TEST_IN1_GPIO_Port, &GPIO_InitStruct);
 8002b54:	187b      	adds	r3, r7, r1
 8002b56:	4a06      	ldr	r2, [pc, #24]	; (8002b70 <MX_GPIO_Init+0x150>)
 8002b58:	0019      	movs	r1, r3
 8002b5a:	0010      	movs	r0, r2
 8002b5c:	f001 ff58 	bl	8004a10 <HAL_GPIO_Init>

}
 8002b60:	46c0      	nop			; (mov r8, r8)
 8002b62:	46bd      	mov	sp, r7
 8002b64:	b00b      	add	sp, #44	; 0x2c
 8002b66:	bd90      	pop	{r4, r7, pc}
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	00000803 	.word	0x00000803
 8002b70:	50000400 	.word	0x50000400
 8002b74:	50000800 	.word	0x50000800

08002b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b7c:	b672      	cpsid	i
}
 8002b7e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b80:	e7fe      	b.n	8002b80 <Error_Handler+0x8>
	...

08002b84 <__putchar>:

extern UART_HandleTypeDef huart1;

static char outchar;

void __putchar(char character) {
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	0002      	movs	r2, r0
 8002b8c:	1dfb      	adds	r3, r7, #7
 8002b8e:	701a      	strb	r2, [r3, #0]
	outchar=character;
 8002b90:	4b06      	ldr	r3, [pc, #24]	; (8002bac <__putchar+0x28>)
 8002b92:	1dfa      	adds	r2, r7, #7
 8002b94:	7812      	ldrb	r2, [r2, #0]
 8002b96:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, &outchar, 1, 0xFFFF);
 8002b98:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <__putchar+0x2c>)
 8002b9a:	4904      	ldr	r1, [pc, #16]	; (8002bac <__putchar+0x28>)
 8002b9c:	4805      	ldr	r0, [pc, #20]	; (8002bb4 <__putchar+0x30>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f003 f9cc 	bl	8005f3c <HAL_UART_Transmit>
}
 8002ba4:	46c0      	nop			; (mov r8, r8)
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	b002      	add	sp, #8
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	20000028 	.word	0x20000028
 8002bb0:	0000ffff 	.word	0x0000ffff
 8002bb4:	2000011c 	.word	0x2000011c

08002bb8 <_out_null>:
        ((char *)buffer)[idx] = character;
    }
}

// internal null output
static inline void _out_null(char character, void *buffer, size_t idx, size_t maxlen) {
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60b9      	str	r1, [r7, #8]
 8002bc0:	607a      	str	r2, [r7, #4]
 8002bc2:	603b      	str	r3, [r7, #0]
 8002bc4:	230f      	movs	r3, #15
 8002bc6:	18fb      	adds	r3, r7, r3
 8002bc8:	1c02      	adds	r2, r0, #0
 8002bca:	701a      	strb	r2, [r3, #0]
    (void)character;
    (void)buffer;
    (void)idx;
    (void)maxlen;
}
 8002bcc:	46c0      	nop			; (mov r8, r8)
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	b004      	add	sp, #16
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <_out_char>:

// internal _putchar wrapper
static inline void _out_char(char character, void *buffer, size_t idx, size_t maxlen) {
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60b9      	str	r1, [r7, #8]
 8002bdc:	607a      	str	r2, [r7, #4]
 8002bde:	603b      	str	r3, [r7, #0]
 8002be0:	210f      	movs	r1, #15
 8002be2:	187b      	adds	r3, r7, r1
 8002be4:	1c02      	adds	r2, r0, #0
 8002be6:	701a      	strb	r2, [r3, #0]
    (void)buffer;
    (void)idx;
    (void)maxlen;
    if (character) {
 8002be8:	000a      	movs	r2, r1
 8002bea:	18bb      	adds	r3, r7, r2
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d004      	beq.n	8002bfc <_out_char+0x28>
        __putchar(character);
 8002bf2:	18bb      	adds	r3, r7, r2
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	f7ff ffc4 	bl	8002b84 <__putchar>
    }
}
 8002bfc:	46c0      	nop			; (mov r8, r8)
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	b004      	add	sp, #16
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <_strnlen_s>:
    }
}

// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char *str, size_t maxsize) {
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
    const char *s;
    for (s = str; *s && maxsize--; ++s)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	60fb      	str	r3, [r7, #12]
 8002c12:	e002      	b.n	8002c1a <_strnlen_s+0x16>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	3301      	adds	r3, #1
 8002c18:	60fb      	str	r3, [r7, #12]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d004      	beq.n	8002c2c <_strnlen_s+0x28>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	1e5a      	subs	r2, r3, #1
 8002c26:	603a      	str	r2, [r7, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d1f3      	bne.n	8002c14 <_strnlen_s+0x10>
        ;
    return (unsigned int)(s - str);
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	1ad3      	subs	r3, r2, r3
}
 8002c32:	0018      	movs	r0, r3
 8002c34:	46bd      	mov	sp, r7
 8002c36:	b004      	add	sp, #16
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <_is_digit>:

// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch) { return (ch >= '0') && (ch <= '9'); }
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b082      	sub	sp, #8
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	0002      	movs	r2, r0
 8002c42:	1dfb      	adds	r3, r7, #7
 8002c44:	701a      	strb	r2, [r3, #0]
 8002c46:	1dfb      	adds	r3, r7, #7
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b2f      	cmp	r3, #47	; 0x2f
 8002c4c:	d905      	bls.n	8002c5a <_is_digit+0x20>
 8002c4e:	1dfb      	adds	r3, r7, #7
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	2b39      	cmp	r3, #57	; 0x39
 8002c54:	d801      	bhi.n	8002c5a <_is_digit+0x20>
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <_is_digit+0x22>
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	1c1a      	adds	r2, r3, #0
 8002c5e:	2301      	movs	r3, #1
 8002c60:	4013      	ands	r3, r2
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	0018      	movs	r0, r3
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b002      	add	sp, #8
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <_atoi>:

// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char **str) {
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
    unsigned int i = 0U;
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]
    while (_is_digit(**str)) {
 8002c78:	e00e      	b.n	8002c98 <_atoi+0x2c>
        i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	0013      	movs	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	189b      	adds	r3, r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	0018      	movs	r0, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	1c59      	adds	r1, r3, #1
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6011      	str	r1, [r2, #0]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	18c3      	adds	r3, r0, r3
 8002c94:	3b30      	subs	r3, #48	; 0x30
 8002c96:	60fb      	str	r3, [r7, #12]
    while (_is_digit(**str)) {
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f7ff ffcb 	bl	8002c3a <_is_digit>
 8002ca4:	1e03      	subs	r3, r0, #0
 8002ca6:	d1e8      	bne.n	8002c7a <_atoi+0xe>
    }
    return i;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
}
 8002caa:	0018      	movs	r0, r3
 8002cac:	46bd      	mov	sp, r7
 8002cae:	b004      	add	sp, #16
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <_out_rev>:

// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char *buffer, size_t idx, size_t maxlen, const char *buf, size_t len,
                       unsigned int width, unsigned int flags) {
 8002cb2:	b590      	push	{r4, r7, lr}
 8002cb4:	b087      	sub	sp, #28
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	60f8      	str	r0, [r7, #12]
 8002cba:	60b9      	str	r1, [r7, #8]
 8002cbc:	607a      	str	r2, [r7, #4]
 8002cbe:	603b      	str	r3, [r7, #0]
    const size_t start_idx = idx;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	613b      	str	r3, [r7, #16]

    // pad spaces up to given width
    if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8002cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	4013      	ands	r3, r2
 8002cca:	d124      	bne.n	8002d16 <_out_rev+0x64>
 8002ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cce:	2201      	movs	r2, #1
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	d120      	bne.n	8002d16 <_out_rev+0x64>
        size_t i;
        for (i = len; i < width; i++) {
 8002cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd6:	617b      	str	r3, [r7, #20]
 8002cd8:	e00a      	b.n	8002cf0 <_out_rev+0x3e>
            out(' ', buffer, idx++, maxlen);
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	1c53      	adds	r3, r2, #1
 8002cde:	607b      	str	r3, [r7, #4]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	68b9      	ldr	r1, [r7, #8]
 8002ce4:	68fc      	ldr	r4, [r7, #12]
 8002ce6:	2020      	movs	r0, #32
 8002ce8:	47a0      	blx	r4
        for (i = len; i < width; i++) {
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	3301      	adds	r3, #1
 8002cee:	617b      	str	r3, [r7, #20]
 8002cf0:	697a      	ldr	r2, [r7, #20]
 8002cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d3f0      	bcc.n	8002cda <_out_rev+0x28>
        }
    }

    // reverse string
    while (len) {
 8002cf8:	e00d      	b.n	8002d16 <_out_rev+0x64>
        out(buf[--len], buffer, idx++, maxlen);
 8002cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d04:	18d3      	adds	r3, r2, r3
 8002d06:	7818      	ldrb	r0, [r3, #0]
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	1c53      	adds	r3, r2, #1
 8002d0c:	607b      	str	r3, [r7, #4]
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	68b9      	ldr	r1, [r7, #8]
 8002d12:	68fc      	ldr	r4, [r7, #12]
 8002d14:	47a0      	blx	r4
    while (len) {
 8002d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1ee      	bne.n	8002cfa <_out_rev+0x48>
    }

    // append pad spaces up to given width
    if (flags & FLAGS_LEFT) {
 8002d1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d1e:	2202      	movs	r2, #2
 8002d20:	4013      	ands	r3, r2
 8002d22:	d00e      	beq.n	8002d42 <_out_rev+0x90>
        while (idx - start_idx < width) {
 8002d24:	e007      	b.n	8002d36 <_out_rev+0x84>
            out(' ', buffer, idx++, maxlen);
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	1c53      	adds	r3, r2, #1
 8002d2a:	607b      	str	r3, [r7, #4]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	68b9      	ldr	r1, [r7, #8]
 8002d30:	68fc      	ldr	r4, [r7, #12]
 8002d32:	2020      	movs	r0, #32
 8002d34:	47a0      	blx	r4
        while (idx - start_idx < width) {
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d8f1      	bhi.n	8002d26 <_out_rev+0x74>
        }
    }

    return idx;
 8002d42:	687b      	ldr	r3, [r7, #4]
}
 8002d44:	0018      	movs	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	b007      	add	sp, #28
 8002d4a:	bd90      	pop	{r4, r7, pc}

08002d4c <_ntoa_format>:

// internal itoa format
static size_t _ntoa_format(out_fct_type out, char *buffer, size_t idx, size_t maxlen, char *buf, size_t len,
                           bool negative, unsigned int base, unsigned int prec, unsigned int width,
                           unsigned int flags) {
 8002d4c:	b590      	push	{r4, r7, lr}
 8002d4e:	b089      	sub	sp, #36	; 0x24
 8002d50:	af04      	add	r7, sp, #16
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
 8002d58:	603b      	str	r3, [r7, #0]
    // pad leading zeros
    if (!(flags & FLAGS_LEFT)) {
 8002d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d134      	bne.n	8002dcc <_ntoa_format+0x80>
        if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002d62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d017      	beq.n	8002d98 <_ntoa_format+0x4c>
 8002d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	d013      	beq.n	8002d98 <_ntoa_format+0x4c>
 8002d70:	2328      	movs	r3, #40	; 0x28
 8002d72:	18fb      	adds	r3, r7, r3
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d103      	bne.n	8002d82 <_ntoa_format+0x36>
 8002d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d7c:	220c      	movs	r2, #12
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d00a      	beq.n	8002d98 <_ntoa_format+0x4c>
            width--;
 8002d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d84:	3b01      	subs	r3, #1
 8002d86:	637b      	str	r3, [r7, #52]	; 0x34
        }
        while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002d88:	e006      	b.n	8002d98 <_ntoa_format+0x4c>
            buf[len++] = '0';
 8002d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8c:	1c5a      	adds	r2, r3, #1
 8002d8e:	627a      	str	r2, [r7, #36]	; 0x24
 8002d90:	6a3a      	ldr	r2, [r7, #32]
 8002d92:	18d3      	adds	r3, r2, r3
 8002d94:	2230      	movs	r2, #48	; 0x30
 8002d96:	701a      	strb	r2, [r3, #0]
        while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002d98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d20a      	bcs.n	8002db6 <_ntoa_format+0x6a>
 8002da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da2:	2b1f      	cmp	r3, #31
 8002da4:	d9f1      	bls.n	8002d8a <_ntoa_format+0x3e>
        }
        while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002da6:	e006      	b.n	8002db6 <_ntoa_format+0x6a>
            buf[len++] = '0';
 8002da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002daa:	1c5a      	adds	r2, r3, #1
 8002dac:	627a      	str	r2, [r7, #36]	; 0x24
 8002dae:	6a3a      	ldr	r2, [r7, #32]
 8002db0:	18d3      	adds	r3, r2, r3
 8002db2:	2230      	movs	r2, #48	; 0x30
 8002db4:	701a      	strb	r2, [r3, #0]
        while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db8:	2201      	movs	r2, #1
 8002dba:	4013      	ands	r3, r2
 8002dbc:	d006      	beq.n	8002dcc <_ntoa_format+0x80>
 8002dbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d202      	bcs.n	8002dcc <_ntoa_format+0x80>
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	2b1f      	cmp	r3, #31
 8002dca:	d9ed      	bls.n	8002da8 <_ntoa_format+0x5c>
        }
    }

    // handle hash
    if (flags & FLAGS_HASH) {
 8002dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dce:	2210      	movs	r2, #16
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	d056      	beq.n	8002e82 <_ntoa_format+0x136>
        if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8002dd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002dd6:	2380      	movs	r3, #128	; 0x80
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d116      	bne.n	8002e0c <_ntoa_format+0xc0>
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d013      	beq.n	8002e0c <_ntoa_format+0xc0>
 8002de4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d003      	beq.n	8002df4 <_ntoa_format+0xa8>
 8002dec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d10b      	bne.n	8002e0c <_ntoa_format+0xc0>
            len--;
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	3b01      	subs	r3, #1
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
            if (len && (base == 16U)) {
 8002dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <_ntoa_format+0xc0>
 8002e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e02:	2b10      	cmp	r3, #16
 8002e04:	d102      	bne.n	8002e0c <_ntoa_format+0xc0>
                len--;
 8002e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	627b      	str	r3, [r7, #36]	; 0x24
            }
        }
        if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e0e:	2b10      	cmp	r3, #16
 8002e10:	d10e      	bne.n	8002e30 <_ntoa_format+0xe4>
 8002e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e14:	2220      	movs	r2, #32
 8002e16:	4013      	ands	r3, r2
 8002e18:	d10a      	bne.n	8002e30 <_ntoa_format+0xe4>
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1c:	2b1f      	cmp	r3, #31
 8002e1e:	d807      	bhi.n	8002e30 <_ntoa_format+0xe4>
            buf[len++] = 'x';
 8002e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e22:	1c5a      	adds	r2, r3, #1
 8002e24:	627a      	str	r2, [r7, #36]	; 0x24
 8002e26:	6a3a      	ldr	r2, [r7, #32]
 8002e28:	18d3      	adds	r3, r2, r3
 8002e2a:	2278      	movs	r2, #120	; 0x78
 8002e2c:	701a      	strb	r2, [r3, #0]
 8002e2e:	e01e      	b.n	8002e6e <_ntoa_format+0x122>
        } else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e32:	2b10      	cmp	r3, #16
 8002e34:	d10e      	bne.n	8002e54 <_ntoa_format+0x108>
 8002e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e38:	2220      	movs	r2, #32
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d00a      	beq.n	8002e54 <_ntoa_format+0x108>
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e40:	2b1f      	cmp	r3, #31
 8002e42:	d807      	bhi.n	8002e54 <_ntoa_format+0x108>
            buf[len++] = 'X';
 8002e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e46:	1c5a      	adds	r2, r3, #1
 8002e48:	627a      	str	r2, [r7, #36]	; 0x24
 8002e4a:	6a3a      	ldr	r2, [r7, #32]
 8002e4c:	18d3      	adds	r3, r2, r3
 8002e4e:	2258      	movs	r2, #88	; 0x58
 8002e50:	701a      	strb	r2, [r3, #0]
 8002e52:	e00c      	b.n	8002e6e <_ntoa_format+0x122>
        } else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d109      	bne.n	8002e6e <_ntoa_format+0x122>
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5c:	2b1f      	cmp	r3, #31
 8002e5e:	d806      	bhi.n	8002e6e <_ntoa_format+0x122>
            buf[len++] = 'b';
 8002e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e62:	1c5a      	adds	r2, r3, #1
 8002e64:	627a      	str	r2, [r7, #36]	; 0x24
 8002e66:	6a3a      	ldr	r2, [r7, #32]
 8002e68:	18d3      	adds	r3, r2, r3
 8002e6a:	2262      	movs	r2, #98	; 0x62
 8002e6c:	701a      	strb	r2, [r3, #0]
        }
        if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	2b1f      	cmp	r3, #31
 8002e72:	d806      	bhi.n	8002e82 <_ntoa_format+0x136>
            buf[len++] = '0';
 8002e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e76:	1c5a      	adds	r2, r3, #1
 8002e78:	627a      	str	r2, [r7, #36]	; 0x24
 8002e7a:	6a3a      	ldr	r2, [r7, #32]
 8002e7c:	18d3      	adds	r3, r2, r3
 8002e7e:	2230      	movs	r2, #48	; 0x30
 8002e80:	701a      	strb	r2, [r3, #0]
        }
    }

    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e84:	2b1f      	cmp	r3, #31
 8002e86:	d823      	bhi.n	8002ed0 <_ntoa_format+0x184>
        if (negative) {
 8002e88:	2328      	movs	r3, #40	; 0x28
 8002e8a:	18fb      	adds	r3, r7, r3
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d007      	beq.n	8002ea2 <_ntoa_format+0x156>
            buf[len++] = '-';
 8002e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	627a      	str	r2, [r7, #36]	; 0x24
 8002e98:	6a3a      	ldr	r2, [r7, #32]
 8002e9a:	18d3      	adds	r3, r2, r3
 8002e9c:	222d      	movs	r2, #45	; 0x2d
 8002e9e:	701a      	strb	r2, [r3, #0]
 8002ea0:	e016      	b.n	8002ed0 <_ntoa_format+0x184>
        } else if (flags & FLAGS_PLUS) {
 8002ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea4:	2204      	movs	r2, #4
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d007      	beq.n	8002eba <_ntoa_format+0x16e>
            buf[len++] = '+'; // ignore the space if the '+' exists
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eac:	1c5a      	adds	r2, r3, #1
 8002eae:	627a      	str	r2, [r7, #36]	; 0x24
 8002eb0:	6a3a      	ldr	r2, [r7, #32]
 8002eb2:	18d3      	adds	r3, r2, r3
 8002eb4:	222b      	movs	r2, #43	; 0x2b
 8002eb6:	701a      	strb	r2, [r3, #0]
 8002eb8:	e00a      	b.n	8002ed0 <_ntoa_format+0x184>
        } else if (flags & FLAGS_SPACE) {
 8002eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ebc:	2208      	movs	r2, #8
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d006      	beq.n	8002ed0 <_ntoa_format+0x184>
            buf[len++] = ' ';
 8002ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec4:	1c5a      	adds	r2, r3, #1
 8002ec6:	627a      	str	r2, [r7, #36]	; 0x24
 8002ec8:	6a3a      	ldr	r2, [r7, #32]
 8002eca:	18d3      	adds	r3, r2, r3
 8002ecc:	2220      	movs	r2, #32
 8002ece:	701a      	strb	r2, [r3, #0]
        }
    }

    return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8002ed0:	683c      	ldr	r4, [r7, #0]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	68b9      	ldr	r1, [r7, #8]
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eda:	9303      	str	r3, [sp, #12]
 8002edc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ede:	9302      	str	r3, [sp, #8]
 8002ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee2:	9301      	str	r3, [sp, #4]
 8002ee4:	6a3b      	ldr	r3, [r7, #32]
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	0023      	movs	r3, r4
 8002eea:	f7ff fee2 	bl	8002cb2 <_out_rev>
 8002eee:	0003      	movs	r3, r0
}
 8002ef0:	0018      	movs	r0, r3
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	b005      	add	sp, #20
 8002ef6:	bd90      	pop	{r4, r7, pc}

08002ef8 <_ntoa_long>:

// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char *buffer, size_t idx, size_t maxlen, unsigned long value,
                         bool negative, unsigned long base, unsigned int prec, unsigned int width,
                         unsigned int flags) {
 8002ef8:	b590      	push	{r4, r7, lr}
 8002efa:	b097      	sub	sp, #92	; 0x5c
 8002efc:	af08      	add	r7, sp, #32
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
 8002f04:	603b      	str	r3, [r7, #0]
    char buf[PRINTF_NTOA_BUFFER_SIZE];
    size_t len = 0U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	637b      	str	r3, [r7, #52]	; 0x34

    // no hash for 0 values
    if (!value) {
 8002f0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d103      	bne.n	8002f18 <_ntoa_long+0x20>
        flags &= ~FLAGS_HASH;
 8002f10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f12:	2210      	movs	r2, #16
 8002f14:	4393      	bics	r3, r2
 8002f16:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    // write if precision != 0 and value is != 0
    if (!(flags & FLAGS_PRECISION) || value) {
 8002f18:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002f1a:	2380      	movs	r3, #128	; 0x80
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d002      	beq.n	8002f28 <_ntoa_long+0x30>
 8002f22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d033      	beq.n	8002f90 <_ntoa_long+0x98>
        do {
            const char digit = (char)(value % base);
 8002f28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f2a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	f7fd f971 	bl	8000214 <__aeabi_uidivmod>
 8002f32:	000b      	movs	r3, r1
 8002f34:	001a      	movs	r2, r3
 8002f36:	2133      	movs	r1, #51	; 0x33
 8002f38:	187b      	adds	r3, r7, r1
 8002f3a:	701a      	strb	r2, [r3, #0]
            buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002f3c:	000a      	movs	r2, r1
 8002f3e:	18bb      	adds	r3, r7, r2
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b09      	cmp	r3, #9
 8002f44:	d804      	bhi.n	8002f50 <_ntoa_long+0x58>
 8002f46:	18bb      	adds	r3, r7, r2
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	3330      	adds	r3, #48	; 0x30
 8002f4c:	b2da      	uxtb	r2, r3
 8002f4e:	e00d      	b.n	8002f6c <_ntoa_long+0x74>
 8002f50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f52:	2220      	movs	r2, #32
 8002f54:	4013      	ands	r3, r2
 8002f56:	d001      	beq.n	8002f5c <_ntoa_long+0x64>
 8002f58:	2341      	movs	r3, #65	; 0x41
 8002f5a:	e000      	b.n	8002f5e <_ntoa_long+0x66>
 8002f5c:	2361      	movs	r3, #97	; 0x61
 8002f5e:	2233      	movs	r2, #51	; 0x33
 8002f60:	18ba      	adds	r2, r7, r2
 8002f62:	7812      	ldrb	r2, [r2, #0]
 8002f64:	189b      	adds	r3, r3, r2
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	3b0a      	subs	r3, #10
 8002f6a:	b2da      	uxtb	r2, r3
 8002f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f6e:	1c59      	adds	r1, r3, #1
 8002f70:	6379      	str	r1, [r7, #52]	; 0x34
 8002f72:	2110      	movs	r1, #16
 8002f74:	1879      	adds	r1, r7, r1
 8002f76:	54ca      	strb	r2, [r1, r3]
            value /= base;
 8002f78:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002f7a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002f7c:	f7fd f8c4 	bl	8000108 <__udivsi3>
 8002f80:	0003      	movs	r3, r0
 8002f82:	64bb      	str	r3, [r7, #72]	; 0x48
        } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002f84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d002      	beq.n	8002f90 <_ntoa_long+0x98>
 8002f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f8c:	2b1f      	cmp	r3, #31
 8002f8e:	d9cb      	bls.n	8002f28 <_ntoa_long+0x30>
    }

    return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8002f90:	683c      	ldr	r4, [r7, #0]
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68b9      	ldr	r1, [r7, #8]
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f9a:	9306      	str	r3, [sp, #24]
 8002f9c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f9e:	9305      	str	r3, [sp, #20]
 8002fa0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fa2:	9304      	str	r3, [sp, #16]
 8002fa4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fa6:	9303      	str	r3, [sp, #12]
 8002fa8:	234c      	movs	r3, #76	; 0x4c
 8002faa:	18fb      	adds	r3, r7, r3
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	9302      	str	r3, [sp, #8]
 8002fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb2:	9301      	str	r3, [sp, #4]
 8002fb4:	2310      	movs	r3, #16
 8002fb6:	18fb      	adds	r3, r7, r3
 8002fb8:	9300      	str	r3, [sp, #0]
 8002fba:	0023      	movs	r3, r4
 8002fbc:	f7ff fec6 	bl	8002d4c <_ntoa_format>
 8002fc0:	0003      	movs	r3, r0
}
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	b00f      	add	sp, #60	; 0x3c
 8002fc8:	bd90      	pop	{r4, r7, pc}

08002fca <_ntoa_long_long>:

// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char *buffer, size_t idx, size_t maxlen, unsigned long long value,
                              bool negative, unsigned long long base, unsigned int prec, unsigned int width,
                              unsigned int flags) {
 8002fca:	b5b0      	push	{r4, r5, r7, lr}
 8002fcc:	b096      	sub	sp, #88	; 0x58
 8002fce:	af08      	add	r7, sp, #32
 8002fd0:	60f8      	str	r0, [r7, #12]
 8002fd2:	60b9      	str	r1, [r7, #8]
 8002fd4:	607a      	str	r2, [r7, #4]
 8002fd6:	603b      	str	r3, [r7, #0]
    char buf[PRINTF_NTOA_BUFFER_SIZE];
    size_t len = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	637b      	str	r3, [r7, #52]	; 0x34

    // no hash for 0 values
    if (!value) {
 8002fdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fde:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	d103      	bne.n	8002fec <_ntoa_long_long+0x22>
        flags &= ~FLAGS_HASH;
 8002fe4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fe6:	2210      	movs	r2, #16
 8002fe8:	4393      	bics	r3, r2
 8002fea:	66bb      	str	r3, [r7, #104]	; 0x68
    }

    // write if precision != 0 and value is != 0
    if (!(flags & FLAGS_PRECISION) || value) {
 8002fec:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002fee:	2380      	movs	r3, #128	; 0x80
 8002ff0:	00db      	lsls	r3, r3, #3
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	d003      	beq.n	8002ffe <_ntoa_long_long+0x34>
 8002ff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ff8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	d03a      	beq.n	8003074 <_ntoa_long_long+0xaa>
        do {
            const char digit = (char)(value % base);
 8002ffe:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003000:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003002:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003004:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003006:	f7fd fa33 	bl	8000470 <__aeabi_uldivmod>
 800300a:	0010      	movs	r0, r2
 800300c:	0019      	movs	r1, r3
 800300e:	2433      	movs	r4, #51	; 0x33
 8003010:	193b      	adds	r3, r7, r4
 8003012:	1c02      	adds	r2, r0, #0
 8003014:	701a      	strb	r2, [r3, #0]
            buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003016:	0022      	movs	r2, r4
 8003018:	18bb      	adds	r3, r7, r2
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	2b09      	cmp	r3, #9
 800301e:	d804      	bhi.n	800302a <_ntoa_long_long+0x60>
 8003020:	18bb      	adds	r3, r7, r2
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	3330      	adds	r3, #48	; 0x30
 8003026:	b2da      	uxtb	r2, r3
 8003028:	e00d      	b.n	8003046 <_ntoa_long_long+0x7c>
 800302a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800302c:	2220      	movs	r2, #32
 800302e:	4013      	ands	r3, r2
 8003030:	d001      	beq.n	8003036 <_ntoa_long_long+0x6c>
 8003032:	2341      	movs	r3, #65	; 0x41
 8003034:	e000      	b.n	8003038 <_ntoa_long_long+0x6e>
 8003036:	2361      	movs	r3, #97	; 0x61
 8003038:	2233      	movs	r2, #51	; 0x33
 800303a:	18ba      	adds	r2, r7, r2
 800303c:	7812      	ldrb	r2, [r2, #0]
 800303e:	189b      	adds	r3, r3, r2
 8003040:	b2db      	uxtb	r3, r3
 8003042:	3b0a      	subs	r3, #10
 8003044:	b2da      	uxtb	r2, r3
 8003046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003048:	1c59      	adds	r1, r3, #1
 800304a:	6379      	str	r1, [r7, #52]	; 0x34
 800304c:	2110      	movs	r1, #16
 800304e:	1879      	adds	r1, r7, r1
 8003050:	54ca      	strb	r2, [r1, r3]
            value /= base;
 8003052:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003054:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003056:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003058:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800305a:	f7fd fa09 	bl	8000470 <__aeabi_uldivmod>
 800305e:	0002      	movs	r2, r0
 8003060:	000b      	movs	r3, r1
 8003062:	64ba      	str	r2, [r7, #72]	; 0x48
 8003064:	64fb      	str	r3, [r7, #76]	; 0x4c
        } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003066:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003068:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800306a:	4313      	orrs	r3, r2
 800306c:	d002      	beq.n	8003074 <_ntoa_long_long+0xaa>
 800306e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003070:	2b1f      	cmp	r3, #31
 8003072:	d9c4      	bls.n	8002ffe <_ntoa_long_long+0x34>
    }

    return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003074:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003076:	683d      	ldr	r5, [r7, #0]
 8003078:	687c      	ldr	r4, [r7, #4]
 800307a:	68b9      	ldr	r1, [r7, #8]
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003080:	9206      	str	r2, [sp, #24]
 8003082:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003084:	9205      	str	r2, [sp, #20]
 8003086:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003088:	9204      	str	r2, [sp, #16]
 800308a:	9303      	str	r3, [sp, #12]
 800308c:	2350      	movs	r3, #80	; 0x50
 800308e:	18fb      	adds	r3, r7, r3
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	9302      	str	r3, [sp, #8]
 8003094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003096:	9301      	str	r3, [sp, #4]
 8003098:	2310      	movs	r3, #16
 800309a:	18fb      	adds	r3, r7, r3
 800309c:	9300      	str	r3, [sp, #0]
 800309e:	002b      	movs	r3, r5
 80030a0:	0022      	movs	r2, r4
 80030a2:	f7ff fe53 	bl	8002d4c <_ntoa_format>
 80030a6:	0003      	movs	r3, r0
}
 80030a8:	0018      	movs	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b00e      	add	sp, #56	; 0x38
 80030ae:	bdb0      	pop	{r4, r5, r7, pc}

080030b0 <_ftoa>:
                    unsigned int width, unsigned int flags);
#endif

// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char *buffer, size_t idx, size_t maxlen, double value, unsigned int prec,
                    unsigned int width, unsigned int flags) {
 80030b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030b2:	b09d      	sub	sp, #116	; 0x74
 80030b4:	af06      	add	r7, sp, #24
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
 80030bc:	603b      	str	r3, [r7, #0]
    char buf[PRINTF_FTOA_BUFFER_SIZE];
    size_t len = 0U;
 80030be:	2300      	movs	r3, #0
 80030c0:	657b      	str	r3, [r7, #84]	; 0x54
    double diff = 0.0;
 80030c2:	2200      	movs	r2, #0
 80030c4:	2300      	movs	r3, #0
 80030c6:	63ba      	str	r2, [r7, #56]	; 0x38
 80030c8:	63fb      	str	r3, [r7, #60]	; 0x3c

    // powers of 10
    static const double pow10[] = {1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000};

    // test for special values
    if (value != value)
 80030ca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80030cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030ce:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80030d0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80030d2:	f7fd f99f 	bl	8000414 <__aeabi_dcmpeq>
 80030d6:	1e03      	subs	r3, r0, #0
 80030d8:	d112      	bne.n	8003100 <_ftoa+0x50>
        return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 80030da:	683c      	ldr	r4, [r7, #0]
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	68b9      	ldr	r1, [r7, #8]
 80030e0:	68f8      	ldr	r0, [r7, #12]
 80030e2:	2380      	movs	r3, #128	; 0x80
 80030e4:	18fb      	adds	r3, r7, r3
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	9303      	str	r3, [sp, #12]
 80030ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80030ec:	9302      	str	r3, [sp, #8]
 80030ee:	2303      	movs	r3, #3
 80030f0:	9301      	str	r3, [sp, #4]
 80030f2:	4bbf      	ldr	r3, [pc, #764]	; (80033f0 <_ftoa+0x340>)
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	0023      	movs	r3, r4
 80030f8:	f7ff fddb 	bl	8002cb2 <_out_rev>
 80030fc:	0003      	movs	r3, r0
 80030fe:	e211      	b.n	8003524 <_ftoa+0x474>
    if (value < -DBL_MAX)
 8003100:	2201      	movs	r2, #1
 8003102:	4252      	negs	r2, r2
 8003104:	4bbb      	ldr	r3, [pc, #748]	; (80033f4 <_ftoa+0x344>)
 8003106:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8003108:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800310a:	f7fd f989 	bl	8000420 <__aeabi_dcmplt>
 800310e:	1e03      	subs	r3, r0, #0
 8003110:	d012      	beq.n	8003138 <_ftoa+0x88>
        return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003112:	683c      	ldr	r4, [r7, #0]
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	68b9      	ldr	r1, [r7, #8]
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	2380      	movs	r3, #128	; 0x80
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	9303      	str	r3, [sp, #12]
 8003122:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003124:	9302      	str	r3, [sp, #8]
 8003126:	2304      	movs	r3, #4
 8003128:	9301      	str	r3, [sp, #4]
 800312a:	4bb3      	ldr	r3, [pc, #716]	; (80033f8 <_ftoa+0x348>)
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	0023      	movs	r3, r4
 8003130:	f7ff fdbf 	bl	8002cb2 <_out_rev>
 8003134:	0003      	movs	r3, r0
 8003136:	e1f5      	b.n	8003524 <_ftoa+0x474>
    if (value > DBL_MAX)
 8003138:	2201      	movs	r2, #1
 800313a:	4252      	negs	r2, r2
 800313c:	4baf      	ldr	r3, [pc, #700]	; (80033fc <_ftoa+0x34c>)
 800313e:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8003140:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8003142:	f7fd f981 	bl	8000448 <__aeabi_dcmpgt>
 8003146:	1e03      	subs	r3, r0, #0
 8003148:	d024      	beq.n	8003194 <_ftoa+0xe4>
        return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni",
 800314a:	2380      	movs	r3, #128	; 0x80
 800314c:	18fb      	adds	r3, r7, r3
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2204      	movs	r2, #4
 8003152:	4013      	ands	r3, r2
 8003154:	d001      	beq.n	800315a <_ftoa+0xaa>
 8003156:	4baa      	ldr	r3, [pc, #680]	; (8003400 <_ftoa+0x350>)
 8003158:	e000      	b.n	800315c <_ftoa+0xac>
 800315a:	4baa      	ldr	r3, [pc, #680]	; (8003404 <_ftoa+0x354>)
                        (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 800315c:	2280      	movs	r2, #128	; 0x80
 800315e:	18ba      	adds	r2, r7, r2
 8003160:	6812      	ldr	r2, [r2, #0]
 8003162:	2104      	movs	r1, #4
 8003164:	400a      	ands	r2, r1
        return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni",
 8003166:	d001      	beq.n	800316c <_ftoa+0xbc>
 8003168:	2204      	movs	r2, #4
 800316a:	e000      	b.n	800316e <_ftoa+0xbe>
 800316c:	2203      	movs	r2, #3
 800316e:	683e      	ldr	r6, [r7, #0]
 8003170:	687d      	ldr	r5, [r7, #4]
 8003172:	68bc      	ldr	r4, [r7, #8]
 8003174:	68f8      	ldr	r0, [r7, #12]
 8003176:	2180      	movs	r1, #128	; 0x80
 8003178:	1879      	adds	r1, r7, r1
 800317a:	6809      	ldr	r1, [r1, #0]
 800317c:	9103      	str	r1, [sp, #12]
 800317e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003180:	9102      	str	r1, [sp, #8]
 8003182:	9201      	str	r2, [sp, #4]
 8003184:	9300      	str	r3, [sp, #0]
 8003186:	0033      	movs	r3, r6
 8003188:	002a      	movs	r2, r5
 800318a:	0021      	movs	r1, r4
 800318c:	f7ff fd91 	bl	8002cb2 <_out_rev>
 8003190:	0003      	movs	r3, r0
 8003192:	e1c7      	b.n	8003524 <_ftoa+0x474>

    // test for very large values
    // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters
    // overflowing your buffers == bad
    if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8003194:	2200      	movs	r2, #0
 8003196:	4b9c      	ldr	r3, [pc, #624]	; (8003408 <_ftoa+0x358>)
 8003198:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800319a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800319c:	f7fd f954 	bl	8000448 <__aeabi_dcmpgt>
 80031a0:	1e03      	subs	r3, r0, #0
 80031a2:	d107      	bne.n	80031b4 <_ftoa+0x104>
 80031a4:	2200      	movs	r2, #0
 80031a6:	4b99      	ldr	r3, [pc, #612]	; (800340c <_ftoa+0x35c>)
 80031a8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80031aa:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80031ac:	f7fd f938 	bl	8000420 <__aeabi_dcmplt>
 80031b0:	1e03      	subs	r3, r0, #0
 80031b2:	d015      	beq.n	80031e0 <_ftoa+0x130>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
        return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80031b4:	683d      	ldr	r5, [r7, #0]
 80031b6:	687c      	ldr	r4, [r7, #4]
 80031b8:	68b9      	ldr	r1, [r7, #8]
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	2380      	movs	r3, #128	; 0x80
 80031be:	18fb      	adds	r3, r7, r3
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	9304      	str	r3, [sp, #16]
 80031c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031c6:	9303      	str	r3, [sp, #12]
 80031c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031ca:	9302      	str	r3, [sp, #8]
 80031cc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80031ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031d0:	9200      	str	r2, [sp, #0]
 80031d2:	9301      	str	r3, [sp, #4]
 80031d4:	002b      	movs	r3, r5
 80031d6:	0022      	movs	r2, r4
 80031d8:	f000 f9a8 	bl	800352c <_etoa>
 80031dc:	0003      	movs	r3, r0
 80031de:	e1a1      	b.n	8003524 <_ftoa+0x474>
        return 0U;
#endif
    }

    // test for negative
    bool negative = false;
 80031e0:	2453      	movs	r4, #83	; 0x53
 80031e2:	193b      	adds	r3, r7, r4
 80031e4:	2200      	movs	r2, #0
 80031e6:	701a      	strb	r2, [r3, #0]
    if (value < 0) {
 80031e8:	2200      	movs	r2, #0
 80031ea:	2300      	movs	r3, #0
 80031ec:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80031ee:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80031f0:	f7fd f916 	bl	8000420 <__aeabi_dcmplt>
 80031f4:	1e03      	subs	r3, r0, #0
 80031f6:	d00c      	beq.n	8003212 <_ftoa+0x162>
        negative = true;
 80031f8:	193b      	adds	r3, r7, r4
 80031fa:	2201      	movs	r2, #1
 80031fc:	701a      	strb	r2, [r3, #0]
        value = 0 - value;
 80031fe:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003200:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003202:	2000      	movs	r0, #0
 8003204:	2100      	movs	r1, #0
 8003206:	f7fe fc41 	bl	8001a8c <__aeabi_dsub>
 800320a:	0002      	movs	r2, r0
 800320c:	000b      	movs	r3, r1
 800320e:	673a      	str	r2, [r7, #112]	; 0x70
 8003210:	677b      	str	r3, [r7, #116]	; 0x74
    }

    // set default precision, if not set explicitly
    if (!(flags & FLAGS_PRECISION)) {
 8003212:	2380      	movs	r3, #128	; 0x80
 8003214:	18fb      	adds	r3, r7, r3
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	2380      	movs	r3, #128	; 0x80
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	4013      	ands	r3, r2
 800321e:	d10c      	bne.n	800323a <_ftoa+0x18a>
        prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003220:	2306      	movs	r3, #6
 8003222:	67bb      	str	r3, [r7, #120]	; 0x78
    }
    // limit precision to 9, cause a prec >= 10 can lead to overflow errors
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003224:	e009      	b.n	800323a <_ftoa+0x18a>
        buf[len++] = '0';
 8003226:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003228:	1c5a      	adds	r2, r3, #1
 800322a:	657a      	str	r2, [r7, #84]	; 0x54
 800322c:	2210      	movs	r2, #16
 800322e:	18ba      	adds	r2, r7, r2
 8003230:	2130      	movs	r1, #48	; 0x30
 8003232:	54d1      	strb	r1, [r2, r3]
        prec--;
 8003234:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003236:	3b01      	subs	r3, #1
 8003238:	67bb      	str	r3, [r7, #120]	; 0x78
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800323a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800323c:	2b1f      	cmp	r3, #31
 800323e:	d802      	bhi.n	8003246 <_ftoa+0x196>
 8003240:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003242:	2b09      	cmp	r3, #9
 8003244:	d8ef      	bhi.n	8003226 <_ftoa+0x176>
    }

    int whole = (int)value;
 8003246:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8003248:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800324a:	f7fe ffb1 	bl	80021b0 <__aeabi_d2iz>
 800324e:	0003      	movs	r3, r0
 8003250:	64fb      	str	r3, [r7, #76]	; 0x4c
    double tmp = (value - whole) * pow10[prec];
 8003252:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003254:	f7fe ffe2 	bl	800221c <__aeabi_i2d>
 8003258:	0002      	movs	r2, r0
 800325a:	000b      	movs	r3, r1
 800325c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800325e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8003260:	f7fe fc14 	bl	8001a8c <__aeabi_dsub>
 8003264:	0002      	movs	r2, r0
 8003266:	000b      	movs	r3, r1
 8003268:	0010      	movs	r0, r2
 800326a:	0019      	movs	r1, r3
 800326c:	4a68      	ldr	r2, [pc, #416]	; (8003410 <_ftoa+0x360>)
 800326e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003270:	00db      	lsls	r3, r3, #3
 8003272:	18d3      	adds	r3, r2, r3
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f7fe f99c 	bl	80015b4 <__aeabi_dmul>
 800327c:	0002      	movs	r2, r0
 800327e:	000b      	movs	r3, r1
 8003280:	633a      	str	r2, [r7, #48]	; 0x30
 8003282:	637b      	str	r3, [r7, #52]	; 0x34
    unsigned long frac = (unsigned long)tmp;
 8003284:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003286:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003288:	f7fd f93a 	bl	8000500 <__aeabi_d2uiz>
 800328c:	0003      	movs	r3, r0
 800328e:	64bb      	str	r3, [r7, #72]	; 0x48
    diff = tmp - frac;
 8003290:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003292:	f7fe fff3 	bl	800227c <__aeabi_ui2d>
 8003296:	0002      	movs	r2, r0
 8003298:	000b      	movs	r3, r1
 800329a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800329c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800329e:	f7fe fbf5 	bl	8001a8c <__aeabi_dsub>
 80032a2:	0002      	movs	r2, r0
 80032a4:	000b      	movs	r3, r1
 80032a6:	63ba      	str	r2, [r7, #56]	; 0x38
 80032a8:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (diff > 0.5) {
 80032aa:	2200      	movs	r2, #0
 80032ac:	4b59      	ldr	r3, [pc, #356]	; (8003414 <_ftoa+0x364>)
 80032ae:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80032b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80032b2:	f7fd f8c9 	bl	8000448 <__aeabi_dcmpgt>
 80032b6:	1e03      	subs	r3, r0, #0
 80032b8:	d015      	beq.n	80032e6 <_ftoa+0x236>
        ++frac;
 80032ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032bc:	3301      	adds	r3, #1
 80032be:	64bb      	str	r3, [r7, #72]	; 0x48
        // handle rollover, e.g. case 0.99 with prec 1 is 1.0
        if (frac >= pow10[prec]) {
 80032c0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80032c2:	f7fe ffdb 	bl	800227c <__aeabi_ui2d>
 80032c6:	4a52      	ldr	r2, [pc, #328]	; (8003410 <_ftoa+0x360>)
 80032c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	18d3      	adds	r3, r2, r3
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f7fd f8c3 	bl	800045c <__aeabi_dcmpge>
 80032d6:	1e03      	subs	r3, r0, #0
 80032d8:	d017      	beq.n	800330a <_ftoa+0x25a>
            frac = 0;
 80032da:	2300      	movs	r3, #0
 80032dc:	64bb      	str	r3, [r7, #72]	; 0x48
            ++whole;
 80032de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032e0:	3301      	adds	r3, #1
 80032e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032e4:	e011      	b.n	800330a <_ftoa+0x25a>
        }
    } else if (diff < 0.5) {
 80032e6:	2200      	movs	r2, #0
 80032e8:	4b4a      	ldr	r3, [pc, #296]	; (8003414 <_ftoa+0x364>)
 80032ea:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80032ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80032ee:	f7fd f897 	bl	8000420 <__aeabi_dcmplt>
 80032f2:	1e03      	subs	r3, r0, #0
 80032f4:	d109      	bne.n	800330a <_ftoa+0x25a>
    } else if ((frac == 0U) || (frac & 1U)) {
 80032f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d003      	beq.n	8003304 <_ftoa+0x254>
 80032fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032fe:	2201      	movs	r2, #1
 8003300:	4013      	ands	r3, r2
 8003302:	d002      	beq.n	800330a <_ftoa+0x25a>
        // if halfway, round up if odd OR if last digit is 0
        ++frac;
 8003304:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003306:	3301      	adds	r3, #1
 8003308:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (prec == 0U) {
 800330a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800330c:	2b00      	cmp	r3, #0
 800330e:	d12f      	bne.n	8003370 <_ftoa+0x2c0>
        diff = value - (double)whole;
 8003310:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003312:	f7fe ff83 	bl	800221c <__aeabi_i2d>
 8003316:	0002      	movs	r2, r0
 8003318:	000b      	movs	r3, r1
 800331a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800331c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800331e:	f7fe fbb5 	bl	8001a8c <__aeabi_dsub>
 8003322:	0002      	movs	r2, r0
 8003324:	000b      	movs	r3, r1
 8003326:	63ba      	str	r2, [r7, #56]	; 0x38
 8003328:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 800332a:	2301      	movs	r3, #1
 800332c:	1c1c      	adds	r4, r3, #0
 800332e:	2200      	movs	r2, #0
 8003330:	4b38      	ldr	r3, [pc, #224]	; (8003414 <_ftoa+0x364>)
 8003332:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003334:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003336:	f7fd f873 	bl	8000420 <__aeabi_dcmplt>
 800333a:	1e03      	subs	r3, r0, #0
 800333c:	d101      	bne.n	8003342 <_ftoa+0x292>
 800333e:	2300      	movs	r3, #0
 8003340:	1c1c      	adds	r4, r3, #0
 8003342:	b2e3      	uxtb	r3, r4
 8003344:	2201      	movs	r2, #1
 8003346:	4053      	eors	r3, r2
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d107      	bne.n	800335e <_ftoa+0x2ae>
 800334e:	2200      	movs	r2, #0
 8003350:	4b30      	ldr	r3, [pc, #192]	; (8003414 <_ftoa+0x364>)
 8003352:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003354:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003356:	f7fd f877 	bl	8000448 <__aeabi_dcmpgt>
 800335a:	1e03      	subs	r3, r0, #0
 800335c:	d046      	beq.n	80033ec <_ftoa+0x33c>
 800335e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003360:	2201      	movs	r2, #1
 8003362:	4013      	ands	r3, r2
 8003364:	d100      	bne.n	8003368 <_ftoa+0x2b8>
 8003366:	e070      	b.n	800344a <_ftoa+0x39a>
            // exactly 0.5 and ODD, then round up
            // 1.5 -> 2, but 2.5 -> 2
            ++whole;
 8003368:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800336a:	3301      	adds	r3, #1
 800336c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800336e:	e06c      	b.n	800344a <_ftoa+0x39a>
        }
    } else {
        unsigned int count = prec;
 8003370:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003372:	647b      	str	r3, [r7, #68]	; 0x44
        // now do fractional part, as an unsigned number
        while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003374:	e01b      	b.n	80033ae <_ftoa+0x2fe>
            --count;
 8003376:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003378:	3b01      	subs	r3, #1
 800337a:	647b      	str	r3, [r7, #68]	; 0x44
            buf[len++] = (char)(48U + (frac % 10U));
 800337c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800337e:	210a      	movs	r1, #10
 8003380:	0018      	movs	r0, r3
 8003382:	f7fc ff47 	bl	8000214 <__aeabi_uidivmod>
 8003386:	000b      	movs	r3, r1
 8003388:	b2da      	uxtb	r2, r3
 800338a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800338c:	1c59      	adds	r1, r3, #1
 800338e:	6579      	str	r1, [r7, #84]	; 0x54
 8003390:	3230      	adds	r2, #48	; 0x30
 8003392:	b2d1      	uxtb	r1, r2
 8003394:	2210      	movs	r2, #16
 8003396:	18ba      	adds	r2, r7, r2
 8003398:	54d1      	strb	r1, [r2, r3]
            if (!(frac /= 10U)) {
 800339a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800339c:	210a      	movs	r1, #10
 800339e:	0018      	movs	r0, r3
 80033a0:	f7fc feb2 	bl	8000108 <__udivsi3>
 80033a4:	0003      	movs	r3, r0
 80033a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80033a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <_ftoa+0x306>
        while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80033ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033b0:	2b1f      	cmp	r3, #31
 80033b2:	d9e0      	bls.n	8003376 <_ftoa+0x2c6>
 80033b4:	e008      	b.n	80033c8 <_ftoa+0x318>
                break;
 80033b6:	46c0      	nop			; (mov r8, r8)
            }
        }
        // add extra 0s
        while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80033b8:	e006      	b.n	80033c8 <_ftoa+0x318>
            buf[len++] = '0';
 80033ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033bc:	1c5a      	adds	r2, r3, #1
 80033be:	657a      	str	r2, [r7, #84]	; 0x54
 80033c0:	2210      	movs	r2, #16
 80033c2:	18ba      	adds	r2, r7, r2
 80033c4:	2130      	movs	r1, #48	; 0x30
 80033c6:	54d1      	strb	r1, [r2, r3]
        while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80033c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033ca:	2b1f      	cmp	r3, #31
 80033cc:	d804      	bhi.n	80033d8 <_ftoa+0x328>
 80033ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033d0:	1e5a      	subs	r2, r3, #1
 80033d2:	647a      	str	r2, [r7, #68]	; 0x44
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1f0      	bne.n	80033ba <_ftoa+0x30a>
        }
        if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80033d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033da:	2b1f      	cmp	r3, #31
 80033dc:	d835      	bhi.n	800344a <_ftoa+0x39a>
            // add decimal
            buf[len++] = '.';
 80033de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033e0:	1c5a      	adds	r2, r3, #1
 80033e2:	657a      	str	r2, [r7, #84]	; 0x54
 80033e4:	2210      	movs	r2, #16
 80033e6:	18ba      	adds	r2, r7, r2
 80033e8:	212e      	movs	r1, #46	; 0x2e
 80033ea:	54d1      	strb	r1, [r2, r3]
        }
    }

    // do whole part, number is reversed
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80033ec:	e02d      	b.n	800344a <_ftoa+0x39a>
 80033ee:	46c0      	nop			; (mov r8, r8)
 80033f0:	08006f04 	.word	0x08006f04
 80033f4:	ffefffff 	.word	0xffefffff
 80033f8:	08006f08 	.word	0x08006f08
 80033fc:	7fefffff 	.word	0x7fefffff
 8003400:	08006f10 	.word	0x08006f10
 8003404:	08006f18 	.word	0x08006f18
 8003408:	41cdcd65 	.word	0x41cdcd65
 800340c:	c1cdcd65 	.word	0xc1cdcd65
 8003410:	08007180 	.word	0x08007180
 8003414:	3fe00000 	.word	0x3fe00000
        buf[len++] = (char)(48 + (whole % 10));
 8003418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800341a:	210a      	movs	r1, #10
 800341c:	0018      	movs	r0, r3
 800341e:	f7fc ffe3 	bl	80003e8 <__aeabi_idivmod>
 8003422:	000b      	movs	r3, r1
 8003424:	b2da      	uxtb	r2, r3
 8003426:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003428:	1c59      	adds	r1, r3, #1
 800342a:	6579      	str	r1, [r7, #84]	; 0x54
 800342c:	3230      	adds	r2, #48	; 0x30
 800342e:	b2d1      	uxtb	r1, r2
 8003430:	2210      	movs	r2, #16
 8003432:	18ba      	adds	r2, r7, r2
 8003434:	54d1      	strb	r1, [r2, r3]
        if (!(whole /= 10)) {
 8003436:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003438:	210a      	movs	r1, #10
 800343a:	0018      	movs	r0, r3
 800343c:	f7fc feee 	bl	800021c <__divsi3>
 8003440:	0003      	movs	r3, r0
 8003442:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <_ftoa+0x3a2>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800344a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800344c:	2b1f      	cmp	r3, #31
 800344e:	d9e3      	bls.n	8003418 <_ftoa+0x368>
 8003450:	e000      	b.n	8003454 <_ftoa+0x3a4>
            break;
 8003452:	46c0      	nop			; (mov r8, r8)
        }
    }

    // pad leading zeros
    if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8003454:	2180      	movs	r1, #128	; 0x80
 8003456:	187b      	adds	r3, r7, r1
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2202      	movs	r2, #2
 800345c:	4013      	ands	r3, r2
 800345e:	d123      	bne.n	80034a8 <_ftoa+0x3f8>
 8003460:	187b      	adds	r3, r7, r1
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2201      	movs	r2, #1
 8003466:	4013      	ands	r3, r2
 8003468:	d01e      	beq.n	80034a8 <_ftoa+0x3f8>
        if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800346a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800346c:	2b00      	cmp	r3, #0
 800346e:	d014      	beq.n	800349a <_ftoa+0x3ea>
 8003470:	2353      	movs	r3, #83	; 0x53
 8003472:	18fb      	adds	r3, r7, r3
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d104      	bne.n	8003484 <_ftoa+0x3d4>
 800347a:	187b      	adds	r3, r7, r1
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	220c      	movs	r2, #12
 8003480:	4013      	ands	r3, r2
 8003482:	d00a      	beq.n	800349a <_ftoa+0x3ea>
            width--;
 8003484:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003486:	3b01      	subs	r3, #1
 8003488:	67fb      	str	r3, [r7, #124]	; 0x7c
        }
        while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800348a:	e006      	b.n	800349a <_ftoa+0x3ea>
            buf[len++] = '0';
 800348c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800348e:	1c5a      	adds	r2, r3, #1
 8003490:	657a      	str	r2, [r7, #84]	; 0x54
 8003492:	2210      	movs	r2, #16
 8003494:	18ba      	adds	r2, r7, r2
 8003496:	2130      	movs	r1, #48	; 0x30
 8003498:	54d1      	strb	r1, [r2, r3]
        while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800349a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800349c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800349e:	429a      	cmp	r2, r3
 80034a0:	d202      	bcs.n	80034a8 <_ftoa+0x3f8>
 80034a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034a4:	2b1f      	cmp	r3, #31
 80034a6:	d9f1      	bls.n	800348c <_ftoa+0x3dc>
        }
    }

    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80034a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034aa:	2b1f      	cmp	r3, #31
 80034ac:	d827      	bhi.n	80034fe <_ftoa+0x44e>
        if (negative) {
 80034ae:	2353      	movs	r3, #83	; 0x53
 80034b0:	18fb      	adds	r3, r7, r3
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d007      	beq.n	80034c8 <_ftoa+0x418>
            buf[len++] = '-';
 80034b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034ba:	1c5a      	adds	r2, r3, #1
 80034bc:	657a      	str	r2, [r7, #84]	; 0x54
 80034be:	2210      	movs	r2, #16
 80034c0:	18ba      	adds	r2, r7, r2
 80034c2:	212d      	movs	r1, #45	; 0x2d
 80034c4:	54d1      	strb	r1, [r2, r3]
 80034c6:	e01a      	b.n	80034fe <_ftoa+0x44e>
        } else if (flags & FLAGS_PLUS) {
 80034c8:	2380      	movs	r3, #128	; 0x80
 80034ca:	18fb      	adds	r3, r7, r3
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2204      	movs	r2, #4
 80034d0:	4013      	ands	r3, r2
 80034d2:	d007      	beq.n	80034e4 <_ftoa+0x434>
            buf[len++] = '+'; // ignore the space if the '+' exists
 80034d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034d6:	1c5a      	adds	r2, r3, #1
 80034d8:	657a      	str	r2, [r7, #84]	; 0x54
 80034da:	2210      	movs	r2, #16
 80034dc:	18ba      	adds	r2, r7, r2
 80034de:	212b      	movs	r1, #43	; 0x2b
 80034e0:	54d1      	strb	r1, [r2, r3]
 80034e2:	e00c      	b.n	80034fe <_ftoa+0x44e>
        } else if (flags & FLAGS_SPACE) {
 80034e4:	2380      	movs	r3, #128	; 0x80
 80034e6:	18fb      	adds	r3, r7, r3
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2208      	movs	r2, #8
 80034ec:	4013      	ands	r3, r2
 80034ee:	d006      	beq.n	80034fe <_ftoa+0x44e>
            buf[len++] = ' ';
 80034f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034f2:	1c5a      	adds	r2, r3, #1
 80034f4:	657a      	str	r2, [r7, #84]	; 0x54
 80034f6:	2210      	movs	r2, #16
 80034f8:	18ba      	adds	r2, r7, r2
 80034fa:	2120      	movs	r1, #32
 80034fc:	54d1      	strb	r1, [r2, r3]
        }
    }

    return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80034fe:	683c      	ldr	r4, [r7, #0]
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	68b9      	ldr	r1, [r7, #8]
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	2380      	movs	r3, #128	; 0x80
 8003508:	18fb      	adds	r3, r7, r3
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	9303      	str	r3, [sp, #12]
 800350e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003510:	9302      	str	r3, [sp, #8]
 8003512:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003514:	9301      	str	r3, [sp, #4]
 8003516:	2310      	movs	r3, #16
 8003518:	18fb      	adds	r3, r7, r3
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	0023      	movs	r3, r4
 800351e:	f7ff fbc8 	bl	8002cb2 <_out_rev>
 8003522:	0003      	movs	r3, r0
}
 8003524:	0018      	movs	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	b017      	add	sp, #92	; 0x5c
 800352a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800352c <_etoa>:

#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse
// <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char *buffer, size_t idx, size_t maxlen, double value, unsigned int prec,
                    unsigned int width, unsigned int flags) {
 800352c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800352e:	b0a5      	sub	sp, #148	; 0x94
 8003530:	af06      	add	r7, sp, #24
 8003532:	63f8      	str	r0, [r7, #60]	; 0x3c
 8003534:	63b9      	str	r1, [r7, #56]	; 0x38
 8003536:	637a      	str	r2, [r7, #52]	; 0x34
 8003538:	633b      	str	r3, [r7, #48]	; 0x30
    // check for NaN and special values
    if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 800353a:	2690      	movs	r6, #144	; 0x90
 800353c:	19bb      	adds	r3, r7, r6
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	19b9      	adds	r1, r7, r6
 8003544:	6808      	ldr	r0, [r1, #0]
 8003546:	6849      	ldr	r1, [r1, #4]
 8003548:	f7fc ff64 	bl	8000414 <__aeabi_dcmpeq>
 800354c:	1e03      	subs	r3, r0, #0
 800354e:	d013      	beq.n	8003578 <_etoa+0x4c>
 8003550:	2201      	movs	r2, #1
 8003552:	4252      	negs	r2, r2
 8003554:	4bd9      	ldr	r3, [pc, #868]	; (80038bc <_etoa+0x390>)
 8003556:	19b9      	adds	r1, r7, r6
 8003558:	6808      	ldr	r0, [r1, #0]
 800355a:	6849      	ldr	r1, [r1, #4]
 800355c:	f7fc ff74 	bl	8000448 <__aeabi_dcmpgt>
 8003560:	1e03      	subs	r3, r0, #0
 8003562:	d109      	bne.n	8003578 <_etoa+0x4c>
 8003564:	2201      	movs	r2, #1
 8003566:	4252      	negs	r2, r2
 8003568:	4bd5      	ldr	r3, [pc, #852]	; (80038c0 <_etoa+0x394>)
 800356a:	19b9      	adds	r1, r7, r6
 800356c:	6808      	ldr	r0, [r1, #0]
 800356e:	6849      	ldr	r1, [r1, #4]
 8003570:	f7fc ff56 	bl	8000420 <__aeabi_dcmplt>
 8003574:	1e03      	subs	r3, r0, #0
 8003576:	d01b      	beq.n	80035b0 <_etoa+0x84>
        return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003578:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800357a:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 800357c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800357e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003580:	23a0      	movs	r3, #160	; 0xa0
 8003582:	18fb      	adds	r3, r7, r3
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	9304      	str	r3, [sp, #16]
 8003588:	239c      	movs	r3, #156	; 0x9c
 800358a:	18fb      	adds	r3, r7, r3
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	9303      	str	r3, [sp, #12]
 8003590:	2398      	movs	r3, #152	; 0x98
 8003592:	18fb      	adds	r3, r7, r3
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	9302      	str	r3, [sp, #8]
 8003598:	2390      	movs	r3, #144	; 0x90
 800359a:	18fb      	adds	r3, r7, r3
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	9200      	str	r2, [sp, #0]
 80035a2:	9301      	str	r3, [sp, #4]
 80035a4:	002b      	movs	r3, r5
 80035a6:	0022      	movs	r2, r4
 80035a8:	f7ff fd82 	bl	80030b0 <_ftoa>
 80035ac:	0003      	movs	r3, r0
 80035ae:	e271      	b.n	8003a94 <_etoa+0x568>
    }

    // determine the sign
    const bool negative = value < 0;
 80035b0:	233b      	movs	r3, #59	; 0x3b
 80035b2:	2230      	movs	r2, #48	; 0x30
 80035b4:	18ba      	adds	r2, r7, r2
 80035b6:	18d6      	adds	r6, r2, r3
 80035b8:	2301      	movs	r3, #1
 80035ba:	71fb      	strb	r3, [r7, #7]
 80035bc:	2200      	movs	r2, #0
 80035be:	2300      	movs	r3, #0
 80035c0:	2190      	movs	r1, #144	; 0x90
 80035c2:	1879      	adds	r1, r7, r1
 80035c4:	6808      	ldr	r0, [r1, #0]
 80035c6:	6849      	ldr	r1, [r1, #4]
 80035c8:	f7fc ff2a 	bl	8000420 <__aeabi_dcmplt>
 80035cc:	1e03      	subs	r3, r0, #0
 80035ce:	d101      	bne.n	80035d4 <_etoa+0xa8>
 80035d0:	2300      	movs	r3, #0
 80035d2:	71fb      	strb	r3, [r7, #7]
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	7033      	strb	r3, [r6, #0]
    if (negative) {
 80035d8:	233b      	movs	r3, #59	; 0x3b
 80035da:	2230      	movs	r2, #48	; 0x30
 80035dc:	4694      	mov	ip, r2
 80035de:	44bc      	add	ip, r7
 80035e0:	4463      	add	r3, ip
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00c      	beq.n	8003602 <_etoa+0xd6>
        value = -value;
 80035e8:	2290      	movs	r2, #144	; 0x90
 80035ea:	18bb      	adds	r3, r7, r2
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	18ba      	adds	r2, r7, r2
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	2194      	movs	r1, #148	; 0x94
 80035f4:	187b      	adds	r3, r7, r1
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	2380      	movs	r3, #128	; 0x80
 80035fa:	061b      	lsls	r3, r3, #24
 80035fc:	4053      	eors	r3, r2
 80035fe:	187a      	adds	r2, r7, r1
 8003600:	6013      	str	r3, [r2, #0]
    }

    // default precision
    if (!(flags & FLAGS_PRECISION)) {
 8003602:	23a0      	movs	r3, #160	; 0xa0
 8003604:	18fb      	adds	r3, r7, r3
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	2380      	movs	r3, #128	; 0x80
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	4013      	ands	r3, r2
 800360e:	d103      	bne.n	8003618 <_etoa+0xec>
        prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003610:	2306      	movs	r3, #6
 8003612:	2298      	movs	r2, #152	; 0x98
 8003614:	18ba      	adds	r2, r7, r2
 8003616:	6013      	str	r3, [r2, #0]
    union {
        uint64_t U;
        double F;
    } conv;

    conv.F = value;
 8003618:	2690      	movs	r6, #144	; 0x90
 800361a:	19bb      	adds	r3, r7, r6
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	643a      	str	r2, [r7, #64]	; 0x40
 8003622:	647b      	str	r3, [r7, #68]	; 0x44
    int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;          // effectively log2
 8003624:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003626:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003628:	0d1b      	lsrs	r3, r3, #20
 800362a:	623b      	str	r3, [r7, #32]
 800362c:	2300      	movs	r3, #0
 800362e:	627b      	str	r3, [r7, #36]	; 0x24
 8003630:	6a3b      	ldr	r3, [r7, #32]
 8003632:	055b      	lsls	r3, r3, #21
 8003634:	0d5b      	lsrs	r3, r3, #21
 8003636:	4aa3      	ldr	r2, [pc, #652]	; (80038c4 <_etoa+0x398>)
 8003638:	4694      	mov	ip, r2
 800363a:	4463      	add	r3, ip
 800363c:	667b      	str	r3, [r7, #100]	; 0x64
    conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U); // drop the exponent so conv.F is now in [1,2)
 800363e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003640:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003642:	2100      	movs	r1, #0
 8003644:	0010      	movs	r0, r2
 8003646:	4388      	bics	r0, r1
 8003648:	0004      	movs	r4, r0
 800364a:	031b      	lsls	r3, r3, #12
 800364c:	0b1d      	lsrs	r5, r3, #12
 800364e:	2300      	movs	r3, #0
 8003650:	4323      	orrs	r3, r4
 8003652:	61bb      	str	r3, [r7, #24]
 8003654:	4b9c      	ldr	r3, [pc, #624]	; (80038c8 <_etoa+0x39c>)
 8003656:	432b      	orrs	r3, r5
 8003658:	61fb      	str	r3, [r7, #28]
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	69fc      	ldr	r4, [r7, #28]
 800365e:	643b      	str	r3, [r7, #64]	; 0x40
 8003660:	647c      	str	r4, [r7, #68]	; 0x44
    // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
    int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8003662:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8003664:	f7fe fdda 	bl	800221c <__aeabi_i2d>
 8003668:	4a98      	ldr	r2, [pc, #608]	; (80038cc <_etoa+0x3a0>)
 800366a:	4b99      	ldr	r3, [pc, #612]	; (80038d0 <_etoa+0x3a4>)
 800366c:	f7fd ffa2 	bl	80015b4 <__aeabi_dmul>
 8003670:	0002      	movs	r2, r0
 8003672:	000b      	movs	r3, r1
 8003674:	0010      	movs	r0, r2
 8003676:	0019      	movs	r1, r3
 8003678:	4a96      	ldr	r2, [pc, #600]	; (80038d4 <_etoa+0x3a8>)
 800367a:	4b97      	ldr	r3, [pc, #604]	; (80038d8 <_etoa+0x3ac>)
 800367c:	f7fd f82a 	bl	80006d4 <__aeabi_dadd>
 8003680:	0002      	movs	r2, r0
 8003682:	000b      	movs	r3, r1
 8003684:	0014      	movs	r4, r2
 8003686:	001d      	movs	r5, r3
 8003688:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800368a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800368c:	2200      	movs	r2, #0
 800368e:	4b93      	ldr	r3, [pc, #588]	; (80038dc <_etoa+0x3b0>)
 8003690:	f7fe f9fc 	bl	8001a8c <__aeabi_dsub>
 8003694:	0002      	movs	r2, r0
 8003696:	000b      	movs	r3, r1
 8003698:	0010      	movs	r0, r2
 800369a:	0019      	movs	r1, r3
 800369c:	4a90      	ldr	r2, [pc, #576]	; (80038e0 <_etoa+0x3b4>)
 800369e:	4b91      	ldr	r3, [pc, #580]	; (80038e4 <_etoa+0x3b8>)
 80036a0:	f7fd ff88 	bl	80015b4 <__aeabi_dmul>
 80036a4:	0002      	movs	r2, r0
 80036a6:	000b      	movs	r3, r1
 80036a8:	0020      	movs	r0, r4
 80036aa:	0029      	movs	r1, r5
 80036ac:	f7fd f812 	bl	80006d4 <__aeabi_dadd>
 80036b0:	0002      	movs	r2, r0
 80036b2:	000b      	movs	r3, r1
 80036b4:	0010      	movs	r0, r2
 80036b6:	0019      	movs	r1, r3
 80036b8:	f7fe fd7a 	bl	80021b0 <__aeabi_d2iz>
 80036bc:	0003      	movs	r3, r0
 80036be:	677b      	str	r3, [r7, #116]	; 0x74
    // now we want to compute 10^expval but we want to be sure it won't overflow
    exp2 = (int)(expval * 3.321928094887362 + 0.5);
 80036c0:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80036c2:	f7fe fdab 	bl	800221c <__aeabi_i2d>
 80036c6:	4a88      	ldr	r2, [pc, #544]	; (80038e8 <_etoa+0x3bc>)
 80036c8:	4b88      	ldr	r3, [pc, #544]	; (80038ec <_etoa+0x3c0>)
 80036ca:	f7fd ff73 	bl	80015b4 <__aeabi_dmul>
 80036ce:	0002      	movs	r2, r0
 80036d0:	000b      	movs	r3, r1
 80036d2:	0010      	movs	r0, r2
 80036d4:	0019      	movs	r1, r3
 80036d6:	2200      	movs	r2, #0
 80036d8:	4b85      	ldr	r3, [pc, #532]	; (80038f0 <_etoa+0x3c4>)
 80036da:	f7fc fffb 	bl	80006d4 <__aeabi_dadd>
 80036de:	0002      	movs	r2, r0
 80036e0:	000b      	movs	r3, r1
 80036e2:	0010      	movs	r0, r2
 80036e4:	0019      	movs	r1, r3
 80036e6:	f7fe fd63 	bl	80021b0 <__aeabi_d2iz>
 80036ea:	0003      	movs	r3, r0
 80036ec:	667b      	str	r3, [r7, #100]	; 0x64
    const double z = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 80036ee:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80036f0:	f7fe fd94 	bl	800221c <__aeabi_i2d>
 80036f4:	4a7f      	ldr	r2, [pc, #508]	; (80038f4 <_etoa+0x3c8>)
 80036f6:	4b80      	ldr	r3, [pc, #512]	; (80038f8 <_etoa+0x3cc>)
 80036f8:	f7fd ff5c 	bl	80015b4 <__aeabi_dmul>
 80036fc:	0002      	movs	r2, r0
 80036fe:	000b      	movs	r3, r1
 8003700:	0014      	movs	r4, r2
 8003702:	001d      	movs	r5, r3
 8003704:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8003706:	f7fe fd89 	bl	800221c <__aeabi_i2d>
 800370a:	4a7c      	ldr	r2, [pc, #496]	; (80038fc <_etoa+0x3d0>)
 800370c:	4b7c      	ldr	r3, [pc, #496]	; (8003900 <_etoa+0x3d4>)
 800370e:	f7fd ff51 	bl	80015b4 <__aeabi_dmul>
 8003712:	0002      	movs	r2, r0
 8003714:	000b      	movs	r3, r1
 8003716:	0020      	movs	r0, r4
 8003718:	0029      	movs	r1, r5
 800371a:	f7fe f9b7 	bl	8001a8c <__aeabi_dsub>
 800371e:	0002      	movs	r2, r0
 8003720:	000b      	movs	r3, r1
 8003722:	65ba      	str	r2, [r7, #88]	; 0x58
 8003724:	65fb      	str	r3, [r7, #92]	; 0x5c
    const double z2 = z * z;
 8003726:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003728:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800372a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800372c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800372e:	f7fd ff41 	bl	80015b4 <__aeabi_dmul>
 8003732:	0002      	movs	r2, r0
 8003734:	000b      	movs	r3, r1
 8003736:	653a      	str	r2, [r7, #80]	; 0x50
 8003738:	657b      	str	r3, [r7, #84]	; 0x54
    conv.U = (uint64_t)(exp2 + 1023) << 52U;
 800373a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800373c:	4a71      	ldr	r2, [pc, #452]	; (8003904 <_etoa+0x3d8>)
 800373e:	4694      	mov	ip, r2
 8003740:	4463      	add	r3, ip
 8003742:	613b      	str	r3, [r7, #16]
 8003744:	17db      	asrs	r3, r3, #31
 8003746:	617b      	str	r3, [r7, #20]
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	051b      	lsls	r3, r3, #20
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	2300      	movs	r3, #0
 8003750:	60bb      	str	r3, [r7, #8]
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	68fc      	ldr	r4, [r7, #12]
 8003756:	643b      	str	r3, [r7, #64]	; 0x40
 8003758:	647c      	str	r4, [r7, #68]	; 0x44
    // compute exp(z) using continued fractions, see
    // https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
    conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800375a:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800375c:	6c7d      	ldr	r5, [r7, #68]	; 0x44
 800375e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003760:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8003762:	0002      	movs	r2, r0
 8003764:	000b      	movs	r3, r1
 8003766:	f7fc ffb5 	bl	80006d4 <__aeabi_dadd>
 800376a:	0002      	movs	r2, r0
 800376c:	000b      	movs	r3, r1
 800376e:	623a      	str	r2, [r7, #32]
 8003770:	627b      	str	r3, [r7, #36]	; 0x24
 8003772:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003774:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003776:	2000      	movs	r0, #0
 8003778:	2180      	movs	r1, #128	; 0x80
 800377a:	05c9      	lsls	r1, r1, #23
 800377c:	f7fe f986 	bl	8001a8c <__aeabi_dsub>
 8003780:	0002      	movs	r2, r0
 8003782:	000b      	movs	r3, r1
 8003784:	61ba      	str	r2, [r7, #24]
 8003786:	61fb      	str	r3, [r7, #28]
 8003788:	2200      	movs	r2, #0
 800378a:	4b5f      	ldr	r3, [pc, #380]	; (8003908 <_etoa+0x3dc>)
 800378c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800378e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003790:	f7fd fb0a 	bl	8000da8 <__aeabi_ddiv>
 8003794:	0002      	movs	r2, r0
 8003796:	000b      	movs	r3, r1
 8003798:	0010      	movs	r0, r2
 800379a:	0019      	movs	r1, r3
 800379c:	2200      	movs	r2, #0
 800379e:	4b5b      	ldr	r3, [pc, #364]	; (800390c <_etoa+0x3e0>)
 80037a0:	f7fc ff98 	bl	80006d4 <__aeabi_dadd>
 80037a4:	0002      	movs	r2, r0
 80037a6:	000b      	movs	r3, r1
 80037a8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80037aa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80037ac:	f7fd fafc 	bl	8000da8 <__aeabi_ddiv>
 80037b0:	0002      	movs	r2, r0
 80037b2:	000b      	movs	r3, r1
 80037b4:	0010      	movs	r0, r2
 80037b6:	0019      	movs	r1, r3
 80037b8:	2200      	movs	r2, #0
 80037ba:	4b55      	ldr	r3, [pc, #340]	; (8003910 <_etoa+0x3e4>)
 80037bc:	f7fc ff8a 	bl	80006d4 <__aeabi_dadd>
 80037c0:	0002      	movs	r2, r0
 80037c2:	000b      	movs	r3, r1
 80037c4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80037c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80037c8:	f7fd faee 	bl	8000da8 <__aeabi_ddiv>
 80037cc:	0002      	movs	r2, r0
 80037ce:	000b      	movs	r3, r1
 80037d0:	69b8      	ldr	r0, [r7, #24]
 80037d2:	69f9      	ldr	r1, [r7, #28]
 80037d4:	f7fc ff7e 	bl	80006d4 <__aeabi_dadd>
 80037d8:	0002      	movs	r2, r0
 80037da:	000b      	movs	r3, r1
 80037dc:	6a38      	ldr	r0, [r7, #32]
 80037de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037e0:	f7fd fae2 	bl	8000da8 <__aeabi_ddiv>
 80037e4:	0002      	movs	r2, r0
 80037e6:	000b      	movs	r3, r1
 80037e8:	0010      	movs	r0, r2
 80037ea:	0019      	movs	r1, r3
 80037ec:	2200      	movs	r2, #0
 80037ee:	4b36      	ldr	r3, [pc, #216]	; (80038c8 <_etoa+0x39c>)
 80037f0:	f7fc ff70 	bl	80006d4 <__aeabi_dadd>
 80037f4:	0002      	movs	r2, r0
 80037f6:	000b      	movs	r3, r1
 80037f8:	0020      	movs	r0, r4
 80037fa:	0029      	movs	r1, r5
 80037fc:	f7fd feda 	bl	80015b4 <__aeabi_dmul>
 8003800:	0002      	movs	r2, r0
 8003802:	000b      	movs	r3, r1
 8003804:	643a      	str	r2, [r7, #64]	; 0x40
 8003806:	647b      	str	r3, [r7, #68]	; 0x44
    // correct for rounding errors
    if (value < conv.F) {
 8003808:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800380a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800380c:	19b9      	adds	r1, r7, r6
 800380e:	6808      	ldr	r0, [r1, #0]
 8003810:	6849      	ldr	r1, [r1, #4]
 8003812:	f7fc fe05 	bl	8000420 <__aeabi_dcmplt>
 8003816:	1e03      	subs	r3, r0, #0
 8003818:	d00c      	beq.n	8003834 <_etoa+0x308>
        expval--;
 800381a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800381c:	3b01      	subs	r3, #1
 800381e:	677b      	str	r3, [r7, #116]	; 0x74
        conv.F /= 10;
 8003820:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003822:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003824:	2200      	movs	r2, #0
 8003826:	4b39      	ldr	r3, [pc, #228]	; (800390c <_etoa+0x3e0>)
 8003828:	f7fd fabe 	bl	8000da8 <__aeabi_ddiv>
 800382c:	0002      	movs	r2, r0
 800382e:	000b      	movs	r3, r1
 8003830:	643a      	str	r2, [r7, #64]	; 0x40
 8003832:	647b      	str	r3, [r7, #68]	; 0x44
    }

    // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
    unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8003834:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003836:	2b63      	cmp	r3, #99	; 0x63
 8003838:	dc04      	bgt.n	8003844 <_etoa+0x318>
 800383a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800383c:	3363      	adds	r3, #99	; 0x63
 800383e:	db01      	blt.n	8003844 <_etoa+0x318>
 8003840:	2304      	movs	r3, #4
 8003842:	e000      	b.n	8003846 <_etoa+0x31a>
 8003844:	2305      	movs	r3, #5
 8003846:	673b      	str	r3, [r7, #112]	; 0x70

    // in "%g" mode, "prec" is the number of *significant figures* not decimals
    if (flags & FLAGS_ADAPT_EXP) {
 8003848:	23a0      	movs	r3, #160	; 0xa0
 800384a:	18fb      	adds	r3, r7, r3
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	2380      	movs	r3, #128	; 0x80
 8003850:	011b      	lsls	r3, r3, #4
 8003852:	4013      	ands	r3, r2
 8003854:	d100      	bne.n	8003858 <_etoa+0x32c>
 8003856:	e074      	b.n	8003942 <_etoa+0x416>
        // do we want to fall-back to "%f" mode?
        if ((value >= 1e-4) && (value < 1e6)) {
 8003858:	4a2e      	ldr	r2, [pc, #184]	; (8003914 <_etoa+0x3e8>)
 800385a:	4b2f      	ldr	r3, [pc, #188]	; (8003918 <_etoa+0x3ec>)
 800385c:	2490      	movs	r4, #144	; 0x90
 800385e:	1939      	adds	r1, r7, r4
 8003860:	6808      	ldr	r0, [r1, #0]
 8003862:	6849      	ldr	r1, [r1, #4]
 8003864:	f7fc fdfa 	bl	800045c <__aeabi_dcmpge>
 8003868:	1e03      	subs	r3, r0, #0
 800386a:	d059      	beq.n	8003920 <_etoa+0x3f4>
 800386c:	2200      	movs	r2, #0
 800386e:	4b2b      	ldr	r3, [pc, #172]	; (800391c <_etoa+0x3f0>)
 8003870:	1939      	adds	r1, r7, r4
 8003872:	6808      	ldr	r0, [r1, #0]
 8003874:	6849      	ldr	r1, [r1, #4]
 8003876:	f7fc fdd3 	bl	8000420 <__aeabi_dcmplt>
 800387a:	1e03      	subs	r3, r0, #0
 800387c:	d050      	beq.n	8003920 <_etoa+0x3f4>
            if ((int)prec > expval) {
 800387e:	2198      	movs	r1, #152	; 0x98
 8003880:	187b      	adds	r3, r7, r1
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003886:	429a      	cmp	r2, r3
 8003888:	da07      	bge.n	800389a <_etoa+0x36e>
                prec = (unsigned)((int)prec - expval - 1);
 800388a:	187b      	adds	r3, r7, r1
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	187a      	adds	r2, r7, r1
 8003896:	6013      	str	r3, [r2, #0]
 8003898:	e003      	b.n	80038a2 <_etoa+0x376>
            } else {
                prec = 0;
 800389a:	2300      	movs	r3, #0
 800389c:	2298      	movs	r2, #152	; 0x98
 800389e:	18ba      	adds	r2, r7, r2
 80038a0:	6013      	str	r3, [r2, #0]
            }
            flags |= FLAGS_PRECISION; // make sure _ftoa respects precision
 80038a2:	21a0      	movs	r1, #160	; 0xa0
 80038a4:	187b      	adds	r3, r7, r1
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2280      	movs	r2, #128	; 0x80
 80038aa:	00d2      	lsls	r2, r2, #3
 80038ac:	4313      	orrs	r3, r2
 80038ae:	187a      	adds	r2, r7, r1
 80038b0:	6013      	str	r3, [r2, #0]
            // no characters in exponent
            minwidth = 0U;
 80038b2:	2300      	movs	r3, #0
 80038b4:	673b      	str	r3, [r7, #112]	; 0x70
            expval = 0;
 80038b6:	2300      	movs	r3, #0
 80038b8:	677b      	str	r3, [r7, #116]	; 0x74
 80038ba:	e042      	b.n	8003942 <_etoa+0x416>
 80038bc:	7fefffff 	.word	0x7fefffff
 80038c0:	ffefffff 	.word	0xffefffff
 80038c4:	fffffc01 	.word	0xfffffc01
 80038c8:	3ff00000 	.word	0x3ff00000
 80038cc:	509f79fb 	.word	0x509f79fb
 80038d0:	3fd34413 	.word	0x3fd34413
 80038d4:	8b60c8b3 	.word	0x8b60c8b3
 80038d8:	3fc68a28 	.word	0x3fc68a28
 80038dc:	3ff80000 	.word	0x3ff80000
 80038e0:	636f4361 	.word	0x636f4361
 80038e4:	3fd287a7 	.word	0x3fd287a7
 80038e8:	0979a371 	.word	0x0979a371
 80038ec:	400a934f 	.word	0x400a934f
 80038f0:	3fe00000 	.word	0x3fe00000
 80038f4:	bbb55516 	.word	0xbbb55516
 80038f8:	40026bb1 	.word	0x40026bb1
 80038fc:	fefa39ef 	.word	0xfefa39ef
 8003900:	3fe62e42 	.word	0x3fe62e42
 8003904:	000003ff 	.word	0x000003ff
 8003908:	402c0000 	.word	0x402c0000
 800390c:	40240000 	.word	0x40240000
 8003910:	40180000 	.word	0x40180000
 8003914:	eb1c432d 	.word	0xeb1c432d
 8003918:	3f1a36e2 	.word	0x3f1a36e2
 800391c:	412e8480 	.word	0x412e8480
        } else {
            // we use one sigfig for the whole part
            if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8003920:	2198      	movs	r1, #152	; 0x98
 8003922:	187b      	adds	r3, r7, r1
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00b      	beq.n	8003942 <_etoa+0x416>
 800392a:	23a0      	movs	r3, #160	; 0xa0
 800392c:	18fb      	adds	r3, r7, r3
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	2380      	movs	r3, #128	; 0x80
 8003932:	00db      	lsls	r3, r3, #3
 8003934:	4013      	ands	r3, r2
 8003936:	d004      	beq.n	8003942 <_etoa+0x416>
                --prec;
 8003938:	187b      	adds	r3, r7, r1
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	3b01      	subs	r3, #1
 800393e:	187a      	adds	r2, r7, r1
 8003940:	6013      	str	r3, [r2, #0]
            }
        }
    }

    // will everything fit?
    unsigned int fwidth = width;
 8003942:	229c      	movs	r2, #156	; 0x9c
 8003944:	18bb      	adds	r3, r7, r2
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (width > minwidth) {
 800394a:	18bb      	adds	r3, r7, r2
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003950:	429a      	cmp	r2, r3
 8003952:	d904      	bls.n	800395e <_etoa+0x432>
        // we didn't fall-back so subtract the characters required for the exponent
        fwidth -= minwidth;
 8003954:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003956:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800395c:	e001      	b.n	8003962 <_etoa+0x436>
    } else {
        // not enough characters, so go back to default sizing
        fwidth = 0U;
 800395e:	2300      	movs	r3, #0
 8003960:	66fb      	str	r3, [r7, #108]	; 0x6c
    }
    if ((flags & FLAGS_LEFT) && minwidth) {
 8003962:	23a0      	movs	r3, #160	; 0xa0
 8003964:	18fb      	adds	r3, r7, r3
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2202      	movs	r2, #2
 800396a:	4013      	ands	r3, r2
 800396c:	d004      	beq.n	8003978 <_etoa+0x44c>
 800396e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <_etoa+0x44c>
        // if we're padding on the right, DON'T pad the floating part
        fwidth = 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	66fb      	str	r3, [r7, #108]	; 0x6c
    }

    // rescale the float value
    if (expval) {
 8003978:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00c      	beq.n	8003998 <_etoa+0x46c>
        value /= conv.F;
 800397e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003982:	2490      	movs	r4, #144	; 0x90
 8003984:	1939      	adds	r1, r7, r4
 8003986:	6808      	ldr	r0, [r1, #0]
 8003988:	6849      	ldr	r1, [r1, #4]
 800398a:	f7fd fa0d 	bl	8000da8 <__aeabi_ddiv>
 800398e:	0002      	movs	r2, r0
 8003990:	000b      	movs	r3, r1
 8003992:	1939      	adds	r1, r7, r4
 8003994:	600a      	str	r2, [r1, #0]
 8003996:	604b      	str	r3, [r1, #4]
    }

    // output the floating part
    const size_t start_idx = idx;
 8003998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800399a:	64fb      	str	r3, [r7, #76]	; 0x4c
    idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 800399c:	233b      	movs	r3, #59	; 0x3b
 800399e:	2230      	movs	r2, #48	; 0x30
 80039a0:	4694      	mov	ip, r2
 80039a2:	44bc      	add	ip, r7
 80039a4:	4463      	add	r3, ip
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00b      	beq.n	80039c4 <_etoa+0x498>
 80039ac:	2390      	movs	r3, #144	; 0x90
 80039ae:	18fb      	adds	r3, r7, r3
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80039b4:	2394      	movs	r3, #148	; 0x94
 80039b6:	18fb      	adds	r3, r7, r3
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2280      	movs	r2, #128	; 0x80
 80039bc:	0612      	lsls	r2, r2, #24
 80039be:	405a      	eors	r2, r3
 80039c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039c2:	e005      	b.n	80039d0 <_etoa+0x4a4>
 80039c4:	2390      	movs	r3, #144	; 0x90
 80039c6:	18fb      	adds	r3, r7, r3
 80039c8:	685c      	ldr	r4, [r3, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ce:	62fc      	str	r4, [r7, #44]	; 0x2c
 80039d0:	23a0      	movs	r3, #160	; 0xa0
 80039d2:	18fa      	adds	r2, r7, r3
 80039d4:	6813      	ldr	r3, [r2, #0]
 80039d6:	4a31      	ldr	r2, [pc, #196]	; (8003a9c <_etoa+0x570>)
 80039d8:	4013      	ands	r3, r2
 80039da:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 80039dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80039e0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80039e2:	9304      	str	r3, [sp, #16]
 80039e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e6:	9303      	str	r3, [sp, #12]
 80039e8:	2598      	movs	r5, #152	; 0x98
 80039ea:	197d      	adds	r5, r7, r5
 80039ec:	682b      	ldr	r3, [r5, #0]
 80039ee:	9302      	str	r3, [sp, #8]
 80039f0:	6abd      	ldr	r5, [r7, #40]	; 0x28
 80039f2:	6afe      	ldr	r6, [r7, #44]	; 0x2c
 80039f4:	9500      	str	r5, [sp, #0]
 80039f6:	9601      	str	r6, [sp, #4]
 80039f8:	0023      	movs	r3, r4
 80039fa:	f7ff fb59 	bl	80030b0 <_ftoa>
 80039fe:	0003      	movs	r3, r0
 8003a00:	637b      	str	r3, [r7, #52]	; 0x34

    // output the exponent part
    if (minwidth) {
 8003a02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d044      	beq.n	8003a92 <_etoa+0x566>
        // output the exponential symbol
        out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8003a08:	23a0      	movs	r3, #160	; 0xa0
 8003a0a:	18fb      	adds	r3, r7, r3
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	4013      	ands	r3, r2
 8003a12:	d001      	beq.n	8003a18 <_etoa+0x4ec>
 8003a14:	2045      	movs	r0, #69	; 0x45
 8003a16:	e000      	b.n	8003a1a <_etoa+0x4ee>
 8003a18:	2065      	movs	r0, #101	; 0x65
 8003a1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a1c:	1c53      	adds	r3, r2, #1
 8003a1e:	637b      	str	r3, [r7, #52]	; 0x34
 8003a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a22:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a24:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8003a26:	47a0      	blx	r4
        // output the exponent value
        idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0,
 8003a28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a2a:	17da      	asrs	r2, r3, #31
 8003a2c:	189b      	adds	r3, r3, r2
 8003a2e:	4053      	eors	r3, r2
 8003a30:	469c      	mov	ip, r3
 8003a32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a34:	0fdb      	lsrs	r3, r3, #31
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003a3a:	3a01      	subs	r2, #1
 8003a3c:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 8003a3e:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8003a40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a42:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003a44:	2605      	movs	r6, #5
 8003a46:	9605      	str	r6, [sp, #20]
 8003a48:	9204      	str	r2, [sp, #16]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	9203      	str	r2, [sp, #12]
 8003a4e:	220a      	movs	r2, #10
 8003a50:	9202      	str	r2, [sp, #8]
 8003a52:	9301      	str	r3, [sp, #4]
 8003a54:	4663      	mov	r3, ip
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	002b      	movs	r3, r5
 8003a5a:	0022      	movs	r2, r4
 8003a5c:	f7ff fa4c 	bl	8002ef8 <_ntoa_long>
 8003a60:	0003      	movs	r3, r0
 8003a62:	637b      	str	r3, [r7, #52]	; 0x34
                         minwidth - 1, FLAGS_ZEROPAD | FLAGS_PLUS);
        // might need to right-pad spaces
        if (flags & FLAGS_LEFT) {
 8003a64:	23a0      	movs	r3, #160	; 0xa0
 8003a66:	18fb      	adds	r3, r7, r3
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	d010      	beq.n	8003a92 <_etoa+0x566>
            while (idx - start_idx < width)
 8003a70:	e007      	b.n	8003a82 <_etoa+0x556>
                out(' ', buffer, idx++, maxlen);
 8003a72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a74:	1c53      	adds	r3, r2, #1
 8003a76:	637b      	str	r3, [r7, #52]	; 0x34
 8003a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a7a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a7c:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8003a7e:	2020      	movs	r0, #32
 8003a80:	47a0      	blx	r4
            while (idx - start_idx < width)
 8003a82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	229c      	movs	r2, #156	; 0x9c
 8003a8a:	18ba      	adds	r2, r7, r2
 8003a8c:	6812      	ldr	r2, [r2, #0]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d8ef      	bhi.n	8003a72 <_etoa+0x546>
        }
    }
    return idx;
 8003a92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003a94:	0018      	movs	r0, r3
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b01f      	add	sp, #124	; 0x7c
 8003a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a9c:	fffff7ff 	.word	0xfffff7ff

08003aa0 <_vsnprintf>:
#endif // PRINTF_SUPPORT_EXPONENTIAL
#endif // PRINTF_SUPPORT_FLOAT

// internal vsnprintf
static int _vsnprintf(out_fct_type out, char *buffer, const size_t maxlen, const char *format, va_list va) {
 8003aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aa2:	46c6      	mov	lr, r8
 8003aa4:	b500      	push	{lr}
 8003aa6:	b0a6      	sub	sp, #152	; 0x98
 8003aa8:	af0a      	add	r7, sp, #40	; 0x28
 8003aaa:	6278      	str	r0, [r7, #36]	; 0x24
 8003aac:	6239      	str	r1, [r7, #32]
 8003aae:	61fa      	str	r2, [r7, #28]
 8003ab0:	61bb      	str	r3, [r7, #24]
    unsigned int flags, width, precision, n;
    size_t idx = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	65fb      	str	r3, [r7, #92]	; 0x5c

    if (!buffer) {
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <_vsnprintf+0x20>
 8003abc:	f000 fc26 	bl	800430c <_vsnprintf+0x86c>
        // use null output function
        out = _out_null;
 8003ac0:	4bd0      	ldr	r3, [pc, #832]	; (8003e04 <_vsnprintf+0x364>)
 8003ac2:	627b      	str	r3, [r7, #36]	; 0x24
    }

    while (*format) {
 8003ac4:	f000 fc22 	bl	800430c <_vsnprintf+0x86c>
        // format specifier?  %[flags][width][.precision][length]
        if (*format != '%') {
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b25      	cmp	r3, #37	; 0x25
 8003ace:	d00d      	beq.n	8003aec <_vsnprintf+0x4c>
            // no
            out(*format, buffer, idx++, maxlen);
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	7818      	ldrb	r0, [r3, #0]
 8003ad4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003ad6:	1c53      	adds	r3, r2, #1
 8003ad8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	6a39      	ldr	r1, [r7, #32]
 8003ade:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003ae0:	47a0      	blx	r4
            format++;
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	61bb      	str	r3, [r7, #24]
            continue;
 8003ae8:	f000 fc10 	bl	800430c <_vsnprintf+0x86c>
        } else {
            // yes, evaluate it
            format++;
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	3301      	adds	r3, #1
 8003af0:	61bb      	str	r3, [r7, #24]
        }

        // evaluate flags
        flags = 0U;
 8003af2:	2300      	movs	r3, #0
 8003af4:	66fb      	str	r3, [r7, #108]	; 0x6c
        do {
            switch (*format) {
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	3b20      	subs	r3, #32
 8003afc:	2b10      	cmp	r3, #16
 8003afe:	d836      	bhi.n	8003b6e <_vsnprintf+0xce>
 8003b00:	009a      	lsls	r2, r3, #2
 8003b02:	4bc1      	ldr	r3, [pc, #772]	; (8003e08 <_vsnprintf+0x368>)
 8003b04:	18d3      	adds	r3, r2, r3
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	469f      	mov	pc, r3
            case '0':
                flags |= FLAGS_ZEROPAD;
 8003b0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	3301      	adds	r3, #1
 8003b16:	61bb      	str	r3, [r7, #24]
                n = 1U;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 8003b1c:	e02a      	b.n	8003b74 <_vsnprintf+0xd4>
            case '-':
                flags |= FLAGS_LEFT;
 8003b1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b20:	2202      	movs	r2, #2
 8003b22:	4313      	orrs	r3, r2
 8003b24:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	61bb      	str	r3, [r7, #24]
                n = 1U;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 8003b30:	e020      	b.n	8003b74 <_vsnprintf+0xd4>
            case '+':
                flags |= FLAGS_PLUS;
 8003b32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b34:	2204      	movs	r2, #4
 8003b36:	4313      	orrs	r3, r2
 8003b38:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	61bb      	str	r3, [r7, #24]
                n = 1U;
 8003b40:	2301      	movs	r3, #1
 8003b42:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 8003b44:	e016      	b.n	8003b74 <_vsnprintf+0xd4>
            case ' ':
                flags |= FLAGS_SPACE;
 8003b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b48:	2208      	movs	r2, #8
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	3301      	adds	r3, #1
 8003b52:	61bb      	str	r3, [r7, #24]
                n = 1U;
 8003b54:	2301      	movs	r3, #1
 8003b56:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 8003b58:	e00c      	b.n	8003b74 <_vsnprintf+0xd4>
            case '#':
                flags |= FLAGS_HASH;
 8003b5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b5c:	2210      	movs	r2, #16
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	3301      	adds	r3, #1
 8003b66:	61bb      	str	r3, [r7, #24]
                n = 1U;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 8003b6c:	e002      	b.n	8003b74 <_vsnprintf+0xd4>
            default:
                n = 0U;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 8003b72:	46c0      	nop			; (mov r8, r8)
            }
        } while (n);
 8003b74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1bd      	bne.n	8003af6 <_vsnprintf+0x56>

        // evaluate width field
        width = 0U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	66bb      	str	r3, [r7, #104]	; 0x68
        if (_is_digit(*format)) {
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	0018      	movs	r0, r3
 8003b84:	f7ff f859 	bl	8002c3a <_is_digit>
 8003b88:	1e03      	subs	r3, r0, #0
 8003b8a:	d007      	beq.n	8003b9c <_vsnprintf+0xfc>
            width = _atoi(&format);
 8003b8c:	2318      	movs	r3, #24
 8003b8e:	18fb      	adds	r3, r7, r3
 8003b90:	0018      	movs	r0, r3
 8003b92:	f7ff f86b 	bl	8002c6c <_atoi>
 8003b96:	0003      	movs	r3, r0
 8003b98:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b9a:	e01c      	b.n	8003bd6 <_vsnprintf+0x136>
        } else if (*format == '*') {
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	2b2a      	cmp	r3, #42	; 0x2a
 8003ba2:	d118      	bne.n	8003bd6 <_vsnprintf+0x136>
            const int w = va_arg(va, int);
 8003ba4:	2388      	movs	r3, #136	; 0x88
 8003ba6:	18fb      	adds	r3, r7, r3
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	1d1a      	adds	r2, r3, #4
 8003bac:	2188      	movs	r1, #136	; 0x88
 8003bae:	1879      	adds	r1, r7, r1
 8003bb0:	600a      	str	r2, [r1, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	64bb      	str	r3, [r7, #72]	; 0x48
            if (w < 0) {
 8003bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	da07      	bge.n	8003bcc <_vsnprintf+0x12c>
                flags |= FLAGS_LEFT; // reverse padding
 8003bbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	66fb      	str	r3, [r7, #108]	; 0x6c
                width = (unsigned int)-w;
 8003bc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bc6:	425b      	negs	r3, r3
 8003bc8:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bca:	e001      	b.n	8003bd0 <_vsnprintf+0x130>
            } else {
                width = (unsigned int)w;
 8003bcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bce:	66bb      	str	r3, [r7, #104]	; 0x68
            }
            format++;
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	61bb      	str	r3, [r7, #24]
        }

        // evaluate precision field
        precision = 0U;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	667b      	str	r3, [r7, #100]	; 0x64
        if (*format == '.') {
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	2b2e      	cmp	r3, #46	; 0x2e
 8003be0:	d12b      	bne.n	8003c3a <_vsnprintf+0x19a>
            flags |= FLAGS_PRECISION;
 8003be2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003be4:	2280      	movs	r2, #128	; 0x80
 8003be6:	00d2      	lsls	r2, r2, #3
 8003be8:	4313      	orrs	r3, r2
 8003bea:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	3301      	adds	r3, #1
 8003bf0:	61bb      	str	r3, [r7, #24]
            if (_is_digit(*format)) {
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	0018      	movs	r0, r3
 8003bf8:	f7ff f81f 	bl	8002c3a <_is_digit>
 8003bfc:	1e03      	subs	r3, r0, #0
 8003bfe:	d007      	beq.n	8003c10 <_vsnprintf+0x170>
                precision = _atoi(&format);
 8003c00:	2318      	movs	r3, #24
 8003c02:	18fb      	adds	r3, r7, r3
 8003c04:	0018      	movs	r0, r3
 8003c06:	f7ff f831 	bl	8002c6c <_atoi>
 8003c0a:	0003      	movs	r3, r0
 8003c0c:	667b      	str	r3, [r7, #100]	; 0x64
 8003c0e:	e014      	b.n	8003c3a <_vsnprintf+0x19a>
            } else if (*format == '*') {
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	2b2a      	cmp	r3, #42	; 0x2a
 8003c16:	d110      	bne.n	8003c3a <_vsnprintf+0x19a>
                const int prec = (int)va_arg(va, int);
 8003c18:	2388      	movs	r3, #136	; 0x88
 8003c1a:	18fb      	adds	r3, r7, r3
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	1d1a      	adds	r2, r3, #4
 8003c20:	2188      	movs	r1, #136	; 0x88
 8003c22:	1879      	adds	r1, r7, r1
 8003c24:	600a      	str	r2, [r1, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	647b      	str	r3, [r7, #68]	; 0x44
                precision = prec > 0 ? (unsigned int)prec : 0U;
 8003c2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	da00      	bge.n	8003c32 <_vsnprintf+0x192>
 8003c30:	2300      	movs	r3, #0
 8003c32:	667b      	str	r3, [r7, #100]	; 0x64
                format++;
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	3301      	adds	r3, #1
 8003c38:	61bb      	str	r3, [r7, #24]
            }
        }

        // evaluate length field
        switch (*format) {
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	3b68      	subs	r3, #104	; 0x68
 8003c40:	2b12      	cmp	r3, #18
 8003c42:	d847      	bhi.n	8003cd4 <_vsnprintf+0x234>
 8003c44:	009a      	lsls	r2, r3, #2
 8003c46:	4b71      	ldr	r3, [pc, #452]	; (8003e0c <_vsnprintf+0x36c>)
 8003c48:	18d3      	adds	r3, r2, r3
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	469f      	mov	pc, r3
        case 'l':
            flags |= FLAGS_LONG;
 8003c4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c50:	2280      	movs	r2, #128	; 0x80
 8003c52:	0052      	lsls	r2, r2, #1
 8003c54:	4313      	orrs	r3, r2
 8003c56:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	61bb      	str	r3, [r7, #24]
            if (*format == 'l') {
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	2b6c      	cmp	r3, #108	; 0x6c
 8003c64:	d138      	bne.n	8003cd8 <_vsnprintf+0x238>
                flags |= FLAGS_LONG_LONG;
 8003c66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c68:	2280      	movs	r2, #128	; 0x80
 8003c6a:	0092      	lsls	r2, r2, #2
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	3301      	adds	r3, #1
 8003c74:	61bb      	str	r3, [r7, #24]
            }
            break;
 8003c76:	e02f      	b.n	8003cd8 <_vsnprintf+0x238>
        case 'h':
            flags |= FLAGS_SHORT;
 8003c78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c7a:	2280      	movs	r2, #128	; 0x80
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	3301      	adds	r3, #1
 8003c84:	61bb      	str	r3, [r7, #24]
            if (*format == 'h') {
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b68      	cmp	r3, #104	; 0x68
 8003c8c:	d126      	bne.n	8003cdc <_vsnprintf+0x23c>
                flags |= FLAGS_CHAR;
 8003c8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c90:	2240      	movs	r2, #64	; 0x40
 8003c92:	4313      	orrs	r3, r2
 8003c94:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	61bb      	str	r3, [r7, #24]
            }
            break;
 8003c9c:	e01e      	b.n	8003cdc <_vsnprintf+0x23c>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
        case 't':
            flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003c9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ca0:	2280      	movs	r2, #128	; 0x80
 8003ca2:	0052      	lsls	r2, r2, #1
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	3301      	adds	r3, #1
 8003cac:	61bb      	str	r3, [r7, #24]
            break;
 8003cae:	e016      	b.n	8003cde <_vsnprintf+0x23e>
#endif
        case 'j':
            flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003cb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cb2:	2280      	movs	r2, #128	; 0x80
 8003cb4:	0092      	lsls	r2, r2, #2
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	61bb      	str	r3, [r7, #24]
            break;
 8003cc0:	e00d      	b.n	8003cde <_vsnprintf+0x23e>
        case 'z':
            flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003cc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cc4:	2280      	movs	r2, #128	; 0x80
 8003cc6:	0052      	lsls	r2, r2, #1
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	3301      	adds	r3, #1
 8003cd0:	61bb      	str	r3, [r7, #24]
            break;
 8003cd2:	e004      	b.n	8003cde <_vsnprintf+0x23e>
        default:
            break;
 8003cd4:	46c0      	nop			; (mov r8, r8)
 8003cd6:	e002      	b.n	8003cde <_vsnprintf+0x23e>
            break;
 8003cd8:	46c0      	nop			; (mov r8, r8)
 8003cda:	e000      	b.n	8003cde <_vsnprintf+0x23e>
            break;
 8003cdc:	46c0      	nop			; (mov r8, r8)
        }

        // evaluate specifier
        switch (*format) {
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	3b25      	subs	r3, #37	; 0x25
 8003ce4:	2b53      	cmp	r3, #83	; 0x53
 8003ce6:	d900      	bls.n	8003cea <_vsnprintf+0x24a>
 8003ce8:	e303      	b.n	80042f2 <_vsnprintf+0x852>
 8003cea:	009a      	lsls	r2, r3, #2
 8003cec:	4b48      	ldr	r3, [pc, #288]	; (8003e10 <_vsnprintf+0x370>)
 8003cee:	18d3      	adds	r3, r2, r3
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	469f      	mov	pc, r3
        case 'X':
        case 'o':
        case 'b': {
            // set the base
            unsigned int base;
            if (*format == 'x' || *format == 'X') {
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	2b78      	cmp	r3, #120	; 0x78
 8003cfa:	d003      	beq.n	8003d04 <_vsnprintf+0x264>
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b58      	cmp	r3, #88	; 0x58
 8003d02:	d102      	bne.n	8003d0a <_vsnprintf+0x26a>
                base = 16U;
 8003d04:	2310      	movs	r3, #16
 8003d06:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d08:	e013      	b.n	8003d32 <_vsnprintf+0x292>
            } else if (*format == 'o') {
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	2b6f      	cmp	r3, #111	; 0x6f
 8003d10:	d102      	bne.n	8003d18 <_vsnprintf+0x278>
                base = 8U;
 8003d12:	2308      	movs	r3, #8
 8003d14:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d16:	e00c      	b.n	8003d32 <_vsnprintf+0x292>
            } else if (*format == 'b') {
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	2b62      	cmp	r3, #98	; 0x62
 8003d1e:	d102      	bne.n	8003d26 <_vsnprintf+0x286>
                base = 2U;
 8003d20:	2302      	movs	r3, #2
 8003d22:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d24:	e005      	b.n	8003d32 <_vsnprintf+0x292>
            } else {
                base = 10U;
 8003d26:	230a      	movs	r3, #10
 8003d28:	65bb      	str	r3, [r7, #88]	; 0x58
                flags &= ~FLAGS_HASH; // no hash for dec format
 8003d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d2c:	2210      	movs	r2, #16
 8003d2e:	4393      	bics	r3, r2
 8003d30:	66fb      	str	r3, [r7, #108]	; 0x6c
            }
            // uppercase
            if (*format == 'X') {
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	2b58      	cmp	r3, #88	; 0x58
 8003d38:	d103      	bne.n	8003d42 <_vsnprintf+0x2a2>
                flags |= FLAGS_UPPERCASE;
 8003d3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	66fb      	str	r3, [r7, #108]	; 0x6c
            }

            // no plus or space flag for u, x, X, o, b
            if ((*format != 'i') && (*format != 'd')) {
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	2b69      	cmp	r3, #105	; 0x69
 8003d48:	d007      	beq.n	8003d5a <_vsnprintf+0x2ba>
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	2b64      	cmp	r3, #100	; 0x64
 8003d50:	d003      	beq.n	8003d5a <_vsnprintf+0x2ba>
                flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8003d52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d54:	220c      	movs	r2, #12
 8003d56:	4393      	bics	r3, r2
 8003d58:	66fb      	str	r3, [r7, #108]	; 0x6c
            }

            // ignore '0' flag when precision is given
            if (flags & FLAGS_PRECISION) {
 8003d5a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003d5c:	2380      	movs	r3, #128	; 0x80
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	4013      	ands	r3, r2
 8003d62:	d003      	beq.n	8003d6c <_vsnprintf+0x2cc>
                flags &= ~FLAGS_ZEROPAD;
 8003d64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d66:	2201      	movs	r2, #1
 8003d68:	4393      	bics	r3, r2
 8003d6a:	66fb      	str	r3, [r7, #108]	; 0x6c
            }

            // convert the integer
            if ((*format == 'i') || (*format == 'd')) {
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	2b69      	cmp	r3, #105	; 0x69
 8003d72:	d004      	beq.n	8003d7e <_vsnprintf+0x2de>
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	2b64      	cmp	r3, #100	; 0x64
 8003d7a:	d000      	beq.n	8003d7e <_vsnprintf+0x2de>
 8003d7c:	e0b7      	b.n	8003eee <_vsnprintf+0x44e>
                // signed
                if (flags & FLAGS_LONG_LONG) {
 8003d7e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003d80:	2380      	movs	r3, #128	; 0x80
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	4013      	ands	r3, r2
 8003d86:	d045      	beq.n	8003e14 <_vsnprintf+0x374>
#if defined(PRINTF_SUPPORT_LONG_LONG)
                    const long long value = va_arg(va, long long);
 8003d88:	2388      	movs	r3, #136	; 0x88
 8003d8a:	18fb      	adds	r3, r7, r3
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	3307      	adds	r3, #7
 8003d90:	2207      	movs	r2, #7
 8003d92:	4393      	bics	r3, r2
 8003d94:	001a      	movs	r2, r3
 8003d96:	3208      	adds	r2, #8
 8003d98:	2188      	movs	r1, #136	; 0x88
 8003d9a:	1879      	adds	r1, r7, r1
 8003d9c:	600a      	str	r2, [r1, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	62ba      	str	r2, [r7, #40]	; 0x28
 8003da4:	62fb      	str	r3, [r7, #44]	; 0x2c
                    idx = _ntoa_long_long(out, buffer, idx, maxlen,
                                          (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base,
 8003da6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	da04      	bge.n	8003db8 <_vsnprintf+0x318>
 8003dae:	0010      	movs	r0, r2
 8003db0:	0019      	movs	r1, r3
 8003db2:	2300      	movs	r3, #0
 8003db4:	4242      	negs	r2, r0
 8003db6:	418b      	sbcs	r3, r1
                    idx = _ntoa_long_long(out, buffer, idx, maxlen,
 8003db8:	0010      	movs	r0, r2
 8003dba:	0019      	movs	r1, r3
 8003dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dbe:	0fdb      	lsrs	r3, r3, #31
 8003dc0:	b2da      	uxtb	r2, r3
 8003dc2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003dc4:	613b      	str	r3, [r7, #16]
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	617b      	str	r3, [r7, #20]
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	469c      	mov	ip, r3
 8003dce:	6dfe      	ldr	r6, [r7, #92]	; 0x5c
 8003dd0:	6a3d      	ldr	r5, [r7, #32]
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	4698      	mov	r8, r3
 8003dd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dd8:	9308      	str	r3, [sp, #32]
 8003dda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003ddc:	9307      	str	r3, [sp, #28]
 8003dde:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003de0:	9306      	str	r3, [sp, #24]
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	697c      	ldr	r4, [r7, #20]
 8003de6:	9304      	str	r3, [sp, #16]
 8003de8:	9405      	str	r4, [sp, #20]
 8003dea:	9202      	str	r2, [sp, #8]
 8003dec:	9000      	str	r0, [sp, #0]
 8003dee:	9101      	str	r1, [sp, #4]
 8003df0:	4663      	mov	r3, ip
 8003df2:	0032      	movs	r2, r6
 8003df4:	0029      	movs	r1, r5
 8003df6:	4640      	mov	r0, r8
 8003df8:	f7ff f8e7 	bl	8002fca <_ntoa_long_long>
 8003dfc:	0003      	movs	r3, r0
 8003dfe:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (flags & FLAGS_LONG_LONG) {
 8003e00:	e103      	b.n	800400a <_vsnprintf+0x56a>
 8003e02:	46c0      	nop			; (mov r8, r8)
 8003e04:	08002bb9 	.word	0x08002bb9
 8003e08:	08006f9c 	.word	0x08006f9c
 8003e0c:	08006fe0 	.word	0x08006fe0
 8003e10:	0800702c 	.word	0x0800702c
                                          precision, width, flags);
#endif
                } else if (flags & FLAGS_LONG) {
 8003e14:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003e16:	2380      	movs	r3, #128	; 0x80
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	d025      	beq.n	8003e6a <_vsnprintf+0x3ca>
                    const long value = va_arg(va, long);
 8003e1e:	2388      	movs	r3, #136	; 0x88
 8003e20:	18fb      	adds	r3, r7, r3
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	1d1a      	adds	r2, r3, #4
 8003e26:	2188      	movs	r1, #136	; 0x88
 8003e28:	1879      	adds	r1, r7, r1
 8003e2a:	600a      	str	r2, [r1, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	637b      	str	r3, [r7, #52]	; 0x34
                    idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value),
 8003e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e32:	17da      	asrs	r2, r3, #31
 8003e34:	189b      	adds	r3, r3, r2
 8003e36:	4053      	eors	r3, r2
 8003e38:	001e      	movs	r6, r3
 8003e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e3c:	0fdb      	lsrs	r3, r3, #31
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	69fd      	ldr	r5, [r7, #28]
 8003e42:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8003e44:	6a39      	ldr	r1, [r7, #32]
 8003e46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e4a:	9305      	str	r3, [sp, #20]
 8003e4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003e4e:	9304      	str	r3, [sp, #16]
 8003e50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e52:	9303      	str	r3, [sp, #12]
 8003e54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e56:	9302      	str	r3, [sp, #8]
 8003e58:	9201      	str	r2, [sp, #4]
 8003e5a:	9600      	str	r6, [sp, #0]
 8003e5c:	002b      	movs	r3, r5
 8003e5e:	0022      	movs	r2, r4
 8003e60:	f7ff f84a 	bl	8002ef8 <_ntoa_long>
 8003e64:	0003      	movs	r3, r0
 8003e66:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (flags & FLAGS_LONG_LONG) {
 8003e68:	e0cf      	b.n	800400a <_vsnprintf+0x56a>
                                     value < 0, base, precision, width, flags);
                } else {
                    const int value = (flags & FLAGS_CHAR)
 8003e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e6c:	2240      	movs	r2, #64	; 0x40
 8003e6e:	4013      	ands	r3, r2
                                          ? (char)va_arg(va, int)
                                          : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8003e70:	d009      	beq.n	8003e86 <_vsnprintf+0x3e6>
                                          ? (char)va_arg(va, int)
 8003e72:	2388      	movs	r3, #136	; 0x88
 8003e74:	18fb      	adds	r3, r7, r3
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	1d1a      	adds	r2, r3, #4
 8003e7a:	2188      	movs	r1, #136	; 0x88
 8003e7c:	1879      	adds	r1, r7, r1
 8003e7e:	600a      	str	r2, [r1, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	e015      	b.n	8003eb2 <_vsnprintf+0x412>
                                          : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8003e86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e88:	2280      	movs	r2, #128	; 0x80
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	d009      	beq.n	8003ea2 <_vsnprintf+0x402>
 8003e8e:	2388      	movs	r3, #136	; 0x88
 8003e90:	18fb      	adds	r3, r7, r3
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	1d1a      	adds	r2, r3, #4
 8003e96:	2188      	movs	r1, #136	; 0x88
 8003e98:	1879      	adds	r1, r7, r1
 8003e9a:	600a      	str	r2, [r1, #0]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	b21b      	sxth	r3, r3
 8003ea0:	e007      	b.n	8003eb2 <_vsnprintf+0x412>
 8003ea2:	2388      	movs	r3, #136	; 0x88
 8003ea4:	18fb      	adds	r3, r7, r3
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	1d1a      	adds	r2, r3, #4
 8003eaa:	2188      	movs	r1, #136	; 0x88
 8003eac:	1879      	adds	r1, r7, r1
 8003eae:	600a      	str	r2, [r1, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
                    const int value = (flags & FLAGS_CHAR)
 8003eb2:	63bb      	str	r3, [r7, #56]	; 0x38
                    idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value),
 8003eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb6:	17da      	asrs	r2, r3, #31
 8003eb8:	189b      	adds	r3, r3, r2
 8003eba:	4053      	eors	r3, r2
 8003ebc:	001e      	movs	r6, r3
 8003ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ec0:	0fdb      	lsrs	r3, r3, #31
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	69fd      	ldr	r5, [r7, #28]
 8003ec6:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8003ec8:	6a39      	ldr	r1, [r7, #32]
 8003eca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ecc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ece:	9305      	str	r3, [sp, #20]
 8003ed0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003ed2:	9304      	str	r3, [sp, #16]
 8003ed4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ed6:	9303      	str	r3, [sp, #12]
 8003ed8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003eda:	9302      	str	r3, [sp, #8]
 8003edc:	9201      	str	r2, [sp, #4]
 8003ede:	9600      	str	r6, [sp, #0]
 8003ee0:	002b      	movs	r3, r5
 8003ee2:	0022      	movs	r2, r4
 8003ee4:	f7ff f808 	bl	8002ef8 <_ntoa_long>
 8003ee8:	0003      	movs	r3, r0
 8003eea:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (flags & FLAGS_LONG_LONG) {
 8003eec:	e08d      	b.n	800400a <_vsnprintf+0x56a>
                                     value < 0, base, precision, width, flags);
                }
            } else {
                // unsigned
                if (flags & FLAGS_LONG_LONG) {
 8003eee:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003ef0:	2380      	movs	r3, #128	; 0x80
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d02b      	beq.n	8003f50 <_vsnprintf+0x4b0>
#if defined(PRINTF_SUPPORT_LONG_LONG)
                    idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base,
 8003ef8:	2388      	movs	r3, #136	; 0x88
 8003efa:	18fb      	adds	r3, r7, r3
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	3307      	adds	r3, #7
 8003f00:	2207      	movs	r2, #7
 8003f02:	4393      	bics	r3, r2
 8003f04:	001a      	movs	r2, r3
 8003f06:	3208      	adds	r2, #8
 8003f08:	2188      	movs	r1, #136	; 0x88
 8003f0a:	1879      	adds	r1, r7, r1
 8003f0c:	600a      	str	r2, [r1, #0]
 8003f0e:	6818      	ldr	r0, [r3, #0]
 8003f10:	6859      	ldr	r1, [r3, #4]
 8003f12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f14:	60bb      	str	r3, [r7, #8]
 8003f16:	2300      	movs	r3, #0
 8003f18:	60fb      	str	r3, [r7, #12]
 8003f1a:	69fe      	ldr	r6, [r7, #28]
 8003f1c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003f1e:	6a3d      	ldr	r5, [r7, #32]
 8003f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f22:	469c      	mov	ip, r3
 8003f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f26:	9308      	str	r3, [sp, #32]
 8003f28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f2a:	9307      	str	r3, [sp, #28]
 8003f2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f2e:	9306      	str	r3, [sp, #24]
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	68fc      	ldr	r4, [r7, #12]
 8003f34:	9304      	str	r3, [sp, #16]
 8003f36:	9405      	str	r4, [sp, #20]
 8003f38:	2300      	movs	r3, #0
 8003f3a:	9302      	str	r3, [sp, #8]
 8003f3c:	9000      	str	r0, [sp, #0]
 8003f3e:	9101      	str	r1, [sp, #4]
 8003f40:	0033      	movs	r3, r6
 8003f42:	0029      	movs	r1, r5
 8003f44:	4660      	mov	r0, ip
 8003f46:	f7ff f840 	bl	8002fca <_ntoa_long_long>
 8003f4a:	0003      	movs	r3, r0
 8003f4c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f4e:	e05c      	b.n	800400a <_vsnprintf+0x56a>
                                          precision, width, flags);
#endif
                } else if (flags & FLAGS_LONG) {
 8003f50:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003f52:	2380      	movs	r3, #128	; 0x80
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	4013      	ands	r3, r2
 8003f58:	d01d      	beq.n	8003f96 <_vsnprintf+0x4f6>
                    idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision,
 8003f5a:	2388      	movs	r3, #136	; 0x88
 8003f5c:	18fb      	adds	r3, r7, r3
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	1d1a      	adds	r2, r3, #4
 8003f62:	2188      	movs	r1, #136	; 0x88
 8003f64:	1879      	adds	r1, r7, r1
 8003f66:	600a      	str	r2, [r1, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	69fd      	ldr	r5, [r7, #28]
 8003f6c:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8003f6e:	6a39      	ldr	r1, [r7, #32]
 8003f70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f72:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003f74:	9205      	str	r2, [sp, #20]
 8003f76:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003f78:	9204      	str	r2, [sp, #16]
 8003f7a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003f7c:	9203      	str	r2, [sp, #12]
 8003f7e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f80:	9202      	str	r2, [sp, #8]
 8003f82:	2200      	movs	r2, #0
 8003f84:	9201      	str	r2, [sp, #4]
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	002b      	movs	r3, r5
 8003f8a:	0022      	movs	r2, r4
 8003f8c:	f7fe ffb4 	bl	8002ef8 <_ntoa_long>
 8003f90:	0003      	movs	r3, r0
 8003f92:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f94:	e039      	b.n	800400a <_vsnprintf+0x56a>
                                     width, flags);
                } else {
                    const unsigned int value =
                        (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int)
 8003f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f98:	2240      	movs	r2, #64	; 0x40
 8003f9a:	4013      	ands	r3, r2
                                             : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int)
 8003f9c:	d009      	beq.n	8003fb2 <_vsnprintf+0x512>
                        (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int)
 8003f9e:	2388      	movs	r3, #136	; 0x88
 8003fa0:	18fb      	adds	r3, r7, r3
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	1d1a      	adds	r2, r3, #4
 8003fa6:	2188      	movs	r1, #136	; 0x88
 8003fa8:	1879      	adds	r1, r7, r1
 8003faa:	600a      	str	r2, [r1, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	e015      	b.n	8003fde <_vsnprintf+0x53e>
                                             : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int)
 8003fb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fb4:	2280      	movs	r2, #128	; 0x80
 8003fb6:	4013      	ands	r3, r2
                                                                     : va_arg(va, unsigned int);
 8003fb8:	d009      	beq.n	8003fce <_vsnprintf+0x52e>
                                             : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int)
 8003fba:	2388      	movs	r3, #136	; 0x88
 8003fbc:	18fb      	adds	r3, r7, r3
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	1d1a      	adds	r2, r3, #4
 8003fc2:	2188      	movs	r1, #136	; 0x88
 8003fc4:	1879      	adds	r1, r7, r1
 8003fc6:	600a      	str	r2, [r1, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	e007      	b.n	8003fde <_vsnprintf+0x53e>
                                                                     : va_arg(va, unsigned int);
 8003fce:	2388      	movs	r3, #136	; 0x88
 8003fd0:	18fb      	adds	r3, r7, r3
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	1d1a      	adds	r2, r3, #4
 8003fd6:	2188      	movs	r1, #136	; 0x88
 8003fd8:	1879      	adds	r1, r7, r1
 8003fda:	600a      	str	r2, [r1, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
                    const unsigned int value =
 8003fde:	63fb      	str	r3, [r7, #60]	; 0x3c
                    idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8003fe0:	69fc      	ldr	r4, [r7, #28]
 8003fe2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003fe4:	6a39      	ldr	r1, [r7, #32]
 8003fe6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003fe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fea:	9305      	str	r3, [sp, #20]
 8003fec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003fee:	9304      	str	r3, [sp, #16]
 8003ff0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ff2:	9303      	str	r3, [sp, #12]
 8003ff4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ff6:	9302      	str	r3, [sp, #8]
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	9301      	str	r3, [sp, #4]
 8003ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ffe:	9300      	str	r3, [sp, #0]
 8004000:	0023      	movs	r3, r4
 8004002:	f7fe ff79 	bl	8002ef8 <_ntoa_long>
 8004006:	0003      	movs	r3, r0
 8004008:	65fb      	str	r3, [r7, #92]	; 0x5c
                }
            }
            format++;
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	3301      	adds	r3, #1
 800400e:	61bb      	str	r3, [r7, #24]
            break;
 8004010:	e17c      	b.n	800430c <_vsnprintf+0x86c>
        }
#if defined(PRINTF_SUPPORT_FLOAT)
        case 'f':
        case 'F':
            if (*format == 'F')
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	2b46      	cmp	r3, #70	; 0x46
 8004018:	d103      	bne.n	8004022 <_vsnprintf+0x582>
                flags |= FLAGS_UPPERCASE;
 800401a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800401c:	2220      	movs	r2, #32
 800401e:	4313      	orrs	r3, r2
 8004020:	66fb      	str	r3, [r7, #108]	; 0x6c
            idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004022:	2388      	movs	r3, #136	; 0x88
 8004024:	18fb      	adds	r3, r7, r3
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	3307      	adds	r3, #7
 800402a:	2207      	movs	r2, #7
 800402c:	4393      	bics	r3, r2
 800402e:	001a      	movs	r2, r3
 8004030:	3208      	adds	r2, #8
 8004032:	2188      	movs	r1, #136	; 0x88
 8004034:	1879      	adds	r1, r7, r1
 8004036:	600a      	str	r2, [r1, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	69fe      	ldr	r6, [r7, #28]
 800403e:	6dfd      	ldr	r5, [r7, #92]	; 0x5c
 8004040:	6a3c      	ldr	r4, [r7, #32]
 8004042:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004044:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004046:	9104      	str	r1, [sp, #16]
 8004048:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800404a:	9103      	str	r1, [sp, #12]
 800404c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800404e:	9102      	str	r1, [sp, #8]
 8004050:	9200      	str	r2, [sp, #0]
 8004052:	9301      	str	r3, [sp, #4]
 8004054:	0033      	movs	r3, r6
 8004056:	002a      	movs	r2, r5
 8004058:	0021      	movs	r1, r4
 800405a:	f7ff f829 	bl	80030b0 <_ftoa>
 800405e:	0003      	movs	r3, r0
 8004060:	65fb      	str	r3, [r7, #92]	; 0x5c
            format++;
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	3301      	adds	r3, #1
 8004066:	61bb      	str	r3, [r7, #24]
            break;
 8004068:	e150      	b.n	800430c <_vsnprintf+0x86c>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
        case 'e':
        case 'E':
        case 'g':
        case 'G':
            if ((*format == 'g') || (*format == 'G'))
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	2b67      	cmp	r3, #103	; 0x67
 8004070:	d003      	beq.n	800407a <_vsnprintf+0x5da>
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	2b47      	cmp	r3, #71	; 0x47
 8004078:	d104      	bne.n	8004084 <_vsnprintf+0x5e4>
                flags |= FLAGS_ADAPT_EXP;
 800407a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800407c:	2280      	movs	r2, #128	; 0x80
 800407e:	0112      	lsls	r2, r2, #4
 8004080:	4313      	orrs	r3, r2
 8004082:	66fb      	str	r3, [r7, #108]	; 0x6c
            if ((*format == 'E') || (*format == 'G'))
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b45      	cmp	r3, #69	; 0x45
 800408a:	d003      	beq.n	8004094 <_vsnprintf+0x5f4>
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	2b47      	cmp	r3, #71	; 0x47
 8004092:	d103      	bne.n	800409c <_vsnprintf+0x5fc>
                flags |= FLAGS_UPPERCASE;
 8004094:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004096:	2220      	movs	r2, #32
 8004098:	4313      	orrs	r3, r2
 800409a:	66fb      	str	r3, [r7, #108]	; 0x6c
            idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800409c:	2388      	movs	r3, #136	; 0x88
 800409e:	18fb      	adds	r3, r7, r3
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3307      	adds	r3, #7
 80040a4:	2207      	movs	r2, #7
 80040a6:	4393      	bics	r3, r2
 80040a8:	001a      	movs	r2, r3
 80040aa:	3208      	adds	r2, #8
 80040ac:	2188      	movs	r1, #136	; 0x88
 80040ae:	1879      	adds	r1, r7, r1
 80040b0:	600a      	str	r2, [r1, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	69fe      	ldr	r6, [r7, #28]
 80040b8:	6dfd      	ldr	r5, [r7, #92]	; 0x5c
 80040ba:	6a3c      	ldr	r4, [r7, #32]
 80040bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040be:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80040c0:	9104      	str	r1, [sp, #16]
 80040c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80040c4:	9103      	str	r1, [sp, #12]
 80040c6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80040c8:	9102      	str	r1, [sp, #8]
 80040ca:	9200      	str	r2, [sp, #0]
 80040cc:	9301      	str	r3, [sp, #4]
 80040ce:	0033      	movs	r3, r6
 80040d0:	002a      	movs	r2, r5
 80040d2:	0021      	movs	r1, r4
 80040d4:	f7ff fa2a 	bl	800352c <_etoa>
 80040d8:	0003      	movs	r3, r0
 80040da:	65fb      	str	r3, [r7, #92]	; 0x5c
            format++;
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	3301      	adds	r3, #1
 80040e0:	61bb      	str	r3, [r7, #24]
            break;
 80040e2:	e113      	b.n	800430c <_vsnprintf+0x86c>
#endif // PRINTF_SUPPORT_EXPONENTIAL
#endif // PRINTF_SUPPORT_FLOAT
        case 'c': {
            unsigned int l = 1U;
 80040e4:	2301      	movs	r3, #1
 80040e6:	657b      	str	r3, [r7, #84]	; 0x54
            // pre padding
            if (!(flags & FLAGS_LEFT)) {
 80040e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ea:	2202      	movs	r2, #2
 80040ec:	4013      	ands	r3, r2
 80040ee:	d10e      	bne.n	800410e <_vsnprintf+0x66e>
                while (l++ < width) {
 80040f0:	e007      	b.n	8004102 <_vsnprintf+0x662>
                    out(' ', buffer, idx++, maxlen);
 80040f2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80040f4:	1c53      	adds	r3, r2, #1
 80040f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	6a39      	ldr	r1, [r7, #32]
 80040fc:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80040fe:	2020      	movs	r0, #32
 8004100:	47a0      	blx	r4
                while (l++ < width) {
 8004102:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004104:	1c5a      	adds	r2, r3, #1
 8004106:	657a      	str	r2, [r7, #84]	; 0x54
 8004108:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800410a:	429a      	cmp	r2, r3
 800410c:	d8f1      	bhi.n	80040f2 <_vsnprintf+0x652>
                }
            }
            // char output
            out((char)va_arg(va, int), buffer, idx++, maxlen);
 800410e:	2388      	movs	r3, #136	; 0x88
 8004110:	18fb      	adds	r3, r7, r3
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	1d1a      	adds	r2, r3, #4
 8004116:	2188      	movs	r1, #136	; 0x88
 8004118:	1879      	adds	r1, r7, r1
 800411a:	600a      	str	r2, [r1, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	b2d8      	uxtb	r0, r3
 8004120:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004122:	1c53      	adds	r3, r2, #1
 8004124:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	6a39      	ldr	r1, [r7, #32]
 800412a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800412c:	47a0      	blx	r4
            // post padding
            if (flags & FLAGS_LEFT) {
 800412e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004130:	2202      	movs	r2, #2
 8004132:	4013      	ands	r3, r2
 8004134:	d00e      	beq.n	8004154 <_vsnprintf+0x6b4>
                while (l++ < width) {
 8004136:	e007      	b.n	8004148 <_vsnprintf+0x6a8>
                    out(' ', buffer, idx++, maxlen);
 8004138:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800413a:	1c53      	adds	r3, r2, #1
 800413c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	6a39      	ldr	r1, [r7, #32]
 8004142:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8004144:	2020      	movs	r0, #32
 8004146:	47a0      	blx	r4
                while (l++ < width) {
 8004148:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800414a:	1c5a      	adds	r2, r3, #1
 800414c:	657a      	str	r2, [r7, #84]	; 0x54
 800414e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004150:	429a      	cmp	r2, r3
 8004152:	d8f1      	bhi.n	8004138 <_vsnprintf+0x698>
                }
            }
            format++;
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	3301      	adds	r3, #1
 8004158:	61bb      	str	r3, [r7, #24]
            break;
 800415a:	e0d7      	b.n	800430c <_vsnprintf+0x86c>
        }

        case 's': {
            const char *p = va_arg(va, char *);
 800415c:	2388      	movs	r3, #136	; 0x88
 800415e:	18fb      	adds	r3, r7, r3
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	1d1a      	adds	r2, r3, #4
 8004164:	2188      	movs	r1, #136	; 0x88
 8004166:	1879      	adds	r1, r7, r1
 8004168:	600a      	str	r2, [r1, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	653b      	str	r3, [r7, #80]	; 0x50
            unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 800416e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <_vsnprintf+0x6d8>
 8004174:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004176:	e001      	b.n	800417c <_vsnprintf+0x6dc>
 8004178:	2301      	movs	r3, #1
 800417a:	425b      	negs	r3, r3
 800417c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800417e:	0019      	movs	r1, r3
 8004180:	0010      	movs	r0, r2
 8004182:	f7fe fd3f 	bl	8002c04 <_strnlen_s>
 8004186:	0003      	movs	r3, r0
 8004188:	64fb      	str	r3, [r7, #76]	; 0x4c
            // pre padding
            if (flags & FLAGS_PRECISION) {
 800418a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800418c:	2380      	movs	r3, #128	; 0x80
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	4013      	ands	r3, r2
 8004192:	d005      	beq.n	80041a0 <_vsnprintf+0x700>
                l = (l < precision ? l : precision);
 8004194:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004196:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004198:	4293      	cmp	r3, r2
 800419a:	d900      	bls.n	800419e <_vsnprintf+0x6fe>
 800419c:	0013      	movs	r3, r2
 800419e:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
            if (!(flags & FLAGS_LEFT)) {
 80041a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041a2:	2202      	movs	r2, #2
 80041a4:	4013      	ands	r3, r2
 80041a6:	d11a      	bne.n	80041de <_vsnprintf+0x73e>
                while (l++ < width) {
 80041a8:	e007      	b.n	80041ba <_vsnprintf+0x71a>
                    out(' ', buffer, idx++, maxlen);
 80041aa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80041ac:	1c53      	adds	r3, r2, #1
 80041ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	6a39      	ldr	r1, [r7, #32]
 80041b4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80041b6:	2020      	movs	r0, #32
 80041b8:	47a0      	blx	r4
                while (l++ < width) {
 80041ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	64fa      	str	r2, [r7, #76]	; 0x4c
 80041c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d8f1      	bhi.n	80041aa <_vsnprintf+0x70a>
                }
            }
            // string output
            while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80041c6:	e00a      	b.n	80041de <_vsnprintf+0x73e>
                out(*(p++), buffer, idx++, maxlen);
 80041c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041ca:	1c5a      	adds	r2, r3, #1
 80041cc:	653a      	str	r2, [r7, #80]	; 0x50
 80041ce:	7818      	ldrb	r0, [r3, #0]
 80041d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80041d2:	1c53      	adds	r3, r2, #1
 80041d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	6a39      	ldr	r1, [r7, #32]
 80041da:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80041dc:	47a0      	blx	r4
            while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80041de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d009      	beq.n	80041fa <_vsnprintf+0x75a>
 80041e6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041e8:	2380      	movs	r3, #128	; 0x80
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	4013      	ands	r3, r2
 80041ee:	d0eb      	beq.n	80041c8 <_vsnprintf+0x728>
 80041f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041f2:	1e5a      	subs	r2, r3, #1
 80041f4:	667a      	str	r2, [r7, #100]	; 0x64
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1e6      	bne.n	80041c8 <_vsnprintf+0x728>
            }
            // post padding
            if (flags & FLAGS_LEFT) {
 80041fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041fc:	2202      	movs	r2, #2
 80041fe:	4013      	ands	r3, r2
 8004200:	d00e      	beq.n	8004220 <_vsnprintf+0x780>
                while (l++ < width) {
 8004202:	e007      	b.n	8004214 <_vsnprintf+0x774>
                    out(' ', buffer, idx++, maxlen);
 8004204:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004206:	1c53      	adds	r3, r2, #1
 8004208:	65fb      	str	r3, [r7, #92]	; 0x5c
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	6a39      	ldr	r1, [r7, #32]
 800420e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8004210:	2020      	movs	r0, #32
 8004212:	47a0      	blx	r4
                while (l++ < width) {
 8004214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004216:	1c5a      	adds	r2, r3, #1
 8004218:	64fa      	str	r2, [r7, #76]	; 0x4c
 800421a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800421c:	429a      	cmp	r2, r3
 800421e:	d8f1      	bhi.n	8004204 <_vsnprintf+0x764>
                }
            }
            format++;
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	3301      	adds	r3, #1
 8004224:	61bb      	str	r3, [r7, #24]
            break;
 8004226:	e071      	b.n	800430c <_vsnprintf+0x86c>
        }

        case 'p': {
            width = sizeof(void *) * 2U;
 8004228:	2308      	movs	r3, #8
 800422a:	66bb      	str	r3, [r7, #104]	; 0x68
            flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 800422c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800422e:	2221      	movs	r2, #33	; 0x21
 8004230:	4313      	orrs	r3, r2
 8004232:	66fb      	str	r3, [r7, #108]	; 0x6c
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8004234:	212b      	movs	r1, #43	; 0x2b
 8004236:	2318      	movs	r3, #24
 8004238:	18fb      	adds	r3, r7, r3
 800423a:	185b      	adds	r3, r3, r1
 800423c:	2200      	movs	r2, #0
 800423e:	701a      	strb	r2, [r3, #0]
            if (is_ll) {
 8004240:	2318      	movs	r3, #24
 8004242:	18fb      	adds	r3, r7, r3
 8004244:	185b      	adds	r3, r3, r1
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d025      	beq.n	8004298 <_vsnprintf+0x7f8>
                idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void *), false, 16U,
 800424c:	2388      	movs	r3, #136	; 0x88
 800424e:	18fb      	adds	r3, r7, r3
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	1d1a      	adds	r2, r3, #4
 8004254:	2188      	movs	r1, #136	; 0x88
 8004256:	1879      	adds	r1, r7, r1
 8004258:	600a      	str	r2, [r1, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	603b      	str	r3, [r7, #0]
 800425e:	2300      	movs	r3, #0
 8004260:	607b      	str	r3, [r7, #4]
 8004262:	69fd      	ldr	r5, [r7, #28]
 8004264:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8004266:	6a39      	ldr	r1, [r7, #32]
 8004268:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800426a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800426c:	9308      	str	r3, [sp, #32]
 800426e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004270:	9307      	str	r3, [sp, #28]
 8004272:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004274:	9306      	str	r3, [sp, #24]
 8004276:	2210      	movs	r2, #16
 8004278:	2300      	movs	r3, #0
 800427a:	9204      	str	r2, [sp, #16]
 800427c:	9305      	str	r3, [sp, #20]
 800427e:	2300      	movs	r3, #0
 8004280:	9302      	str	r3, [sp, #8]
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	9200      	str	r2, [sp, #0]
 8004288:	9301      	str	r3, [sp, #4]
 800428a:	002b      	movs	r3, r5
 800428c:	0022      	movs	r2, r4
 800428e:	f7fe fe9c 	bl	8002fca <_ntoa_long_long>
 8004292:	0003      	movs	r3, r0
 8004294:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004296:	e01c      	b.n	80042d2 <_vsnprintf+0x832>
                                      precision, width, flags);
            } else {
#endif
                idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void *)), false,
 8004298:	2388      	movs	r3, #136	; 0x88
 800429a:	18fb      	adds	r3, r7, r3
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	1d1a      	adds	r2, r3, #4
 80042a0:	2188      	movs	r1, #136	; 0x88
 80042a2:	1879      	adds	r1, r7, r1
 80042a4:	600a      	str	r2, [r1, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	001d      	movs	r5, r3
 80042aa:	69fc      	ldr	r4, [r7, #28]
 80042ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80042ae:	6a39      	ldr	r1, [r7, #32]
 80042b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80042b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042b4:	9305      	str	r3, [sp, #20]
 80042b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80042b8:	9304      	str	r3, [sp, #16]
 80042ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042bc:	9303      	str	r3, [sp, #12]
 80042be:	2310      	movs	r3, #16
 80042c0:	9302      	str	r3, [sp, #8]
 80042c2:	2300      	movs	r3, #0
 80042c4:	9301      	str	r3, [sp, #4]
 80042c6:	9500      	str	r5, [sp, #0]
 80042c8:	0023      	movs	r3, r4
 80042ca:	f7fe fe15 	bl	8002ef8 <_ntoa_long>
 80042ce:	0003      	movs	r3, r0
 80042d0:	65fb      	str	r3, [r7, #92]	; 0x5c
                                 16U, precision, width, flags);
#if defined(PRINTF_SUPPORT_LONG_LONG)
            }
#endif
            format++;
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	3301      	adds	r3, #1
 80042d6:	61bb      	str	r3, [r7, #24]
            break;
 80042d8:	e018      	b.n	800430c <_vsnprintf+0x86c>
        }

        case '%':
            out('%', buffer, idx++, maxlen);
 80042da:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80042dc:	1c53      	adds	r3, r2, #1
 80042de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	6a39      	ldr	r1, [r7, #32]
 80042e4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80042e6:	2025      	movs	r0, #37	; 0x25
 80042e8:	47a0      	blx	r4
            format++;
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	3301      	adds	r3, #1
 80042ee:	61bb      	str	r3, [r7, #24]
            break;
 80042f0:	e00c      	b.n	800430c <_vsnprintf+0x86c>

        default:
            out(*format, buffer, idx++, maxlen);
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	7818      	ldrb	r0, [r3, #0]
 80042f6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80042f8:	1c53      	adds	r3, r2, #1
 80042fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	6a39      	ldr	r1, [r7, #32]
 8004300:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8004302:	47a0      	blx	r4
            format++;
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	3301      	adds	r3, #1
 8004308:	61bb      	str	r3, [r7, #24]
            break;
 800430a:	46c0      	nop			; (mov r8, r8)
    while (*format) {
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <_vsnprintf+0x878>
 8004314:	f7ff fbd8 	bl	8003ac8 <_vsnprintf+0x28>
        }
    }

    // termination
    out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8004318:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	429a      	cmp	r2, r3
 800431e:	d302      	bcc.n	8004326 <_vsnprintf+0x886>
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	1e5a      	subs	r2, r3, #1
 8004324:	e000      	b.n	8004328 <_vsnprintf+0x888>
 8004326:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	6a39      	ldr	r1, [r7, #32]
 800432c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800432e:	2000      	movs	r0, #0
 8004330:	47a0      	blx	r4

    // return written chars without terminating \0
    return (int)idx;
 8004332:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 8004334:	0018      	movs	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	b01c      	add	sp, #112	; 0x70
 800433a:	bc80      	pop	{r7}
 800433c:	46b8      	mov	r8, r7
 800433e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004340 <printf_>:

///////////////////////////////////////////////////////////////////////////////

int printf_(const char *format, ...) {
 8004340:	b40f      	push	{r0, r1, r2, r3}
 8004342:	b590      	push	{r4, r7, lr}
 8004344:	b087      	sub	sp, #28
 8004346:	af02      	add	r7, sp, #8
    va_list va;
    va_start(va, format);
 8004348:	2324      	movs	r3, #36	; 0x24
 800434a:	18fb      	adds	r3, r7, r3
 800434c:	60bb      	str	r3, [r7, #8]
    char buffer[1];
    const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 800434e:	6a3c      	ldr	r4, [r7, #32]
 8004350:	2301      	movs	r3, #1
 8004352:	425a      	negs	r2, r3
 8004354:	1d39      	adds	r1, r7, #4
 8004356:	4808      	ldr	r0, [pc, #32]	; (8004378 <printf_+0x38>)
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	9300      	str	r3, [sp, #0]
 800435c:	0023      	movs	r3, r4
 800435e:	f7ff fb9f 	bl	8003aa0 <_vsnprintf>
 8004362:	0003      	movs	r3, r0
 8004364:	60fb      	str	r3, [r7, #12]
    va_end(va);
    return ret;
 8004366:	68fb      	ldr	r3, [r7, #12]
}
 8004368:	0018      	movs	r0, r3
 800436a:	46bd      	mov	sp, r7
 800436c:	b005      	add	sp, #20
 800436e:	bc90      	pop	{r4, r7}
 8004370:	bc08      	pop	{r3}
 8004372:	b004      	add	sp, #16
 8004374:	4718      	bx	r3
 8004376:	46c0      	nop			; (mov r8, r8)
 8004378:	08002bd5 	.word	0x08002bd5

0800437c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004380:	4b07      	ldr	r3, [pc, #28]	; (80043a0 <HAL_MspInit+0x24>)
 8004382:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004384:	4b06      	ldr	r3, [pc, #24]	; (80043a0 <HAL_MspInit+0x24>)
 8004386:	2101      	movs	r1, #1
 8004388:	430a      	orrs	r2, r1
 800438a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800438c:	4b04      	ldr	r3, [pc, #16]	; (80043a0 <HAL_MspInit+0x24>)
 800438e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004390:	4b03      	ldr	r3, [pc, #12]	; (80043a0 <HAL_MspInit+0x24>)
 8004392:	2180      	movs	r1, #128	; 0x80
 8004394:	0549      	lsls	r1, r1, #21
 8004396:	430a      	orrs	r2, r1
 8004398:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800439a:	46c0      	nop			; (mov r8, r8)
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40021000 	.word	0x40021000

080043a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80043a4:	b590      	push	{r4, r7, lr}
 80043a6:	b08b      	sub	sp, #44	; 0x2c
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043ac:	2414      	movs	r4, #20
 80043ae:	193b      	adds	r3, r7, r4
 80043b0:	0018      	movs	r0, r3
 80043b2:	2314      	movs	r3, #20
 80043b4:	001a      	movs	r2, r3
 80043b6:	2100      	movs	r1, #0
 80043b8:	f002 fd44 	bl	8006e44 <memset>
  if(hi2c->Instance==I2C1)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a3b      	ldr	r2, [pc, #236]	; (80044b0 <HAL_I2C_MspInit+0x10c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d129      	bne.n	800441a <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043c6:	4b3b      	ldr	r3, [pc, #236]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 80043c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ca:	4b3a      	ldr	r3, [pc, #232]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 80043cc:	2102      	movs	r1, #2
 80043ce:	430a      	orrs	r2, r1
 80043d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80043d2:	4b38      	ldr	r3, [pc, #224]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 80043d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d6:	2202      	movs	r2, #2
 80043d8:	4013      	ands	r3, r2
 80043da:	613b      	str	r3, [r7, #16]
 80043dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80043de:	0021      	movs	r1, r4
 80043e0:	187b      	adds	r3, r7, r1
 80043e2:	22c0      	movs	r2, #192	; 0xc0
 80043e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043e6:	187b      	adds	r3, r7, r1
 80043e8:	2212      	movs	r2, #18
 80043ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ec:	187b      	adds	r3, r7, r1
 80043ee:	2200      	movs	r2, #0
 80043f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043f2:	187b      	adds	r3, r7, r1
 80043f4:	2203      	movs	r2, #3
 80043f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80043f8:	187b      	adds	r3, r7, r1
 80043fa:	2201      	movs	r2, #1
 80043fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043fe:	187b      	adds	r3, r7, r1
 8004400:	4a2d      	ldr	r2, [pc, #180]	; (80044b8 <HAL_I2C_MspInit+0x114>)
 8004402:	0019      	movs	r1, r3
 8004404:	0010      	movs	r0, r2
 8004406:	f000 fb03 	bl	8004a10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800440a:	4b2a      	ldr	r3, [pc, #168]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 800440c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800440e:	4b29      	ldr	r3, [pc, #164]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 8004410:	2180      	movs	r1, #128	; 0x80
 8004412:	0389      	lsls	r1, r1, #14
 8004414:	430a      	orrs	r2, r1
 8004416:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004418:	e046      	b.n	80044a8 <HAL_I2C_MspInit+0x104>
  else if(hi2c->Instance==I2C2)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a27      	ldr	r2, [pc, #156]	; (80044bc <HAL_I2C_MspInit+0x118>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d141      	bne.n	80044a8 <HAL_I2C_MspInit+0x104>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004424:	4b23      	ldr	r3, [pc, #140]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 8004426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004428:	4b22      	ldr	r3, [pc, #136]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 800442a:	2102      	movs	r1, #2
 800442c:	430a      	orrs	r2, r1
 800442e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004430:	4b20      	ldr	r3, [pc, #128]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 8004432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004434:	2202      	movs	r2, #2
 8004436:	4013      	ands	r3, r2
 8004438:	60fb      	str	r3, [r7, #12]
 800443a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800443c:	2114      	movs	r1, #20
 800443e:	187b      	adds	r3, r7, r1
 8004440:	2280      	movs	r2, #128	; 0x80
 8004442:	0112      	lsls	r2, r2, #4
 8004444:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004446:	000c      	movs	r4, r1
 8004448:	193b      	adds	r3, r7, r4
 800444a:	2212      	movs	r2, #18
 800444c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800444e:	193b      	adds	r3, r7, r4
 8004450:	2200      	movs	r2, #0
 8004452:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004454:	193b      	adds	r3, r7, r4
 8004456:	2203      	movs	r2, #3
 8004458:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800445a:	193b      	adds	r3, r7, r4
 800445c:	2206      	movs	r2, #6
 800445e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004460:	193b      	adds	r3, r7, r4
 8004462:	4a15      	ldr	r2, [pc, #84]	; (80044b8 <HAL_I2C_MspInit+0x114>)
 8004464:	0019      	movs	r1, r3
 8004466:	0010      	movs	r0, r2
 8004468:	f000 fad2 	bl	8004a10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800446c:	0021      	movs	r1, r4
 800446e:	187b      	adds	r3, r7, r1
 8004470:	2280      	movs	r2, #128	; 0x80
 8004472:	0192      	lsls	r2, r2, #6
 8004474:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004476:	187b      	adds	r3, r7, r1
 8004478:	2212      	movs	r2, #18
 800447a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447c:	187b      	adds	r3, r7, r1
 800447e:	2200      	movs	r2, #0
 8004480:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004482:	187b      	adds	r3, r7, r1
 8004484:	2203      	movs	r2, #3
 8004486:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_I2C2;
 8004488:	187b      	adds	r3, r7, r1
 800448a:	2205      	movs	r2, #5
 800448c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800448e:	187b      	adds	r3, r7, r1
 8004490:	4a09      	ldr	r2, [pc, #36]	; (80044b8 <HAL_I2C_MspInit+0x114>)
 8004492:	0019      	movs	r1, r3
 8004494:	0010      	movs	r0, r2
 8004496:	f000 fabb 	bl	8004a10 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800449a:	4b06      	ldr	r3, [pc, #24]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 800449c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800449e:	4b05      	ldr	r3, [pc, #20]	; (80044b4 <HAL_I2C_MspInit+0x110>)
 80044a0:	2180      	movs	r1, #128	; 0x80
 80044a2:	03c9      	lsls	r1, r1, #15
 80044a4:	430a      	orrs	r2, r1
 80044a6:	639a      	str	r2, [r3, #56]	; 0x38
}
 80044a8:	46c0      	nop			; (mov r8, r8)
 80044aa:	46bd      	mov	sp, r7
 80044ac:	b00b      	add	sp, #44	; 0x2c
 80044ae:	bd90      	pop	{r4, r7, pc}
 80044b0:	40005400 	.word	0x40005400
 80044b4:	40021000 	.word	0x40021000
 80044b8:	50000400 	.word	0x50000400
 80044bc:	40005800 	.word	0x40005800

080044c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80044c0:	b590      	push	{r4, r7, lr}
 80044c2:	b08b      	sub	sp, #44	; 0x2c
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c8:	2414      	movs	r4, #20
 80044ca:	193b      	adds	r3, r7, r4
 80044cc:	0018      	movs	r0, r3
 80044ce:	2314      	movs	r3, #20
 80044d0:	001a      	movs	r2, r3
 80044d2:	2100      	movs	r1, #0
 80044d4:	f002 fcb6 	bl	8006e44 <memset>
  if(hspi->Instance==SPI1)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a3c      	ldr	r2, [pc, #240]	; (80045d0 <HAL_SPI_MspInit+0x110>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d12a      	bne.n	8004538 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80044e2:	4b3c      	ldr	r3, [pc, #240]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 80044e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044e6:	4b3b      	ldr	r3, [pc, #236]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 80044e8:	2180      	movs	r1, #128	; 0x80
 80044ea:	0149      	lsls	r1, r1, #5
 80044ec:	430a      	orrs	r2, r1
 80044ee:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044f0:	4b38      	ldr	r3, [pc, #224]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 80044f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044f4:	4b37      	ldr	r3, [pc, #220]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 80044f6:	2101      	movs	r1, #1
 80044f8:	430a      	orrs	r2, r1
 80044fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80044fc:	4b35      	ldr	r3, [pc, #212]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 80044fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004500:	2201      	movs	r2, #1
 8004502:	4013      	ands	r3, r2
 8004504:	613b      	str	r3, [r7, #16]
 8004506:	693b      	ldr	r3, [r7, #16]
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA15     ------> SPI1_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_15;
 8004508:	0021      	movs	r1, r4
 800450a:	187b      	adds	r3, r7, r1
 800450c:	4a32      	ldr	r2, [pc, #200]	; (80045d8 <HAL_SPI_MspInit+0x118>)
 800450e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004510:	187b      	adds	r3, r7, r1
 8004512:	2202      	movs	r2, #2
 8004514:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004516:	187b      	adds	r3, r7, r1
 8004518:	2200      	movs	r2, #0
 800451a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800451c:	187b      	adds	r3, r7, r1
 800451e:	2203      	movs	r2, #3
 8004520:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004522:	187b      	adds	r3, r7, r1
 8004524:	2200      	movs	r2, #0
 8004526:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004528:	187a      	adds	r2, r7, r1
 800452a:	23a0      	movs	r3, #160	; 0xa0
 800452c:	05db      	lsls	r3, r3, #23
 800452e:	0011      	movs	r1, r2
 8004530:	0018      	movs	r0, r3
 8004532:	f000 fa6d 	bl	8004a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004536:	e046      	b.n	80045c6 <HAL_SPI_MspInit+0x106>
  else if(hspi->Instance==SPI2)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a27      	ldr	r2, [pc, #156]	; (80045dc <HAL_SPI_MspInit+0x11c>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d141      	bne.n	80045c6 <HAL_SPI_MspInit+0x106>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004542:	4b24      	ldr	r3, [pc, #144]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 8004544:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004546:	4b23      	ldr	r3, [pc, #140]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 8004548:	2180      	movs	r1, #128	; 0x80
 800454a:	01c9      	lsls	r1, r1, #7
 800454c:	430a      	orrs	r2, r1
 800454e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004550:	4b20      	ldr	r3, [pc, #128]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 8004552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004554:	4b1f      	ldr	r3, [pc, #124]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 8004556:	2102      	movs	r1, #2
 8004558:	430a      	orrs	r2, r1
 800455a:	62da      	str	r2, [r3, #44]	; 0x2c
 800455c:	4b1d      	ldr	r3, [pc, #116]	; (80045d4 <HAL_SPI_MspInit+0x114>)
 800455e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004560:	2202      	movs	r2, #2
 8004562:	4013      	ands	r3, r2
 8004564:	60fb      	str	r3, [r7, #12]
 8004566:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004568:	2114      	movs	r1, #20
 800456a:	187b      	adds	r3, r7, r1
 800456c:	2280      	movs	r2, #128	; 0x80
 800456e:	00d2      	lsls	r2, r2, #3
 8004570:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004572:	000c      	movs	r4, r1
 8004574:	193b      	adds	r3, r7, r4
 8004576:	2202      	movs	r2, #2
 8004578:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457a:	193b      	adds	r3, r7, r4
 800457c:	2200      	movs	r2, #0
 800457e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004580:	193b      	adds	r3, r7, r4
 8004582:	2203      	movs	r2, #3
 8004584:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004586:	193b      	adds	r3, r7, r4
 8004588:	2205      	movs	r2, #5
 800458a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800458c:	193b      	adds	r3, r7, r4
 800458e:	4a14      	ldr	r2, [pc, #80]	; (80045e0 <HAL_SPI_MspInit+0x120>)
 8004590:	0019      	movs	r1, r3
 8004592:	0010      	movs	r0, r2
 8004594:	f000 fa3c 	bl	8004a10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8004598:	0021      	movs	r1, r4
 800459a:	187b      	adds	r3, r7, r1
 800459c:	22d0      	movs	r2, #208	; 0xd0
 800459e:	0212      	lsls	r2, r2, #8
 80045a0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045a2:	187b      	adds	r3, r7, r1
 80045a4:	2202      	movs	r2, #2
 80045a6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a8:	187b      	adds	r3, r7, r1
 80045aa:	2200      	movs	r2, #0
 80045ac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045ae:	187b      	adds	r3, r7, r1
 80045b0:	2203      	movs	r2, #3
 80045b2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80045b4:	187b      	adds	r3, r7, r1
 80045b6:	2200      	movs	r2, #0
 80045b8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ba:	187b      	adds	r3, r7, r1
 80045bc:	4a08      	ldr	r2, [pc, #32]	; (80045e0 <HAL_SPI_MspInit+0x120>)
 80045be:	0019      	movs	r1, r3
 80045c0:	0010      	movs	r0, r2
 80045c2:	f000 fa25 	bl	8004a10 <HAL_GPIO_Init>
}
 80045c6:	46c0      	nop			; (mov r8, r8)
 80045c8:	46bd      	mov	sp, r7
 80045ca:	b00b      	add	sp, #44	; 0x2c
 80045cc:	bd90      	pop	{r4, r7, pc}
 80045ce:	46c0      	nop			; (mov r8, r8)
 80045d0:	40013000 	.word	0x40013000
 80045d4:	40021000 	.word	0x40021000
 80045d8:	000080e0 	.word	0x000080e0
 80045dc:	40003800 	.word	0x40003800
 80045e0:	50000400 	.word	0x50000400

080045e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80045e4:	b590      	push	{r4, r7, lr}
 80045e6:	b089      	sub	sp, #36	; 0x24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045ec:	240c      	movs	r4, #12
 80045ee:	193b      	adds	r3, r7, r4
 80045f0:	0018      	movs	r0, r3
 80045f2:	2314      	movs	r3, #20
 80045f4:	001a      	movs	r2, r3
 80045f6:	2100      	movs	r1, #0
 80045f8:	f002 fc24 	bl	8006e44 <memset>
  if(huart->Instance==USART1)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a18      	ldr	r2, [pc, #96]	; (8004664 <HAL_UART_MspInit+0x80>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d12a      	bne.n	800465c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004606:	4b18      	ldr	r3, [pc, #96]	; (8004668 <HAL_UART_MspInit+0x84>)
 8004608:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800460a:	4b17      	ldr	r3, [pc, #92]	; (8004668 <HAL_UART_MspInit+0x84>)
 800460c:	2180      	movs	r1, #128	; 0x80
 800460e:	01c9      	lsls	r1, r1, #7
 8004610:	430a      	orrs	r2, r1
 8004612:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004614:	4b14      	ldr	r3, [pc, #80]	; (8004668 <HAL_UART_MspInit+0x84>)
 8004616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004618:	4b13      	ldr	r3, [pc, #76]	; (8004668 <HAL_UART_MspInit+0x84>)
 800461a:	2101      	movs	r1, #1
 800461c:	430a      	orrs	r2, r1
 800461e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004620:	4b11      	ldr	r3, [pc, #68]	; (8004668 <HAL_UART_MspInit+0x84>)
 8004622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004624:	2201      	movs	r2, #1
 8004626:	4013      	ands	r3, r2
 8004628:	60bb      	str	r3, [r7, #8]
 800462a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800462c:	193b      	adds	r3, r7, r4
 800462e:	22c0      	movs	r2, #192	; 0xc0
 8004630:	00d2      	lsls	r2, r2, #3
 8004632:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004634:	0021      	movs	r1, r4
 8004636:	187b      	adds	r3, r7, r1
 8004638:	2202      	movs	r2, #2
 800463a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463c:	187b      	adds	r3, r7, r1
 800463e:	2200      	movs	r2, #0
 8004640:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004642:	187b      	adds	r3, r7, r1
 8004644:	2203      	movs	r2, #3
 8004646:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004648:	187b      	adds	r3, r7, r1
 800464a:	2204      	movs	r2, #4
 800464c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800464e:	187a      	adds	r2, r7, r1
 8004650:	23a0      	movs	r3, #160	; 0xa0
 8004652:	05db      	lsls	r3, r3, #23
 8004654:	0011      	movs	r1, r2
 8004656:	0018      	movs	r0, r3
 8004658:	f000 f9da 	bl	8004a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800465c:	46c0      	nop			; (mov r8, r8)
 800465e:	46bd      	mov	sp, r7
 8004660:	b009      	add	sp, #36	; 0x24
 8004662:	bd90      	pop	{r4, r7, pc}
 8004664:	40013800 	.word	0x40013800
 8004668:	40021000 	.word	0x40021000

0800466c <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 800466c:	b590      	push	{r4, r7, lr}
 800466e:	b089      	sub	sp, #36	; 0x24
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004674:	240c      	movs	r4, #12
 8004676:	193b      	adds	r3, r7, r4
 8004678:	0018      	movs	r0, r3
 800467a:	2314      	movs	r3, #20
 800467c:	001a      	movs	r2, r3
 800467e:	2100      	movs	r1, #0
 8004680:	f002 fbe0 	bl	8006e44 <memset>
  if(husart->Instance==USART2)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a18      	ldr	r2, [pc, #96]	; (80046ec <HAL_USART_MspInit+0x80>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d129      	bne.n	80046e2 <HAL_USART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800468e:	4b18      	ldr	r3, [pc, #96]	; (80046f0 <HAL_USART_MspInit+0x84>)
 8004690:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004692:	4b17      	ldr	r3, [pc, #92]	; (80046f0 <HAL_USART_MspInit+0x84>)
 8004694:	2180      	movs	r1, #128	; 0x80
 8004696:	0289      	lsls	r1, r1, #10
 8004698:	430a      	orrs	r2, r1
 800469a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800469c:	4b14      	ldr	r3, [pc, #80]	; (80046f0 <HAL_USART_MspInit+0x84>)
 800469e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046a0:	4b13      	ldr	r3, [pc, #76]	; (80046f0 <HAL_USART_MspInit+0x84>)
 80046a2:	2101      	movs	r1, #1
 80046a4:	430a      	orrs	r2, r1
 80046a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80046a8:	4b11      	ldr	r3, [pc, #68]	; (80046f0 <HAL_USART_MspInit+0x84>)
 80046aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ac:	2201      	movs	r2, #1
 80046ae:	4013      	ands	r3, r2
 80046b0:	60bb      	str	r3, [r7, #8]
 80046b2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    PA4     ------> USART2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80046b4:	0021      	movs	r1, r4
 80046b6:	187b      	adds	r3, r7, r1
 80046b8:	221c      	movs	r2, #28
 80046ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046bc:	187b      	adds	r3, r7, r1
 80046be:	2202      	movs	r2, #2
 80046c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046c2:	187b      	adds	r3, r7, r1
 80046c4:	2200      	movs	r2, #0
 80046c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046c8:	187b      	adds	r3, r7, r1
 80046ca:	2203      	movs	r2, #3
 80046cc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80046ce:	187b      	adds	r3, r7, r1
 80046d0:	2204      	movs	r2, #4
 80046d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046d4:	187a      	adds	r2, r7, r1
 80046d6:	23a0      	movs	r3, #160	; 0xa0
 80046d8:	05db      	lsls	r3, r3, #23
 80046da:	0011      	movs	r1, r2
 80046dc:	0018      	movs	r0, r3
 80046de:	f000 f997 	bl	8004a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80046e2:	46c0      	nop			; (mov r8, r8)
 80046e4:	46bd      	mov	sp, r7
 80046e6:	b009      	add	sp, #36	; 0x24
 80046e8:	bd90      	pop	{r4, r7, pc}
 80046ea:	46c0      	nop			; (mov r8, r8)
 80046ec:	40004400 	.word	0x40004400
 80046f0:	40021000 	.word	0x40021000

080046f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80046f8:	e7fe      	b.n	80046f8 <NMI_Handler+0x4>

080046fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80046fe:	e7fe      	b.n	80046fe <HardFault_Handler+0x4>

08004700 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004704:	46c0      	nop			; (mov r8, r8)
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800470a:	b580      	push	{r7, lr}
 800470c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004718:	f000 f886 	bl	8004828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800471c:	46c0      	nop			; (mov r8, r8)
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004726:	46c0      	nop			; (mov r8, r8)
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800472c:	480d      	ldr	r0, [pc, #52]	; (8004764 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800472e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004730:	480d      	ldr	r0, [pc, #52]	; (8004768 <LoopForever+0x6>)
  ldr r1, =_edata
 8004732:	490e      	ldr	r1, [pc, #56]	; (800476c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004734:	4a0e      	ldr	r2, [pc, #56]	; (8004770 <LoopForever+0xe>)
  movs r3, #0
 8004736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004738:	e002      	b.n	8004740 <LoopCopyDataInit>

0800473a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800473a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800473c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800473e:	3304      	adds	r3, #4

08004740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004744:	d3f9      	bcc.n	800473a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004746:	4a0b      	ldr	r2, [pc, #44]	; (8004774 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004748:	4c0b      	ldr	r4, [pc, #44]	; (8004778 <LoopForever+0x16>)
  movs r3, #0
 800474a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800474c:	e001      	b.n	8004752 <LoopFillZerobss>

0800474e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800474e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004750:	3204      	adds	r2, #4

08004752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004754:	d3fb      	bcc.n	800474e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004756:	f7ff ffe4 	bl	8004722 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800475a:	f002 fb4f 	bl	8006dfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800475e:	f7fd ff93 	bl	8002688 <main>

08004762 <LoopForever>:

LoopForever:
    b LoopForever
 8004762:	e7fe      	b.n	8004762 <LoopForever>
   ldr   r0, =_estack
 8004764:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8004768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800476c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8004770:	08007270 	.word	0x08007270
  ldr r2, =_sbss
 8004774:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8004778:	2000024c 	.word	0x2000024c

0800477c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800477c:	e7fe      	b.n	800477c <ADC1_COMP_IRQHandler>
	...

08004780 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004786:	1dfb      	adds	r3, r7, #7
 8004788:	2200      	movs	r2, #0
 800478a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800478c:	4b0b      	ldr	r3, [pc, #44]	; (80047bc <HAL_Init+0x3c>)
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	4b0a      	ldr	r3, [pc, #40]	; (80047bc <HAL_Init+0x3c>)
 8004792:	2140      	movs	r1, #64	; 0x40
 8004794:	430a      	orrs	r2, r1
 8004796:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004798:	2003      	movs	r0, #3
 800479a:	f000 f811 	bl	80047c0 <HAL_InitTick>
 800479e:	1e03      	subs	r3, r0, #0
 80047a0:	d003      	beq.n	80047aa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80047a2:	1dfb      	adds	r3, r7, #7
 80047a4:	2201      	movs	r2, #1
 80047a6:	701a      	strb	r2, [r3, #0]
 80047a8:	e001      	b.n	80047ae <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80047aa:	f7ff fde7 	bl	800437c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80047ae:	1dfb      	adds	r3, r7, #7
 80047b0:	781b      	ldrb	r3, [r3, #0]
}
 80047b2:	0018      	movs	r0, r3
 80047b4:	46bd      	mov	sp, r7
 80047b6:	b002      	add	sp, #8
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	46c0      	nop			; (mov r8, r8)
 80047bc:	40022000 	.word	0x40022000

080047c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047c0:	b590      	push	{r4, r7, lr}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80047c8:	4b14      	ldr	r3, [pc, #80]	; (800481c <HAL_InitTick+0x5c>)
 80047ca:	681c      	ldr	r4, [r3, #0]
 80047cc:	4b14      	ldr	r3, [pc, #80]	; (8004820 <HAL_InitTick+0x60>)
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	0019      	movs	r1, r3
 80047d2:	23fa      	movs	r3, #250	; 0xfa
 80047d4:	0098      	lsls	r0, r3, #2
 80047d6:	f7fb fc97 	bl	8000108 <__udivsi3>
 80047da:	0003      	movs	r3, r0
 80047dc:	0019      	movs	r1, r3
 80047de:	0020      	movs	r0, r4
 80047e0:	f7fb fc92 	bl	8000108 <__udivsi3>
 80047e4:	0003      	movs	r3, r0
 80047e6:	0018      	movs	r0, r3
 80047e8:	f000 f905 	bl	80049f6 <HAL_SYSTICK_Config>
 80047ec:	1e03      	subs	r3, r0, #0
 80047ee:	d001      	beq.n	80047f4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e00f      	b.n	8004814 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b03      	cmp	r3, #3
 80047f8:	d80b      	bhi.n	8004812 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	2301      	movs	r3, #1
 80047fe:	425b      	negs	r3, r3
 8004800:	2200      	movs	r2, #0
 8004802:	0018      	movs	r0, r3
 8004804:	f000 f8e2 	bl	80049cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004808:	4b06      	ldr	r3, [pc, #24]	; (8004824 <HAL_InitTick+0x64>)
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800480e:	2300      	movs	r3, #0
 8004810:	e000      	b.n	8004814 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
}
 8004814:	0018      	movs	r0, r3
 8004816:	46bd      	mov	sp, r7
 8004818:	b003      	add	sp, #12
 800481a:	bd90      	pop	{r4, r7, pc}
 800481c:	20000000 	.word	0x20000000
 8004820:	20000008 	.word	0x20000008
 8004824:	20000004 	.word	0x20000004

08004828 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800482c:	4b05      	ldr	r3, [pc, #20]	; (8004844 <HAL_IncTick+0x1c>)
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	001a      	movs	r2, r3
 8004832:	4b05      	ldr	r3, [pc, #20]	; (8004848 <HAL_IncTick+0x20>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	18d2      	adds	r2, r2, r3
 8004838:	4b03      	ldr	r3, [pc, #12]	; (8004848 <HAL_IncTick+0x20>)
 800483a:	601a      	str	r2, [r3, #0]
}
 800483c:	46c0      	nop			; (mov r8, r8)
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	20000008 	.word	0x20000008
 8004848:	20000248 	.word	0x20000248

0800484c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
  return uwTick;
 8004850:	4b02      	ldr	r3, [pc, #8]	; (800485c <HAL_GetTick+0x10>)
 8004852:	681b      	ldr	r3, [r3, #0]
}
 8004854:	0018      	movs	r0, r3
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	46c0      	nop			; (mov r8, r8)
 800485c:	20000248 	.word	0x20000248

08004860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004868:	f7ff fff0 	bl	800484c <HAL_GetTick>
 800486c:	0003      	movs	r3, r0
 800486e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3301      	adds	r3, #1
 8004878:	d005      	beq.n	8004886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800487a:	4b0a      	ldr	r3, [pc, #40]	; (80048a4 <HAL_Delay+0x44>)
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	001a      	movs	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	189b      	adds	r3, r3, r2
 8004884:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004886:	46c0      	nop			; (mov r8, r8)
 8004888:	f7ff ffe0 	bl	800484c <HAL_GetTick>
 800488c:	0002      	movs	r2, r0
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	429a      	cmp	r2, r3
 8004896:	d8f7      	bhi.n	8004888 <HAL_Delay+0x28>
  {
  }
}
 8004898:	46c0      	nop			; (mov r8, r8)
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	46bd      	mov	sp, r7
 800489e:	b004      	add	sp, #16
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	46c0      	nop			; (mov r8, r8)
 80048a4:	20000008 	.word	0x20000008

080048a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048a8:	b590      	push	{r4, r7, lr}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	0002      	movs	r2, r0
 80048b0:	6039      	str	r1, [r7, #0]
 80048b2:	1dfb      	adds	r3, r7, #7
 80048b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80048b6:	1dfb      	adds	r3, r7, #7
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	2b7f      	cmp	r3, #127	; 0x7f
 80048bc:	d828      	bhi.n	8004910 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80048be:	4a2f      	ldr	r2, [pc, #188]	; (800497c <__NVIC_SetPriority+0xd4>)
 80048c0:	1dfb      	adds	r3, r7, #7
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	b25b      	sxtb	r3, r3
 80048c6:	089b      	lsrs	r3, r3, #2
 80048c8:	33c0      	adds	r3, #192	; 0xc0
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	589b      	ldr	r3, [r3, r2]
 80048ce:	1dfa      	adds	r2, r7, #7
 80048d0:	7812      	ldrb	r2, [r2, #0]
 80048d2:	0011      	movs	r1, r2
 80048d4:	2203      	movs	r2, #3
 80048d6:	400a      	ands	r2, r1
 80048d8:	00d2      	lsls	r2, r2, #3
 80048da:	21ff      	movs	r1, #255	; 0xff
 80048dc:	4091      	lsls	r1, r2
 80048de:	000a      	movs	r2, r1
 80048e0:	43d2      	mvns	r2, r2
 80048e2:	401a      	ands	r2, r3
 80048e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	019b      	lsls	r3, r3, #6
 80048ea:	22ff      	movs	r2, #255	; 0xff
 80048ec:	401a      	ands	r2, r3
 80048ee:	1dfb      	adds	r3, r7, #7
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	0018      	movs	r0, r3
 80048f4:	2303      	movs	r3, #3
 80048f6:	4003      	ands	r3, r0
 80048f8:	00db      	lsls	r3, r3, #3
 80048fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80048fc:	481f      	ldr	r0, [pc, #124]	; (800497c <__NVIC_SetPriority+0xd4>)
 80048fe:	1dfb      	adds	r3, r7, #7
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	b25b      	sxtb	r3, r3
 8004904:	089b      	lsrs	r3, r3, #2
 8004906:	430a      	orrs	r2, r1
 8004908:	33c0      	adds	r3, #192	; 0xc0
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800490e:	e031      	b.n	8004974 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004910:	4a1b      	ldr	r2, [pc, #108]	; (8004980 <__NVIC_SetPriority+0xd8>)
 8004912:	1dfb      	adds	r3, r7, #7
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	0019      	movs	r1, r3
 8004918:	230f      	movs	r3, #15
 800491a:	400b      	ands	r3, r1
 800491c:	3b08      	subs	r3, #8
 800491e:	089b      	lsrs	r3, r3, #2
 8004920:	3306      	adds	r3, #6
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	18d3      	adds	r3, r2, r3
 8004926:	3304      	adds	r3, #4
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	1dfa      	adds	r2, r7, #7
 800492c:	7812      	ldrb	r2, [r2, #0]
 800492e:	0011      	movs	r1, r2
 8004930:	2203      	movs	r2, #3
 8004932:	400a      	ands	r2, r1
 8004934:	00d2      	lsls	r2, r2, #3
 8004936:	21ff      	movs	r1, #255	; 0xff
 8004938:	4091      	lsls	r1, r2
 800493a:	000a      	movs	r2, r1
 800493c:	43d2      	mvns	r2, r2
 800493e:	401a      	ands	r2, r3
 8004940:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	019b      	lsls	r3, r3, #6
 8004946:	22ff      	movs	r2, #255	; 0xff
 8004948:	401a      	ands	r2, r3
 800494a:	1dfb      	adds	r3, r7, #7
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	0018      	movs	r0, r3
 8004950:	2303      	movs	r3, #3
 8004952:	4003      	ands	r3, r0
 8004954:	00db      	lsls	r3, r3, #3
 8004956:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004958:	4809      	ldr	r0, [pc, #36]	; (8004980 <__NVIC_SetPriority+0xd8>)
 800495a:	1dfb      	adds	r3, r7, #7
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	001c      	movs	r4, r3
 8004960:	230f      	movs	r3, #15
 8004962:	4023      	ands	r3, r4
 8004964:	3b08      	subs	r3, #8
 8004966:	089b      	lsrs	r3, r3, #2
 8004968:	430a      	orrs	r2, r1
 800496a:	3306      	adds	r3, #6
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	18c3      	adds	r3, r0, r3
 8004970:	3304      	adds	r3, #4
 8004972:	601a      	str	r2, [r3, #0]
}
 8004974:	46c0      	nop			; (mov r8, r8)
 8004976:	46bd      	mov	sp, r7
 8004978:	b003      	add	sp, #12
 800497a:	bd90      	pop	{r4, r7, pc}
 800497c:	e000e100 	.word	0xe000e100
 8004980:	e000ed00 	.word	0xe000ed00

08004984 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	1e5a      	subs	r2, r3, #1
 8004990:	2380      	movs	r3, #128	; 0x80
 8004992:	045b      	lsls	r3, r3, #17
 8004994:	429a      	cmp	r2, r3
 8004996:	d301      	bcc.n	800499c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004998:	2301      	movs	r3, #1
 800499a:	e010      	b.n	80049be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800499c:	4b0a      	ldr	r3, [pc, #40]	; (80049c8 <SysTick_Config+0x44>)
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	3a01      	subs	r2, #1
 80049a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049a4:	2301      	movs	r3, #1
 80049a6:	425b      	negs	r3, r3
 80049a8:	2103      	movs	r1, #3
 80049aa:	0018      	movs	r0, r3
 80049ac:	f7ff ff7c 	bl	80048a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049b0:	4b05      	ldr	r3, [pc, #20]	; (80049c8 <SysTick_Config+0x44>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049b6:	4b04      	ldr	r3, [pc, #16]	; (80049c8 <SysTick_Config+0x44>)
 80049b8:	2207      	movs	r2, #7
 80049ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80049bc:	2300      	movs	r3, #0
}
 80049be:	0018      	movs	r0, r3
 80049c0:	46bd      	mov	sp, r7
 80049c2:	b002      	add	sp, #8
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	46c0      	nop			; (mov r8, r8)
 80049c8:	e000e010 	.word	0xe000e010

080049cc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60b9      	str	r1, [r7, #8]
 80049d4:	607a      	str	r2, [r7, #4]
 80049d6:	210f      	movs	r1, #15
 80049d8:	187b      	adds	r3, r7, r1
 80049da:	1c02      	adds	r2, r0, #0
 80049dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	187b      	adds	r3, r7, r1
 80049e2:	781b      	ldrb	r3, [r3, #0]
 80049e4:	b25b      	sxtb	r3, r3
 80049e6:	0011      	movs	r1, r2
 80049e8:	0018      	movs	r0, r3
 80049ea:	f7ff ff5d 	bl	80048a8 <__NVIC_SetPriority>
}
 80049ee:	46c0      	nop			; (mov r8, r8)
 80049f0:	46bd      	mov	sp, r7
 80049f2:	b004      	add	sp, #16
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b082      	sub	sp, #8
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	0018      	movs	r0, r3
 8004a02:	f7ff ffbf 	bl	8004984 <SysTick_Config>
 8004a06:	0003      	movs	r3, r0
}
 8004a08:	0018      	movs	r0, r3
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b002      	add	sp, #8
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004a22:	2300      	movs	r3, #0
 8004a24:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004a26:	e155      	b.n	8004cd4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	4091      	lsls	r1, r2
 8004a32:	000a      	movs	r2, r1
 8004a34:	4013      	ands	r3, r2
 8004a36:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d100      	bne.n	8004a40 <HAL_GPIO_Init+0x30>
 8004a3e:	e146      	b.n	8004cce <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	2203      	movs	r2, #3
 8004a46:	4013      	ands	r3, r2
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d005      	beq.n	8004a58 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	2203      	movs	r2, #3
 8004a52:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d130      	bne.n	8004aba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	005b      	lsls	r3, r3, #1
 8004a62:	2203      	movs	r2, #3
 8004a64:	409a      	lsls	r2, r3
 8004a66:	0013      	movs	r3, r2
 8004a68:	43da      	mvns	r2, r3
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	68da      	ldr	r2, [r3, #12]
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	005b      	lsls	r3, r3, #1
 8004a78:	409a      	lsls	r2, r3
 8004a7a:	0013      	movs	r3, r2
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a8e:	2201      	movs	r2, #1
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	409a      	lsls	r2, r3
 8004a94:	0013      	movs	r3, r2
 8004a96:	43da      	mvns	r2, r3
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	091b      	lsrs	r3, r3, #4
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	401a      	ands	r2, r3
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	409a      	lsls	r2, r3
 8004aac:	0013      	movs	r3, r2
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	2203      	movs	r2, #3
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	2b03      	cmp	r3, #3
 8004ac4:	d017      	beq.n	8004af6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	005b      	lsls	r3, r3, #1
 8004ad0:	2203      	movs	r2, #3
 8004ad2:	409a      	lsls	r2, r3
 8004ad4:	0013      	movs	r3, r2
 8004ad6:	43da      	mvns	r2, r3
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	4013      	ands	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	689a      	ldr	r2, [r3, #8]
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	409a      	lsls	r2, r3
 8004ae8:	0013      	movs	r3, r2
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	693a      	ldr	r2, [r7, #16]
 8004af4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	2203      	movs	r2, #3
 8004afc:	4013      	ands	r3, r2
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d123      	bne.n	8004b4a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	08da      	lsrs	r2, r3, #3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	3208      	adds	r2, #8
 8004b0a:	0092      	lsls	r2, r2, #2
 8004b0c:	58d3      	ldr	r3, [r2, r3]
 8004b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	2207      	movs	r2, #7
 8004b14:	4013      	ands	r3, r2
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	220f      	movs	r2, #15
 8004b1a:	409a      	lsls	r2, r3
 8004b1c:	0013      	movs	r3, r2
 8004b1e:	43da      	mvns	r2, r3
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	4013      	ands	r3, r2
 8004b24:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	691a      	ldr	r2, [r3, #16]
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	2107      	movs	r1, #7
 8004b2e:	400b      	ands	r3, r1
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	409a      	lsls	r2, r3
 8004b34:	0013      	movs	r3, r2
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	08da      	lsrs	r2, r3, #3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	3208      	adds	r2, #8
 8004b44:	0092      	lsls	r2, r2, #2
 8004b46:	6939      	ldr	r1, [r7, #16]
 8004b48:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	005b      	lsls	r3, r3, #1
 8004b54:	2203      	movs	r2, #3
 8004b56:	409a      	lsls	r2, r3
 8004b58:	0013      	movs	r3, r2
 8004b5a:	43da      	mvns	r2, r3
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	4013      	ands	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	2203      	movs	r2, #3
 8004b68:	401a      	ands	r2, r3
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	409a      	lsls	r2, r3
 8004b70:	0013      	movs	r3, r2
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	23c0      	movs	r3, #192	; 0xc0
 8004b84:	029b      	lsls	r3, r3, #10
 8004b86:	4013      	ands	r3, r2
 8004b88:	d100      	bne.n	8004b8c <HAL_GPIO_Init+0x17c>
 8004b8a:	e0a0      	b.n	8004cce <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b8c:	4b57      	ldr	r3, [pc, #348]	; (8004cec <HAL_GPIO_Init+0x2dc>)
 8004b8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b90:	4b56      	ldr	r3, [pc, #344]	; (8004cec <HAL_GPIO_Init+0x2dc>)
 8004b92:	2101      	movs	r1, #1
 8004b94:	430a      	orrs	r2, r1
 8004b96:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b98:	4a55      	ldr	r2, [pc, #340]	; (8004cf0 <HAL_GPIO_Init+0x2e0>)
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	089b      	lsrs	r3, r3, #2
 8004b9e:	3302      	adds	r3, #2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	589b      	ldr	r3, [r3, r2]
 8004ba4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2203      	movs	r2, #3
 8004baa:	4013      	ands	r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	220f      	movs	r2, #15
 8004bb0:	409a      	lsls	r2, r3
 8004bb2:	0013      	movs	r3, r2
 8004bb4:	43da      	mvns	r2, r3
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	23a0      	movs	r3, #160	; 0xa0
 8004bc0:	05db      	lsls	r3, r3, #23
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d01f      	beq.n	8004c06 <HAL_GPIO_Init+0x1f6>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a4a      	ldr	r2, [pc, #296]	; (8004cf4 <HAL_GPIO_Init+0x2e4>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d019      	beq.n	8004c02 <HAL_GPIO_Init+0x1f2>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a49      	ldr	r2, [pc, #292]	; (8004cf8 <HAL_GPIO_Init+0x2e8>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d013      	beq.n	8004bfe <HAL_GPIO_Init+0x1ee>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a48      	ldr	r2, [pc, #288]	; (8004cfc <HAL_GPIO_Init+0x2ec>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d00d      	beq.n	8004bfa <HAL_GPIO_Init+0x1ea>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a47      	ldr	r2, [pc, #284]	; (8004d00 <HAL_GPIO_Init+0x2f0>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d007      	beq.n	8004bf6 <HAL_GPIO_Init+0x1e6>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a46      	ldr	r2, [pc, #280]	; (8004d04 <HAL_GPIO_Init+0x2f4>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d101      	bne.n	8004bf2 <HAL_GPIO_Init+0x1e2>
 8004bee:	2305      	movs	r3, #5
 8004bf0:	e00a      	b.n	8004c08 <HAL_GPIO_Init+0x1f8>
 8004bf2:	2306      	movs	r3, #6
 8004bf4:	e008      	b.n	8004c08 <HAL_GPIO_Init+0x1f8>
 8004bf6:	2304      	movs	r3, #4
 8004bf8:	e006      	b.n	8004c08 <HAL_GPIO_Init+0x1f8>
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e004      	b.n	8004c08 <HAL_GPIO_Init+0x1f8>
 8004bfe:	2302      	movs	r3, #2
 8004c00:	e002      	b.n	8004c08 <HAL_GPIO_Init+0x1f8>
 8004c02:	2301      	movs	r3, #1
 8004c04:	e000      	b.n	8004c08 <HAL_GPIO_Init+0x1f8>
 8004c06:	2300      	movs	r3, #0
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	2103      	movs	r1, #3
 8004c0c:	400a      	ands	r2, r1
 8004c0e:	0092      	lsls	r2, r2, #2
 8004c10:	4093      	lsls	r3, r2
 8004c12:	693a      	ldr	r2, [r7, #16]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c18:	4935      	ldr	r1, [pc, #212]	; (8004cf0 <HAL_GPIO_Init+0x2e0>)
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	089b      	lsrs	r3, r3, #2
 8004c1e:	3302      	adds	r3, #2
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	693a      	ldr	r2, [r7, #16]
 8004c24:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c26:	4b38      	ldr	r3, [pc, #224]	; (8004d08 <HAL_GPIO_Init+0x2f8>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	43da      	mvns	r2, r3
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	4013      	ands	r3, r2
 8004c34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685a      	ldr	r2, [r3, #4]
 8004c3a:	2380      	movs	r3, #128	; 0x80
 8004c3c:	025b      	lsls	r3, r3, #9
 8004c3e:	4013      	ands	r3, r2
 8004c40:	d003      	beq.n	8004c4a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004c4a:	4b2f      	ldr	r3, [pc, #188]	; (8004d08 <HAL_GPIO_Init+0x2f8>)
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004c50:	4b2d      	ldr	r3, [pc, #180]	; (8004d08 <HAL_GPIO_Init+0x2f8>)
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	43da      	mvns	r2, r3
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	2380      	movs	r3, #128	; 0x80
 8004c66:	029b      	lsls	r3, r3, #10
 8004c68:	4013      	ands	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004c74:	4b24      	ldr	r3, [pc, #144]	; (8004d08 <HAL_GPIO_Init+0x2f8>)
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c7a:	4b23      	ldr	r3, [pc, #140]	; (8004d08 <HAL_GPIO_Init+0x2f8>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	43da      	mvns	r2, r3
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	4013      	ands	r3, r2
 8004c88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	685a      	ldr	r2, [r3, #4]
 8004c8e:	2380      	movs	r3, #128	; 0x80
 8004c90:	035b      	lsls	r3, r3, #13
 8004c92:	4013      	ands	r3, r2
 8004c94:	d003      	beq.n	8004c9e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004c9e:	4b1a      	ldr	r3, [pc, #104]	; (8004d08 <HAL_GPIO_Init+0x2f8>)
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004ca4:	4b18      	ldr	r3, [pc, #96]	; (8004d08 <HAL_GPIO_Init+0x2f8>)
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	43da      	mvns	r2, r3
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	685a      	ldr	r2, [r3, #4]
 8004cb8:	2380      	movs	r3, #128	; 0x80
 8004cba:	039b      	lsls	r3, r3, #14
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	d003      	beq.n	8004cc8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004cc8:	4b0f      	ldr	r3, [pc, #60]	; (8004d08 <HAL_GPIO_Init+0x2f8>)
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	40da      	lsrs	r2, r3
 8004cdc:	1e13      	subs	r3, r2, #0
 8004cde:	d000      	beq.n	8004ce2 <HAL_GPIO_Init+0x2d2>
 8004ce0:	e6a2      	b.n	8004a28 <HAL_GPIO_Init+0x18>
  }
}
 8004ce2:	46c0      	nop			; (mov r8, r8)
 8004ce4:	46c0      	nop			; (mov r8, r8)
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	b006      	add	sp, #24
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40021000 	.word	0x40021000
 8004cf0:	40010000 	.word	0x40010000
 8004cf4:	50000400 	.word	0x50000400
 8004cf8:	50000800 	.word	0x50000800
 8004cfc:	50000c00 	.word	0x50000c00
 8004d00:	50001000 	.word	0x50001000
 8004d04:	50001c00 	.word	0x50001c00
 8004d08:	40010400 	.word	0x40010400

08004d0c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	0008      	movs	r0, r1
 8004d16:	0011      	movs	r1, r2
 8004d18:	1cbb      	adds	r3, r7, #2
 8004d1a:	1c02      	adds	r2, r0, #0
 8004d1c:	801a      	strh	r2, [r3, #0]
 8004d1e:	1c7b      	adds	r3, r7, #1
 8004d20:	1c0a      	adds	r2, r1, #0
 8004d22:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d24:	1c7b      	adds	r3, r7, #1
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d004      	beq.n	8004d36 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d2c:	1cbb      	adds	r3, r7, #2
 8004d2e:	881a      	ldrh	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004d34:	e003      	b.n	8004d3e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8004d36:	1cbb      	adds	r3, r7, #2
 8004d38:	881a      	ldrh	r2, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004d3e:	46c0      	nop			; (mov r8, r8)
 8004d40:	46bd      	mov	sp, r7
 8004d42:	b002      	add	sp, #8
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d101      	bne.n	8004d5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e082      	b.n	8004e60 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2241      	movs	r2, #65	; 0x41
 8004d5e:	5c9b      	ldrb	r3, [r3, r2]
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d107      	bne.n	8004d76 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2240      	movs	r2, #64	; 0x40
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	0018      	movs	r0, r3
 8004d72:	f7ff fb17 	bl	80043a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2241      	movs	r2, #65	; 0x41
 8004d7a:	2124      	movs	r1, #36	; 0x24
 8004d7c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2101      	movs	r1, #1
 8004d8a:	438a      	bics	r2, r1
 8004d8c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685a      	ldr	r2, [r3, #4]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4934      	ldr	r1, [pc, #208]	; (8004e68 <HAL_I2C_Init+0x120>)
 8004d98:	400a      	ands	r2, r1
 8004d9a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689a      	ldr	r2, [r3, #8]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4931      	ldr	r1, [pc, #196]	; (8004e6c <HAL_I2C_Init+0x124>)
 8004da8:	400a      	ands	r2, r1
 8004daa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d108      	bne.n	8004dc6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689a      	ldr	r2, [r3, #8]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2180      	movs	r1, #128	; 0x80
 8004dbe:	0209      	lsls	r1, r1, #8
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	609a      	str	r2, [r3, #8]
 8004dc4:	e007      	b.n	8004dd6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	689a      	ldr	r2, [r3, #8]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2184      	movs	r1, #132	; 0x84
 8004dd0:	0209      	lsls	r1, r1, #8
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d104      	bne.n	8004de8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2280      	movs	r2, #128	; 0x80
 8004de4:	0112      	lsls	r2, r2, #4
 8004de6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	491f      	ldr	r1, [pc, #124]	; (8004e70 <HAL_I2C_Init+0x128>)
 8004df4:	430a      	orrs	r2, r1
 8004df6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68da      	ldr	r2, [r3, #12]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	491a      	ldr	r1, [pc, #104]	; (8004e6c <HAL_I2C_Init+0x124>)
 8004e04:	400a      	ands	r2, r1
 8004e06:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	691a      	ldr	r2, [r3, #16]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	431a      	orrs	r2, r3
 8004e12:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	69d9      	ldr	r1, [r3, #28]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a1a      	ldr	r2, [r3, #32]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2241      	movs	r2, #65	; 0x41
 8004e4c:	2120      	movs	r1, #32
 8004e4e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2242      	movs	r2, #66	; 0x42
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	0018      	movs	r0, r3
 8004e62:	46bd      	mov	sp, r7
 8004e64:	b002      	add	sp, #8
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	f0ffffff 	.word	0xf0ffffff
 8004e6c:	ffff7fff 	.word	0xffff7fff
 8004e70:	02008000 	.word	0x02008000

08004e74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2241      	movs	r2, #65	; 0x41
 8004e82:	5c9b      	ldrb	r3, [r3, r2]
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b20      	cmp	r3, #32
 8004e88:	d138      	bne.n	8004efc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2240      	movs	r2, #64	; 0x40
 8004e8e:	5c9b      	ldrb	r3, [r3, r2]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d101      	bne.n	8004e98 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e94:	2302      	movs	r3, #2
 8004e96:	e032      	b.n	8004efe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2240      	movs	r2, #64	; 0x40
 8004e9c:	2101      	movs	r1, #1
 8004e9e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2241      	movs	r2, #65	; 0x41
 8004ea4:	2124      	movs	r1, #36	; 0x24
 8004ea6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2101      	movs	r1, #1
 8004eb4:	438a      	bics	r2, r1
 8004eb6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4911      	ldr	r1, [pc, #68]	; (8004f08 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004ec4:	400a      	ands	r2, r1
 8004ec6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6819      	ldr	r1, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	683a      	ldr	r2, [r7, #0]
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2241      	movs	r2, #65	; 0x41
 8004eec:	2120      	movs	r1, #32
 8004eee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2240      	movs	r2, #64	; 0x40
 8004ef4:	2100      	movs	r1, #0
 8004ef6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	e000      	b.n	8004efe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004efc:	2302      	movs	r3, #2
  }
}
 8004efe:	0018      	movs	r0, r3
 8004f00:	46bd      	mov	sp, r7
 8004f02:	b002      	add	sp, #8
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	46c0      	nop			; (mov r8, r8)
 8004f08:	ffffefff 	.word	0xffffefff

08004f0c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2241      	movs	r2, #65	; 0x41
 8004f1a:	5c9b      	ldrb	r3, [r3, r2]
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	2b20      	cmp	r3, #32
 8004f20:	d139      	bne.n	8004f96 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2240      	movs	r2, #64	; 0x40
 8004f26:	5c9b      	ldrb	r3, [r3, r2]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d101      	bne.n	8004f30 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	e033      	b.n	8004f98 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2240      	movs	r2, #64	; 0x40
 8004f34:	2101      	movs	r1, #1
 8004f36:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2241      	movs	r2, #65	; 0x41
 8004f3c:	2124      	movs	r1, #36	; 0x24
 8004f3e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2101      	movs	r1, #1
 8004f4c:	438a      	bics	r2, r1
 8004f4e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4a11      	ldr	r2, [pc, #68]	; (8004fa0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	021b      	lsls	r3, r3, #8
 8004f64:	68fa      	ldr	r2, [r7, #12]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2241      	movs	r2, #65	; 0x41
 8004f86:	2120      	movs	r1, #32
 8004f88:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2240      	movs	r2, #64	; 0x40
 8004f8e:	2100      	movs	r1, #0
 8004f90:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004f92:	2300      	movs	r3, #0
 8004f94:	e000      	b.n	8004f98 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f96:	2302      	movs	r3, #2
  }
}
 8004f98:	0018      	movs	r0, r3
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	b004      	add	sp, #16
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	fffff0ff 	.word	0xfffff0ff

08004fa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fa4:	b5b0      	push	{r4, r5, r7, lr}
 8004fa6:	b08a      	sub	sp, #40	; 0x28
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d102      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	f000 fb6c 	bl	8005690 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fb8:	4bc8      	ldr	r3, [pc, #800]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	220c      	movs	r2, #12
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fc2:	4bc6      	ldr	r3, [pc, #792]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8004fc4:	68da      	ldr	r2, [r3, #12]
 8004fc6:	2380      	movs	r3, #128	; 0x80
 8004fc8:	025b      	lsls	r3, r3, #9
 8004fca:	4013      	ands	r3, r2
 8004fcc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	d100      	bne.n	8004fda <HAL_RCC_OscConfig+0x36>
 8004fd8:	e07d      	b.n	80050d6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	2b08      	cmp	r3, #8
 8004fde:	d007      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	2b0c      	cmp	r3, #12
 8004fe4:	d112      	bne.n	800500c <HAL_RCC_OscConfig+0x68>
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	2380      	movs	r3, #128	; 0x80
 8004fea:	025b      	lsls	r3, r3, #9
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d10d      	bne.n	800500c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ff0:	4bba      	ldr	r3, [pc, #744]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	2380      	movs	r3, #128	; 0x80
 8004ff6:	029b      	lsls	r3, r3, #10
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	d100      	bne.n	8004ffe <HAL_RCC_OscConfig+0x5a>
 8004ffc:	e06a      	b.n	80050d4 <HAL_RCC_OscConfig+0x130>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d166      	bne.n	80050d4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	f000 fb42 	bl	8005690 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685a      	ldr	r2, [r3, #4]
 8005010:	2380      	movs	r3, #128	; 0x80
 8005012:	025b      	lsls	r3, r3, #9
 8005014:	429a      	cmp	r2, r3
 8005016:	d107      	bne.n	8005028 <HAL_RCC_OscConfig+0x84>
 8005018:	4bb0      	ldr	r3, [pc, #704]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	4baf      	ldr	r3, [pc, #700]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800501e:	2180      	movs	r1, #128	; 0x80
 8005020:	0249      	lsls	r1, r1, #9
 8005022:	430a      	orrs	r2, r1
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	e027      	b.n	8005078 <HAL_RCC_OscConfig+0xd4>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	23a0      	movs	r3, #160	; 0xa0
 800502e:	02db      	lsls	r3, r3, #11
 8005030:	429a      	cmp	r2, r3
 8005032:	d10e      	bne.n	8005052 <HAL_RCC_OscConfig+0xae>
 8005034:	4ba9      	ldr	r3, [pc, #676]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	4ba8      	ldr	r3, [pc, #672]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800503a:	2180      	movs	r1, #128	; 0x80
 800503c:	02c9      	lsls	r1, r1, #11
 800503e:	430a      	orrs	r2, r1
 8005040:	601a      	str	r2, [r3, #0]
 8005042:	4ba6      	ldr	r3, [pc, #664]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	4ba5      	ldr	r3, [pc, #660]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005048:	2180      	movs	r1, #128	; 0x80
 800504a:	0249      	lsls	r1, r1, #9
 800504c:	430a      	orrs	r2, r1
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	e012      	b.n	8005078 <HAL_RCC_OscConfig+0xd4>
 8005052:	4ba2      	ldr	r3, [pc, #648]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	4ba1      	ldr	r3, [pc, #644]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005058:	49a1      	ldr	r1, [pc, #644]	; (80052e0 <HAL_RCC_OscConfig+0x33c>)
 800505a:	400a      	ands	r2, r1
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	4b9f      	ldr	r3, [pc, #636]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	2380      	movs	r3, #128	; 0x80
 8005064:	025b      	lsls	r3, r3, #9
 8005066:	4013      	ands	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	4b9b      	ldr	r3, [pc, #620]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	4b9a      	ldr	r3, [pc, #616]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005072:	499c      	ldr	r1, [pc, #624]	; (80052e4 <HAL_RCC_OscConfig+0x340>)
 8005074:	400a      	ands	r2, r1
 8005076:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d014      	beq.n	80050aa <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005080:	f7ff fbe4 	bl	800484c <HAL_GetTick>
 8005084:	0003      	movs	r3, r0
 8005086:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005088:	e008      	b.n	800509c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800508a:	f7ff fbdf 	bl	800484c <HAL_GetTick>
 800508e:	0002      	movs	r2, r0
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b64      	cmp	r3, #100	; 0x64
 8005096:	d901      	bls.n	800509c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e2f9      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800509c:	4b8f      	ldr	r3, [pc, #572]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	2380      	movs	r3, #128	; 0x80
 80050a2:	029b      	lsls	r3, r3, #10
 80050a4:	4013      	ands	r3, r2
 80050a6:	d0f0      	beq.n	800508a <HAL_RCC_OscConfig+0xe6>
 80050a8:	e015      	b.n	80050d6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050aa:	f7ff fbcf 	bl	800484c <HAL_GetTick>
 80050ae:	0003      	movs	r3, r0
 80050b0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80050b2:	e008      	b.n	80050c6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050b4:	f7ff fbca 	bl	800484c <HAL_GetTick>
 80050b8:	0002      	movs	r2, r0
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	2b64      	cmp	r3, #100	; 0x64
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e2e4      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80050c6:	4b85      	ldr	r3, [pc, #532]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	2380      	movs	r3, #128	; 0x80
 80050cc:	029b      	lsls	r3, r3, #10
 80050ce:	4013      	ands	r3, r2
 80050d0:	d1f0      	bne.n	80050b4 <HAL_RCC_OscConfig+0x110>
 80050d2:	e000      	b.n	80050d6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2202      	movs	r2, #2
 80050dc:	4013      	ands	r3, r2
 80050de:	d100      	bne.n	80050e2 <HAL_RCC_OscConfig+0x13e>
 80050e0:	e099      	b.n	8005216 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80050e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ea:	2220      	movs	r2, #32
 80050ec:	4013      	ands	r3, r2
 80050ee:	d009      	beq.n	8005104 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80050f0:	4b7a      	ldr	r3, [pc, #488]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	4b79      	ldr	r3, [pc, #484]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80050f6:	2120      	movs	r1, #32
 80050f8:	430a      	orrs	r2, r1
 80050fa:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80050fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fe:	2220      	movs	r2, #32
 8005100:	4393      	bics	r3, r2
 8005102:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	2b04      	cmp	r3, #4
 8005108:	d005      	beq.n	8005116 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	2b0c      	cmp	r3, #12
 800510e:	d13e      	bne.n	800518e <HAL_RCC_OscConfig+0x1ea>
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d13b      	bne.n	800518e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005116:	4b71      	ldr	r3, [pc, #452]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2204      	movs	r2, #4
 800511c:	4013      	ands	r3, r2
 800511e:	d004      	beq.n	800512a <HAL_RCC_OscConfig+0x186>
 8005120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e2b2      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800512a:	4b6c      	ldr	r3, [pc, #432]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	4a6e      	ldr	r2, [pc, #440]	; (80052e8 <HAL_RCC_OscConfig+0x344>)
 8005130:	4013      	ands	r3, r2
 8005132:	0019      	movs	r1, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	021a      	lsls	r2, r3, #8
 800513a:	4b68      	ldr	r3, [pc, #416]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800513c:	430a      	orrs	r2, r1
 800513e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005140:	4b66      	ldr	r3, [pc, #408]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2209      	movs	r2, #9
 8005146:	4393      	bics	r3, r2
 8005148:	0019      	movs	r1, r3
 800514a:	4b64      	ldr	r3, [pc, #400]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800514c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800514e:	430a      	orrs	r2, r1
 8005150:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005152:	f000 fbeb 	bl	800592c <HAL_RCC_GetSysClockFreq>
 8005156:	0001      	movs	r1, r0
 8005158:	4b60      	ldr	r3, [pc, #384]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	091b      	lsrs	r3, r3, #4
 800515e:	220f      	movs	r2, #15
 8005160:	4013      	ands	r3, r2
 8005162:	4a62      	ldr	r2, [pc, #392]	; (80052ec <HAL_RCC_OscConfig+0x348>)
 8005164:	5cd3      	ldrb	r3, [r2, r3]
 8005166:	000a      	movs	r2, r1
 8005168:	40da      	lsrs	r2, r3
 800516a:	4b61      	ldr	r3, [pc, #388]	; (80052f0 <HAL_RCC_OscConfig+0x34c>)
 800516c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800516e:	4b61      	ldr	r3, [pc, #388]	; (80052f4 <HAL_RCC_OscConfig+0x350>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2513      	movs	r5, #19
 8005174:	197c      	adds	r4, r7, r5
 8005176:	0018      	movs	r0, r3
 8005178:	f7ff fb22 	bl	80047c0 <HAL_InitTick>
 800517c:	0003      	movs	r3, r0
 800517e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8005180:	197b      	adds	r3, r7, r5
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d046      	beq.n	8005216 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8005188:	197b      	adds	r3, r7, r5
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	e280      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005190:	2b00      	cmp	r3, #0
 8005192:	d027      	beq.n	80051e4 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005194:	4b51      	ldr	r3, [pc, #324]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2209      	movs	r2, #9
 800519a:	4393      	bics	r3, r2
 800519c:	0019      	movs	r1, r3
 800519e:	4b4f      	ldr	r3, [pc, #316]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80051a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051a2:	430a      	orrs	r2, r1
 80051a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a6:	f7ff fb51 	bl	800484c <HAL_GetTick>
 80051aa:	0003      	movs	r3, r0
 80051ac:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051ae:	e008      	b.n	80051c2 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051b0:	f7ff fb4c 	bl	800484c <HAL_GetTick>
 80051b4:	0002      	movs	r2, r0
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d901      	bls.n	80051c2 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e266      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051c2:	4b46      	ldr	r3, [pc, #280]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2204      	movs	r2, #4
 80051c8:	4013      	ands	r3, r2
 80051ca:	d0f1      	beq.n	80051b0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051cc:	4b43      	ldr	r3, [pc, #268]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	4a45      	ldr	r2, [pc, #276]	; (80052e8 <HAL_RCC_OscConfig+0x344>)
 80051d2:	4013      	ands	r3, r2
 80051d4:	0019      	movs	r1, r3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	021a      	lsls	r2, r3, #8
 80051dc:	4b3f      	ldr	r3, [pc, #252]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80051de:	430a      	orrs	r2, r1
 80051e0:	605a      	str	r2, [r3, #4]
 80051e2:	e018      	b.n	8005216 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051e4:	4b3d      	ldr	r3, [pc, #244]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	4b3c      	ldr	r3, [pc, #240]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80051ea:	2101      	movs	r1, #1
 80051ec:	438a      	bics	r2, r1
 80051ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051f0:	f7ff fb2c 	bl	800484c <HAL_GetTick>
 80051f4:	0003      	movs	r3, r0
 80051f6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051fa:	f7ff fb27 	bl	800484c <HAL_GetTick>
 80051fe:	0002      	movs	r2, r0
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e241      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800520c:	4b33      	ldr	r3, [pc, #204]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2204      	movs	r2, #4
 8005212:	4013      	ands	r3, r2
 8005214:	d1f1      	bne.n	80051fa <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2210      	movs	r2, #16
 800521c:	4013      	ands	r3, r2
 800521e:	d100      	bne.n	8005222 <HAL_RCC_OscConfig+0x27e>
 8005220:	e0a1      	b.n	8005366 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d140      	bne.n	80052aa <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005228:	4b2c      	ldr	r3, [pc, #176]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	2380      	movs	r3, #128	; 0x80
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4013      	ands	r3, r2
 8005232:	d005      	beq.n	8005240 <HAL_RCC_OscConfig+0x29c>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d101      	bne.n	8005240 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e227      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005240:	4b26      	ldr	r3, [pc, #152]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	4a2c      	ldr	r2, [pc, #176]	; (80052f8 <HAL_RCC_OscConfig+0x354>)
 8005246:	4013      	ands	r3, r2
 8005248:	0019      	movs	r1, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1a      	ldr	r2, [r3, #32]
 800524e:	4b23      	ldr	r3, [pc, #140]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005250:	430a      	orrs	r2, r1
 8005252:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005254:	4b21      	ldr	r3, [pc, #132]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	021b      	lsls	r3, r3, #8
 800525a:	0a19      	lsrs	r1, r3, #8
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	69db      	ldr	r3, [r3, #28]
 8005260:	061a      	lsls	r2, r3, #24
 8005262:	4b1e      	ldr	r3, [pc, #120]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005264:	430a      	orrs	r2, r1
 8005266:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	0b5b      	lsrs	r3, r3, #13
 800526e:	3301      	adds	r3, #1
 8005270:	2280      	movs	r2, #128	; 0x80
 8005272:	0212      	lsls	r2, r2, #8
 8005274:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005276:	4b19      	ldr	r3, [pc, #100]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	091b      	lsrs	r3, r3, #4
 800527c:	210f      	movs	r1, #15
 800527e:	400b      	ands	r3, r1
 8005280:	491a      	ldr	r1, [pc, #104]	; (80052ec <HAL_RCC_OscConfig+0x348>)
 8005282:	5ccb      	ldrb	r3, [r1, r3]
 8005284:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005286:	4b1a      	ldr	r3, [pc, #104]	; (80052f0 <HAL_RCC_OscConfig+0x34c>)
 8005288:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800528a:	4b1a      	ldr	r3, [pc, #104]	; (80052f4 <HAL_RCC_OscConfig+0x350>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2513      	movs	r5, #19
 8005290:	197c      	adds	r4, r7, r5
 8005292:	0018      	movs	r0, r3
 8005294:	f7ff fa94 	bl	80047c0 <HAL_InitTick>
 8005298:	0003      	movs	r3, r0
 800529a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800529c:	197b      	adds	r3, r7, r5
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d060      	beq.n	8005366 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80052a4:	197b      	adds	r3, r7, r5
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	e1f2      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d03f      	beq.n	8005332 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80052b2:	4b0a      	ldr	r3, [pc, #40]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	4b09      	ldr	r3, [pc, #36]	; (80052dc <HAL_RCC_OscConfig+0x338>)
 80052b8:	2180      	movs	r1, #128	; 0x80
 80052ba:	0049      	lsls	r1, r1, #1
 80052bc:	430a      	orrs	r2, r1
 80052be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c0:	f7ff fac4 	bl	800484c <HAL_GetTick>
 80052c4:	0003      	movs	r3, r0
 80052c6:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80052c8:	e018      	b.n	80052fc <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052ca:	f7ff fabf 	bl	800484c <HAL_GetTick>
 80052ce:	0002      	movs	r2, r0
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d911      	bls.n	80052fc <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e1d9      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
 80052dc:	40021000 	.word	0x40021000
 80052e0:	fffeffff 	.word	0xfffeffff
 80052e4:	fffbffff 	.word	0xfffbffff
 80052e8:	ffffe0ff 	.word	0xffffe0ff
 80052ec:	080071d0 	.word	0x080071d0
 80052f0:	20000000 	.word	0x20000000
 80052f4:	20000004 	.word	0x20000004
 80052f8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80052fc:	4bc9      	ldr	r3, [pc, #804]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	2380      	movs	r3, #128	; 0x80
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4013      	ands	r3, r2
 8005306:	d0e0      	beq.n	80052ca <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005308:	4bc6      	ldr	r3, [pc, #792]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	4ac6      	ldr	r2, [pc, #792]	; (8005628 <HAL_RCC_OscConfig+0x684>)
 800530e:	4013      	ands	r3, r2
 8005310:	0019      	movs	r1, r3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a1a      	ldr	r2, [r3, #32]
 8005316:	4bc3      	ldr	r3, [pc, #780]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005318:	430a      	orrs	r2, r1
 800531a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800531c:	4bc1      	ldr	r3, [pc, #772]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	021b      	lsls	r3, r3, #8
 8005322:	0a19      	lsrs	r1, r3, #8
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	69db      	ldr	r3, [r3, #28]
 8005328:	061a      	lsls	r2, r3, #24
 800532a:	4bbe      	ldr	r3, [pc, #760]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800532c:	430a      	orrs	r2, r1
 800532e:	605a      	str	r2, [r3, #4]
 8005330:	e019      	b.n	8005366 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005332:	4bbc      	ldr	r3, [pc, #752]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	4bbb      	ldr	r3, [pc, #748]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005338:	49bc      	ldr	r1, [pc, #752]	; (800562c <HAL_RCC_OscConfig+0x688>)
 800533a:	400a      	ands	r2, r1
 800533c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800533e:	f7ff fa85 	bl	800484c <HAL_GetTick>
 8005342:	0003      	movs	r3, r0
 8005344:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005346:	e008      	b.n	800535a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005348:	f7ff fa80 	bl	800484c <HAL_GetTick>
 800534c:	0002      	movs	r2, r0
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	2b02      	cmp	r3, #2
 8005354:	d901      	bls.n	800535a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e19a      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800535a:	4bb2      	ldr	r3, [pc, #712]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	2380      	movs	r3, #128	; 0x80
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	4013      	ands	r3, r2
 8005364:	d1f0      	bne.n	8005348 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2208      	movs	r2, #8
 800536c:	4013      	ands	r3, r2
 800536e:	d036      	beq.n	80053de <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	695b      	ldr	r3, [r3, #20]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d019      	beq.n	80053ac <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005378:	4baa      	ldr	r3, [pc, #680]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800537a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800537c:	4ba9      	ldr	r3, [pc, #676]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800537e:	2101      	movs	r1, #1
 8005380:	430a      	orrs	r2, r1
 8005382:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005384:	f7ff fa62 	bl	800484c <HAL_GetTick>
 8005388:	0003      	movs	r3, r0
 800538a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800538c:	e008      	b.n	80053a0 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800538e:	f7ff fa5d 	bl	800484c <HAL_GetTick>
 8005392:	0002      	movs	r2, r0
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b02      	cmp	r3, #2
 800539a:	d901      	bls.n	80053a0 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e177      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80053a0:	4ba0      	ldr	r3, [pc, #640]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80053a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053a4:	2202      	movs	r2, #2
 80053a6:	4013      	ands	r3, r2
 80053a8:	d0f1      	beq.n	800538e <HAL_RCC_OscConfig+0x3ea>
 80053aa:	e018      	b.n	80053de <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053ac:	4b9d      	ldr	r3, [pc, #628]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80053ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053b0:	4b9c      	ldr	r3, [pc, #624]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80053b2:	2101      	movs	r1, #1
 80053b4:	438a      	bics	r2, r1
 80053b6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053b8:	f7ff fa48 	bl	800484c <HAL_GetTick>
 80053bc:	0003      	movs	r3, r0
 80053be:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80053c0:	e008      	b.n	80053d4 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053c2:	f7ff fa43 	bl	800484c <HAL_GetTick>
 80053c6:	0002      	movs	r2, r0
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d901      	bls.n	80053d4 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e15d      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80053d4:	4b93      	ldr	r3, [pc, #588]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80053d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053d8:	2202      	movs	r2, #2
 80053da:	4013      	ands	r3, r2
 80053dc:	d1f1      	bne.n	80053c2 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2204      	movs	r2, #4
 80053e4:	4013      	ands	r3, r2
 80053e6:	d100      	bne.n	80053ea <HAL_RCC_OscConfig+0x446>
 80053e8:	e0ae      	b.n	8005548 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053ea:	2023      	movs	r0, #35	; 0x23
 80053ec:	183b      	adds	r3, r7, r0
 80053ee:	2200      	movs	r2, #0
 80053f0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053f2:	4b8c      	ldr	r3, [pc, #560]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80053f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053f6:	2380      	movs	r3, #128	; 0x80
 80053f8:	055b      	lsls	r3, r3, #21
 80053fa:	4013      	ands	r3, r2
 80053fc:	d109      	bne.n	8005412 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053fe:	4b89      	ldr	r3, [pc, #548]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005400:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005402:	4b88      	ldr	r3, [pc, #544]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005404:	2180      	movs	r1, #128	; 0x80
 8005406:	0549      	lsls	r1, r1, #21
 8005408:	430a      	orrs	r2, r1
 800540a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800540c:	183b      	adds	r3, r7, r0
 800540e:	2201      	movs	r2, #1
 8005410:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005412:	4b87      	ldr	r3, [pc, #540]	; (8005630 <HAL_RCC_OscConfig+0x68c>)
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	2380      	movs	r3, #128	; 0x80
 8005418:	005b      	lsls	r3, r3, #1
 800541a:	4013      	ands	r3, r2
 800541c:	d11a      	bne.n	8005454 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800541e:	4b84      	ldr	r3, [pc, #528]	; (8005630 <HAL_RCC_OscConfig+0x68c>)
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	4b83      	ldr	r3, [pc, #524]	; (8005630 <HAL_RCC_OscConfig+0x68c>)
 8005424:	2180      	movs	r1, #128	; 0x80
 8005426:	0049      	lsls	r1, r1, #1
 8005428:	430a      	orrs	r2, r1
 800542a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800542c:	f7ff fa0e 	bl	800484c <HAL_GetTick>
 8005430:	0003      	movs	r3, r0
 8005432:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005434:	e008      	b.n	8005448 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005436:	f7ff fa09 	bl	800484c <HAL_GetTick>
 800543a:	0002      	movs	r2, r0
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	2b64      	cmp	r3, #100	; 0x64
 8005442:	d901      	bls.n	8005448 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e123      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005448:	4b79      	ldr	r3, [pc, #484]	; (8005630 <HAL_RCC_OscConfig+0x68c>)
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	2380      	movs	r3, #128	; 0x80
 800544e:	005b      	lsls	r3, r3, #1
 8005450:	4013      	ands	r3, r2
 8005452:	d0f0      	beq.n	8005436 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689a      	ldr	r2, [r3, #8]
 8005458:	2380      	movs	r3, #128	; 0x80
 800545a:	005b      	lsls	r3, r3, #1
 800545c:	429a      	cmp	r2, r3
 800545e:	d107      	bne.n	8005470 <HAL_RCC_OscConfig+0x4cc>
 8005460:	4b70      	ldr	r3, [pc, #448]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005462:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005464:	4b6f      	ldr	r3, [pc, #444]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005466:	2180      	movs	r1, #128	; 0x80
 8005468:	0049      	lsls	r1, r1, #1
 800546a:	430a      	orrs	r2, r1
 800546c:	651a      	str	r2, [r3, #80]	; 0x50
 800546e:	e031      	b.n	80054d4 <HAL_RCC_OscConfig+0x530>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d10c      	bne.n	8005492 <HAL_RCC_OscConfig+0x4ee>
 8005478:	4b6a      	ldr	r3, [pc, #424]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800547a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800547c:	4b69      	ldr	r3, [pc, #420]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800547e:	496b      	ldr	r1, [pc, #428]	; (800562c <HAL_RCC_OscConfig+0x688>)
 8005480:	400a      	ands	r2, r1
 8005482:	651a      	str	r2, [r3, #80]	; 0x50
 8005484:	4b67      	ldr	r3, [pc, #412]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005486:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005488:	4b66      	ldr	r3, [pc, #408]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800548a:	496a      	ldr	r1, [pc, #424]	; (8005634 <HAL_RCC_OscConfig+0x690>)
 800548c:	400a      	ands	r2, r1
 800548e:	651a      	str	r2, [r3, #80]	; 0x50
 8005490:	e020      	b.n	80054d4 <HAL_RCC_OscConfig+0x530>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689a      	ldr	r2, [r3, #8]
 8005496:	23a0      	movs	r3, #160	; 0xa0
 8005498:	00db      	lsls	r3, r3, #3
 800549a:	429a      	cmp	r2, r3
 800549c:	d10e      	bne.n	80054bc <HAL_RCC_OscConfig+0x518>
 800549e:	4b61      	ldr	r3, [pc, #388]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80054a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80054a2:	4b60      	ldr	r3, [pc, #384]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80054a4:	2180      	movs	r1, #128	; 0x80
 80054a6:	00c9      	lsls	r1, r1, #3
 80054a8:	430a      	orrs	r2, r1
 80054aa:	651a      	str	r2, [r3, #80]	; 0x50
 80054ac:	4b5d      	ldr	r3, [pc, #372]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80054ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80054b0:	4b5c      	ldr	r3, [pc, #368]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80054b2:	2180      	movs	r1, #128	; 0x80
 80054b4:	0049      	lsls	r1, r1, #1
 80054b6:	430a      	orrs	r2, r1
 80054b8:	651a      	str	r2, [r3, #80]	; 0x50
 80054ba:	e00b      	b.n	80054d4 <HAL_RCC_OscConfig+0x530>
 80054bc:	4b59      	ldr	r3, [pc, #356]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80054be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80054c0:	4b58      	ldr	r3, [pc, #352]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80054c2:	495a      	ldr	r1, [pc, #360]	; (800562c <HAL_RCC_OscConfig+0x688>)
 80054c4:	400a      	ands	r2, r1
 80054c6:	651a      	str	r2, [r3, #80]	; 0x50
 80054c8:	4b56      	ldr	r3, [pc, #344]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80054ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80054cc:	4b55      	ldr	r3, [pc, #340]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80054ce:	4959      	ldr	r1, [pc, #356]	; (8005634 <HAL_RCC_OscConfig+0x690>)
 80054d0:	400a      	ands	r2, r1
 80054d2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d015      	beq.n	8005508 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054dc:	f7ff f9b6 	bl	800484c <HAL_GetTick>
 80054e0:	0003      	movs	r3, r0
 80054e2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054e4:	e009      	b.n	80054fa <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054e6:	f7ff f9b1 	bl	800484c <HAL_GetTick>
 80054ea:	0002      	movs	r2, r0
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	4a51      	ldr	r2, [pc, #324]	; (8005638 <HAL_RCC_OscConfig+0x694>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e0ca      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054fa:	4b4a      	ldr	r3, [pc, #296]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80054fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80054fe:	2380      	movs	r3, #128	; 0x80
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	4013      	ands	r3, r2
 8005504:	d0ef      	beq.n	80054e6 <HAL_RCC_OscConfig+0x542>
 8005506:	e014      	b.n	8005532 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005508:	f7ff f9a0 	bl	800484c <HAL_GetTick>
 800550c:	0003      	movs	r3, r0
 800550e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005510:	e009      	b.n	8005526 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005512:	f7ff f99b 	bl	800484c <HAL_GetTick>
 8005516:	0002      	movs	r2, r0
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	4a46      	ldr	r2, [pc, #280]	; (8005638 <HAL_RCC_OscConfig+0x694>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d901      	bls.n	8005526 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e0b4      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005526:	4b3f      	ldr	r3, [pc, #252]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005528:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800552a:	2380      	movs	r3, #128	; 0x80
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	4013      	ands	r3, r2
 8005530:	d1ef      	bne.n	8005512 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005532:	2323      	movs	r3, #35	; 0x23
 8005534:	18fb      	adds	r3, r7, r3
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d105      	bne.n	8005548 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800553c:	4b39      	ldr	r3, [pc, #228]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800553e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005540:	4b38      	ldr	r3, [pc, #224]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005542:	493e      	ldr	r1, [pc, #248]	; (800563c <HAL_RCC_OscConfig+0x698>)
 8005544:	400a      	ands	r2, r1
 8005546:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554c:	2b00      	cmp	r3, #0
 800554e:	d100      	bne.n	8005552 <HAL_RCC_OscConfig+0x5ae>
 8005550:	e09d      	b.n	800568e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	2b0c      	cmp	r3, #12
 8005556:	d100      	bne.n	800555a <HAL_RCC_OscConfig+0x5b6>
 8005558:	e076      	b.n	8005648 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	2b02      	cmp	r3, #2
 8005560:	d145      	bne.n	80055ee <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005562:	4b30      	ldr	r3, [pc, #192]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	4b2f      	ldr	r3, [pc, #188]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005568:	4935      	ldr	r1, [pc, #212]	; (8005640 <HAL_RCC_OscConfig+0x69c>)
 800556a:	400a      	ands	r2, r1
 800556c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800556e:	f7ff f96d 	bl	800484c <HAL_GetTick>
 8005572:	0003      	movs	r3, r0
 8005574:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005576:	e008      	b.n	800558a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005578:	f7ff f968 	bl	800484c <HAL_GetTick>
 800557c:	0002      	movs	r2, r0
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	2b02      	cmp	r3, #2
 8005584:	d901      	bls.n	800558a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e082      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800558a:	4b26      	ldr	r3, [pc, #152]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	2380      	movs	r3, #128	; 0x80
 8005590:	049b      	lsls	r3, r3, #18
 8005592:	4013      	ands	r3, r2
 8005594:	d1f0      	bne.n	8005578 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005596:	4b23      	ldr	r3, [pc, #140]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	4a2a      	ldr	r2, [pc, #168]	; (8005644 <HAL_RCC_OscConfig+0x6a0>)
 800559c:	4013      	ands	r3, r2
 800559e:	0019      	movs	r1, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a8:	431a      	orrs	r2, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ae:	431a      	orrs	r2, r3
 80055b0:	4b1c      	ldr	r3, [pc, #112]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80055b2:	430a      	orrs	r2, r1
 80055b4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055b6:	4b1b      	ldr	r3, [pc, #108]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	4b1a      	ldr	r3, [pc, #104]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80055bc:	2180      	movs	r1, #128	; 0x80
 80055be:	0449      	lsls	r1, r1, #17
 80055c0:	430a      	orrs	r2, r1
 80055c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055c4:	f7ff f942 	bl	800484c <HAL_GetTick>
 80055c8:	0003      	movs	r3, r0
 80055ca:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80055cc:	e008      	b.n	80055e0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ce:	f7ff f93d 	bl	800484c <HAL_GetTick>
 80055d2:	0002      	movs	r2, r0
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d901      	bls.n	80055e0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e057      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80055e0:	4b10      	ldr	r3, [pc, #64]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	2380      	movs	r3, #128	; 0x80
 80055e6:	049b      	lsls	r3, r3, #18
 80055e8:	4013      	ands	r3, r2
 80055ea:	d0f0      	beq.n	80055ce <HAL_RCC_OscConfig+0x62a>
 80055ec:	e04f      	b.n	800568e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055ee:	4b0d      	ldr	r3, [pc, #52]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 80055f4:	4912      	ldr	r1, [pc, #72]	; (8005640 <HAL_RCC_OscConfig+0x69c>)
 80055f6:	400a      	ands	r2, r1
 80055f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055fa:	f7ff f927 	bl	800484c <HAL_GetTick>
 80055fe:	0003      	movs	r3, r0
 8005600:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005602:	e008      	b.n	8005616 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005604:	f7ff f922 	bl	800484c <HAL_GetTick>
 8005608:	0002      	movs	r2, r0
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b02      	cmp	r3, #2
 8005610:	d901      	bls.n	8005616 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e03c      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005616:	4b03      	ldr	r3, [pc, #12]	; (8005624 <HAL_RCC_OscConfig+0x680>)
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	2380      	movs	r3, #128	; 0x80
 800561c:	049b      	lsls	r3, r3, #18
 800561e:	4013      	ands	r3, r2
 8005620:	d1f0      	bne.n	8005604 <HAL_RCC_OscConfig+0x660>
 8005622:	e034      	b.n	800568e <HAL_RCC_OscConfig+0x6ea>
 8005624:	40021000 	.word	0x40021000
 8005628:	ffff1fff 	.word	0xffff1fff
 800562c:	fffffeff 	.word	0xfffffeff
 8005630:	40007000 	.word	0x40007000
 8005634:	fffffbff 	.word	0xfffffbff
 8005638:	00001388 	.word	0x00001388
 800563c:	efffffff 	.word	0xefffffff
 8005640:	feffffff 	.word	0xfeffffff
 8005644:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564c:	2b01      	cmp	r3, #1
 800564e:	d101      	bne.n	8005654 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e01d      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005654:	4b10      	ldr	r3, [pc, #64]	; (8005698 <HAL_RCC_OscConfig+0x6f4>)
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800565a:	69ba      	ldr	r2, [r7, #24]
 800565c:	2380      	movs	r3, #128	; 0x80
 800565e:	025b      	lsls	r3, r3, #9
 8005660:	401a      	ands	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005666:	429a      	cmp	r2, r3
 8005668:	d10f      	bne.n	800568a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800566a:	69ba      	ldr	r2, [r7, #24]
 800566c:	23f0      	movs	r3, #240	; 0xf0
 800566e:	039b      	lsls	r3, r3, #14
 8005670:	401a      	ands	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005676:	429a      	cmp	r2, r3
 8005678:	d107      	bne.n	800568a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800567a:	69ba      	ldr	r2, [r7, #24]
 800567c:	23c0      	movs	r3, #192	; 0xc0
 800567e:	041b      	lsls	r3, r3, #16
 8005680:	401a      	ands	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005686:	429a      	cmp	r2, r3
 8005688:	d001      	beq.n	800568e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e000      	b.n	8005690 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	0018      	movs	r0, r3
 8005692:	46bd      	mov	sp, r7
 8005694:	b00a      	add	sp, #40	; 0x28
 8005696:	bdb0      	pop	{r4, r5, r7, pc}
 8005698:	40021000 	.word	0x40021000

0800569c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800569c:	b5b0      	push	{r4, r5, r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d101      	bne.n	80056b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e128      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056b0:	4b96      	ldr	r3, [pc, #600]	; (800590c <HAL_RCC_ClockConfig+0x270>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2201      	movs	r2, #1
 80056b6:	4013      	ands	r3, r2
 80056b8:	683a      	ldr	r2, [r7, #0]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d91e      	bls.n	80056fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056be:	4b93      	ldr	r3, [pc, #588]	; (800590c <HAL_RCC_ClockConfig+0x270>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2201      	movs	r2, #1
 80056c4:	4393      	bics	r3, r2
 80056c6:	0019      	movs	r1, r3
 80056c8:	4b90      	ldr	r3, [pc, #576]	; (800590c <HAL_RCC_ClockConfig+0x270>)
 80056ca:	683a      	ldr	r2, [r7, #0]
 80056cc:	430a      	orrs	r2, r1
 80056ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80056d0:	f7ff f8bc 	bl	800484c <HAL_GetTick>
 80056d4:	0003      	movs	r3, r0
 80056d6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056d8:	e009      	b.n	80056ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056da:	f7ff f8b7 	bl	800484c <HAL_GetTick>
 80056de:	0002      	movs	r2, r0
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	4a8a      	ldr	r2, [pc, #552]	; (8005910 <HAL_RCC_ClockConfig+0x274>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e109      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ee:	4b87      	ldr	r3, [pc, #540]	; (800590c <HAL_RCC_ClockConfig+0x270>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2201      	movs	r2, #1
 80056f4:	4013      	ands	r3, r2
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d1ee      	bne.n	80056da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2202      	movs	r2, #2
 8005702:	4013      	ands	r3, r2
 8005704:	d009      	beq.n	800571a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005706:	4b83      	ldr	r3, [pc, #524]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	22f0      	movs	r2, #240	; 0xf0
 800570c:	4393      	bics	r3, r2
 800570e:	0019      	movs	r1, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	689a      	ldr	r2, [r3, #8]
 8005714:	4b7f      	ldr	r3, [pc, #508]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 8005716:	430a      	orrs	r2, r1
 8005718:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2201      	movs	r2, #1
 8005720:	4013      	ands	r3, r2
 8005722:	d100      	bne.n	8005726 <HAL_RCC_ClockConfig+0x8a>
 8005724:	e089      	b.n	800583a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2b02      	cmp	r3, #2
 800572c:	d107      	bne.n	800573e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800572e:	4b79      	ldr	r3, [pc, #484]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	2380      	movs	r3, #128	; 0x80
 8005734:	029b      	lsls	r3, r3, #10
 8005736:	4013      	ands	r3, r2
 8005738:	d120      	bne.n	800577c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e0e1      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	2b03      	cmp	r3, #3
 8005744:	d107      	bne.n	8005756 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005746:	4b73      	ldr	r3, [pc, #460]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	2380      	movs	r3, #128	; 0x80
 800574c:	049b      	lsls	r3, r3, #18
 800574e:	4013      	ands	r3, r2
 8005750:	d114      	bne.n	800577c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e0d5      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d106      	bne.n	800576c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800575e:	4b6d      	ldr	r3, [pc, #436]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2204      	movs	r2, #4
 8005764:	4013      	ands	r3, r2
 8005766:	d109      	bne.n	800577c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e0ca      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800576c:	4b69      	ldr	r3, [pc, #420]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	2380      	movs	r3, #128	; 0x80
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	4013      	ands	r3, r2
 8005776:	d101      	bne.n	800577c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e0c2      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800577c:	4b65      	ldr	r3, [pc, #404]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	2203      	movs	r2, #3
 8005782:	4393      	bics	r3, r2
 8005784:	0019      	movs	r1, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	4b62      	ldr	r3, [pc, #392]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 800578c:	430a      	orrs	r2, r1
 800578e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005790:	f7ff f85c 	bl	800484c <HAL_GetTick>
 8005794:	0003      	movs	r3, r0
 8005796:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	2b02      	cmp	r3, #2
 800579e:	d111      	bne.n	80057c4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057a0:	e009      	b.n	80057b6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057a2:	f7ff f853 	bl	800484c <HAL_GetTick>
 80057a6:	0002      	movs	r2, r0
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	4a58      	ldr	r2, [pc, #352]	; (8005910 <HAL_RCC_ClockConfig+0x274>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e0a5      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057b6:	4b57      	ldr	r3, [pc, #348]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	220c      	movs	r2, #12
 80057bc:	4013      	ands	r3, r2
 80057be:	2b08      	cmp	r3, #8
 80057c0:	d1ef      	bne.n	80057a2 <HAL_RCC_ClockConfig+0x106>
 80057c2:	e03a      	b.n	800583a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	2b03      	cmp	r3, #3
 80057ca:	d111      	bne.n	80057f0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057cc:	e009      	b.n	80057e2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057ce:	f7ff f83d 	bl	800484c <HAL_GetTick>
 80057d2:	0002      	movs	r2, r0
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	4a4d      	ldr	r2, [pc, #308]	; (8005910 <HAL_RCC_ClockConfig+0x274>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e08f      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057e2:	4b4c      	ldr	r3, [pc, #304]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	220c      	movs	r2, #12
 80057e8:	4013      	ands	r3, r2
 80057ea:	2b0c      	cmp	r3, #12
 80057ec:	d1ef      	bne.n	80057ce <HAL_RCC_ClockConfig+0x132>
 80057ee:	e024      	b.n	800583a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d11b      	bne.n	8005830 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80057f8:	e009      	b.n	800580e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057fa:	f7ff f827 	bl	800484c <HAL_GetTick>
 80057fe:	0002      	movs	r2, r0
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	4a42      	ldr	r2, [pc, #264]	; (8005910 <HAL_RCC_ClockConfig+0x274>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d901      	bls.n	800580e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e079      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800580e:	4b41      	ldr	r3, [pc, #260]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	220c      	movs	r2, #12
 8005814:	4013      	ands	r3, r2
 8005816:	2b04      	cmp	r3, #4
 8005818:	d1ef      	bne.n	80057fa <HAL_RCC_ClockConfig+0x15e>
 800581a:	e00e      	b.n	800583a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800581c:	f7ff f816 	bl	800484c <HAL_GetTick>
 8005820:	0002      	movs	r2, r0
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	4a3a      	ldr	r2, [pc, #232]	; (8005910 <HAL_RCC_ClockConfig+0x274>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d901      	bls.n	8005830 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e068      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005830:	4b38      	ldr	r3, [pc, #224]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	220c      	movs	r2, #12
 8005836:	4013      	ands	r3, r2
 8005838:	d1f0      	bne.n	800581c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800583a:	4b34      	ldr	r3, [pc, #208]	; (800590c <HAL_RCC_ClockConfig+0x270>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2201      	movs	r2, #1
 8005840:	4013      	ands	r3, r2
 8005842:	683a      	ldr	r2, [r7, #0]
 8005844:	429a      	cmp	r2, r3
 8005846:	d21e      	bcs.n	8005886 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005848:	4b30      	ldr	r3, [pc, #192]	; (800590c <HAL_RCC_ClockConfig+0x270>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2201      	movs	r2, #1
 800584e:	4393      	bics	r3, r2
 8005850:	0019      	movs	r1, r3
 8005852:	4b2e      	ldr	r3, [pc, #184]	; (800590c <HAL_RCC_ClockConfig+0x270>)
 8005854:	683a      	ldr	r2, [r7, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800585a:	f7fe fff7 	bl	800484c <HAL_GetTick>
 800585e:	0003      	movs	r3, r0
 8005860:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005862:	e009      	b.n	8005878 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005864:	f7fe fff2 	bl	800484c <HAL_GetTick>
 8005868:	0002      	movs	r2, r0
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	4a28      	ldr	r2, [pc, #160]	; (8005910 <HAL_RCC_ClockConfig+0x274>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e044      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005878:	4b24      	ldr	r3, [pc, #144]	; (800590c <HAL_RCC_ClockConfig+0x270>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2201      	movs	r2, #1
 800587e:	4013      	ands	r3, r2
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	429a      	cmp	r2, r3
 8005884:	d1ee      	bne.n	8005864 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2204      	movs	r2, #4
 800588c:	4013      	ands	r3, r2
 800588e:	d009      	beq.n	80058a4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005890:	4b20      	ldr	r3, [pc, #128]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	4a20      	ldr	r2, [pc, #128]	; (8005918 <HAL_RCC_ClockConfig+0x27c>)
 8005896:	4013      	ands	r3, r2
 8005898:	0019      	movs	r1, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	68da      	ldr	r2, [r3, #12]
 800589e:	4b1d      	ldr	r3, [pc, #116]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 80058a0:	430a      	orrs	r2, r1
 80058a2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2208      	movs	r2, #8
 80058aa:	4013      	ands	r3, r2
 80058ac:	d00a      	beq.n	80058c4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80058ae:	4b19      	ldr	r3, [pc, #100]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	4a1a      	ldr	r2, [pc, #104]	; (800591c <HAL_RCC_ClockConfig+0x280>)
 80058b4:	4013      	ands	r3, r2
 80058b6:	0019      	movs	r1, r3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	00da      	lsls	r2, r3, #3
 80058be:	4b15      	ldr	r3, [pc, #84]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 80058c0:	430a      	orrs	r2, r1
 80058c2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058c4:	f000 f832 	bl	800592c <HAL_RCC_GetSysClockFreq>
 80058c8:	0001      	movs	r1, r0
 80058ca:	4b12      	ldr	r3, [pc, #72]	; (8005914 <HAL_RCC_ClockConfig+0x278>)
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	091b      	lsrs	r3, r3, #4
 80058d0:	220f      	movs	r2, #15
 80058d2:	4013      	ands	r3, r2
 80058d4:	4a12      	ldr	r2, [pc, #72]	; (8005920 <HAL_RCC_ClockConfig+0x284>)
 80058d6:	5cd3      	ldrb	r3, [r2, r3]
 80058d8:	000a      	movs	r2, r1
 80058da:	40da      	lsrs	r2, r3
 80058dc:	4b11      	ldr	r3, [pc, #68]	; (8005924 <HAL_RCC_ClockConfig+0x288>)
 80058de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80058e0:	4b11      	ldr	r3, [pc, #68]	; (8005928 <HAL_RCC_ClockConfig+0x28c>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	250b      	movs	r5, #11
 80058e6:	197c      	adds	r4, r7, r5
 80058e8:	0018      	movs	r0, r3
 80058ea:	f7fe ff69 	bl	80047c0 <HAL_InitTick>
 80058ee:	0003      	movs	r3, r0
 80058f0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80058f2:	197b      	adds	r3, r7, r5
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d002      	beq.n	8005900 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80058fa:	197b      	adds	r3, r7, r5
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	e000      	b.n	8005902 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	0018      	movs	r0, r3
 8005904:	46bd      	mov	sp, r7
 8005906:	b004      	add	sp, #16
 8005908:	bdb0      	pop	{r4, r5, r7, pc}
 800590a:	46c0      	nop			; (mov r8, r8)
 800590c:	40022000 	.word	0x40022000
 8005910:	00001388 	.word	0x00001388
 8005914:	40021000 	.word	0x40021000
 8005918:	fffff8ff 	.word	0xfffff8ff
 800591c:	ffffc7ff 	.word	0xffffc7ff
 8005920:	080071d0 	.word	0x080071d0
 8005924:	20000000 	.word	0x20000000
 8005928:	20000004 	.word	0x20000004

0800592c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800592c:	b5b0      	push	{r4, r5, r7, lr}
 800592e:	b08e      	sub	sp, #56	; 0x38
 8005930:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8005932:	4b4c      	ldr	r3, [pc, #304]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x138>)
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005938:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800593a:	230c      	movs	r3, #12
 800593c:	4013      	ands	r3, r2
 800593e:	2b0c      	cmp	r3, #12
 8005940:	d014      	beq.n	800596c <HAL_RCC_GetSysClockFreq+0x40>
 8005942:	d900      	bls.n	8005946 <HAL_RCC_GetSysClockFreq+0x1a>
 8005944:	e07b      	b.n	8005a3e <HAL_RCC_GetSysClockFreq+0x112>
 8005946:	2b04      	cmp	r3, #4
 8005948:	d002      	beq.n	8005950 <HAL_RCC_GetSysClockFreq+0x24>
 800594a:	2b08      	cmp	r3, #8
 800594c:	d00b      	beq.n	8005966 <HAL_RCC_GetSysClockFreq+0x3a>
 800594e:	e076      	b.n	8005a3e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005950:	4b44      	ldr	r3, [pc, #272]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x138>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2210      	movs	r2, #16
 8005956:	4013      	ands	r3, r2
 8005958:	d002      	beq.n	8005960 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800595a:	4b43      	ldr	r3, [pc, #268]	; (8005a68 <HAL_RCC_GetSysClockFreq+0x13c>)
 800595c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800595e:	e07c      	b.n	8005a5a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8005960:	4b42      	ldr	r3, [pc, #264]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x140>)
 8005962:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005964:	e079      	b.n	8005a5a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005966:	4b41      	ldr	r3, [pc, #260]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x140>)
 8005968:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800596a:	e076      	b.n	8005a5a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800596c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800596e:	0c9a      	lsrs	r2, r3, #18
 8005970:	230f      	movs	r3, #15
 8005972:	401a      	ands	r2, r3
 8005974:	4b3e      	ldr	r3, [pc, #248]	; (8005a70 <HAL_RCC_GetSysClockFreq+0x144>)
 8005976:	5c9b      	ldrb	r3, [r3, r2]
 8005978:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800597a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800597c:	0d9a      	lsrs	r2, r3, #22
 800597e:	2303      	movs	r3, #3
 8005980:	4013      	ands	r3, r2
 8005982:	3301      	adds	r3, #1
 8005984:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005986:	4b37      	ldr	r3, [pc, #220]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x138>)
 8005988:	68da      	ldr	r2, [r3, #12]
 800598a:	2380      	movs	r3, #128	; 0x80
 800598c:	025b      	lsls	r3, r3, #9
 800598e:	4013      	ands	r3, r2
 8005990:	d01a      	beq.n	80059c8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005994:	61bb      	str	r3, [r7, #24]
 8005996:	2300      	movs	r3, #0
 8005998:	61fb      	str	r3, [r7, #28]
 800599a:	4a34      	ldr	r2, [pc, #208]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x140>)
 800599c:	2300      	movs	r3, #0
 800599e:	69b8      	ldr	r0, [r7, #24]
 80059a0:	69f9      	ldr	r1, [r7, #28]
 80059a2:	f7fa fd85 	bl	80004b0 <__aeabi_lmul>
 80059a6:	0002      	movs	r2, r0
 80059a8:	000b      	movs	r3, r1
 80059aa:	0010      	movs	r0, r2
 80059ac:	0019      	movs	r1, r3
 80059ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b0:	613b      	str	r3, [r7, #16]
 80059b2:	2300      	movs	r3, #0
 80059b4:	617b      	str	r3, [r7, #20]
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	f7fa fd59 	bl	8000470 <__aeabi_uldivmod>
 80059be:	0002      	movs	r2, r0
 80059c0:	000b      	movs	r3, r1
 80059c2:	0013      	movs	r3, r2
 80059c4:	637b      	str	r3, [r7, #52]	; 0x34
 80059c6:	e037      	b.n	8005a38 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80059c8:	4b26      	ldr	r3, [pc, #152]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x138>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2210      	movs	r2, #16
 80059ce:	4013      	ands	r3, r2
 80059d0:	d01a      	beq.n	8005a08 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80059d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d4:	60bb      	str	r3, [r7, #8]
 80059d6:	2300      	movs	r3, #0
 80059d8:	60fb      	str	r3, [r7, #12]
 80059da:	4a23      	ldr	r2, [pc, #140]	; (8005a68 <HAL_RCC_GetSysClockFreq+0x13c>)
 80059dc:	2300      	movs	r3, #0
 80059de:	68b8      	ldr	r0, [r7, #8]
 80059e0:	68f9      	ldr	r1, [r7, #12]
 80059e2:	f7fa fd65 	bl	80004b0 <__aeabi_lmul>
 80059e6:	0002      	movs	r2, r0
 80059e8:	000b      	movs	r3, r1
 80059ea:	0010      	movs	r0, r2
 80059ec:	0019      	movs	r1, r3
 80059ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f0:	603b      	str	r3, [r7, #0]
 80059f2:	2300      	movs	r3, #0
 80059f4:	607b      	str	r3, [r7, #4]
 80059f6:	683a      	ldr	r2, [r7, #0]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f7fa fd39 	bl	8000470 <__aeabi_uldivmod>
 80059fe:	0002      	movs	r2, r0
 8005a00:	000b      	movs	r3, r1
 8005a02:	0013      	movs	r3, r2
 8005a04:	637b      	str	r3, [r7, #52]	; 0x34
 8005a06:	e017      	b.n	8005a38 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a0a:	0018      	movs	r0, r3
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	0019      	movs	r1, r3
 8005a10:	4a16      	ldr	r2, [pc, #88]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x140>)
 8005a12:	2300      	movs	r3, #0
 8005a14:	f7fa fd4c 	bl	80004b0 <__aeabi_lmul>
 8005a18:	0002      	movs	r2, r0
 8005a1a:	000b      	movs	r3, r1
 8005a1c:	0010      	movs	r0, r2
 8005a1e:	0019      	movs	r1, r3
 8005a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a22:	001c      	movs	r4, r3
 8005a24:	2300      	movs	r3, #0
 8005a26:	001d      	movs	r5, r3
 8005a28:	0022      	movs	r2, r4
 8005a2a:	002b      	movs	r3, r5
 8005a2c:	f7fa fd20 	bl	8000470 <__aeabi_uldivmod>
 8005a30:	0002      	movs	r2, r0
 8005a32:	000b      	movs	r3, r1
 8005a34:	0013      	movs	r3, r2
 8005a36:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8005a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a3a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005a3c:	e00d      	b.n	8005a5a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005a3e:	4b09      	ldr	r3, [pc, #36]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x138>)
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	0b5b      	lsrs	r3, r3, #13
 8005a44:	2207      	movs	r2, #7
 8005a46:	4013      	ands	r3, r2
 8005a48:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005a4a:	6a3b      	ldr	r3, [r7, #32]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	2280      	movs	r2, #128	; 0x80
 8005a50:	0212      	lsls	r2, r2, #8
 8005a52:	409a      	lsls	r2, r3
 8005a54:	0013      	movs	r3, r2
 8005a56:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005a58:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005a5c:	0018      	movs	r0, r3
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	b00e      	add	sp, #56	; 0x38
 8005a62:	bdb0      	pop	{r4, r5, r7, pc}
 8005a64:	40021000 	.word	0x40021000
 8005a68:	003d0900 	.word	0x003d0900
 8005a6c:	00f42400 	.word	0x00f42400
 8005a70:	080071e8 	.word	0x080071e8

08005a74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a78:	4b02      	ldr	r3, [pc, #8]	; (8005a84 <HAL_RCC_GetHCLKFreq+0x10>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
}
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	46c0      	nop			; (mov r8, r8)
 8005a84:	20000000 	.word	0x20000000

08005a88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005a8c:	f7ff fff2 	bl	8005a74 <HAL_RCC_GetHCLKFreq>
 8005a90:	0001      	movs	r1, r0
 8005a92:	4b06      	ldr	r3, [pc, #24]	; (8005aac <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	0a1b      	lsrs	r3, r3, #8
 8005a98:	2207      	movs	r2, #7
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	4a04      	ldr	r2, [pc, #16]	; (8005ab0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005a9e:	5cd3      	ldrb	r3, [r2, r3]
 8005aa0:	40d9      	lsrs	r1, r3
 8005aa2:	000b      	movs	r3, r1
}
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	46c0      	nop			; (mov r8, r8)
 8005aac:	40021000 	.word	0x40021000
 8005ab0:	080071e0 	.word	0x080071e0

08005ab4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005ab8:	f7ff ffdc 	bl	8005a74 <HAL_RCC_GetHCLKFreq>
 8005abc:	0001      	movs	r1, r0
 8005abe:	4b06      	ldr	r3, [pc, #24]	; (8005ad8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	0adb      	lsrs	r3, r3, #11
 8005ac4:	2207      	movs	r2, #7
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	4a04      	ldr	r2, [pc, #16]	; (8005adc <HAL_RCC_GetPCLK2Freq+0x28>)
 8005aca:	5cd3      	ldrb	r3, [r2, r3]
 8005acc:	40d9      	lsrs	r1, r3
 8005ace:	000b      	movs	r3, r1
}
 8005ad0:	0018      	movs	r0, r3
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	46c0      	nop			; (mov r8, r8)
 8005ad8:	40021000 	.word	0x40021000
 8005adc:	080071e0 	.word	0x080071e0

08005ae0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005ae8:	2017      	movs	r0, #23
 8005aea:	183b      	adds	r3, r7, r0
 8005aec:	2200      	movs	r2, #0
 8005aee:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2220      	movs	r2, #32
 8005af6:	4013      	ands	r3, r2
 8005af8:	d100      	bne.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8005afa:	e0c2      	b.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005afc:	4b91      	ldr	r3, [pc, #580]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005afe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b00:	2380      	movs	r3, #128	; 0x80
 8005b02:	055b      	lsls	r3, r3, #21
 8005b04:	4013      	ands	r3, r2
 8005b06:	d109      	bne.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b08:	4b8e      	ldr	r3, [pc, #568]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005b0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b0c:	4b8d      	ldr	r3, [pc, #564]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005b0e:	2180      	movs	r1, #128	; 0x80
 8005b10:	0549      	lsls	r1, r1, #21
 8005b12:	430a      	orrs	r2, r1
 8005b14:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005b16:	183b      	adds	r3, r7, r0
 8005b18:	2201      	movs	r2, #1
 8005b1a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b1c:	4b8a      	ldr	r3, [pc, #552]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	2380      	movs	r3, #128	; 0x80
 8005b22:	005b      	lsls	r3, r3, #1
 8005b24:	4013      	ands	r3, r2
 8005b26:	d11a      	bne.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b28:	4b87      	ldr	r3, [pc, #540]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	4b86      	ldr	r3, [pc, #536]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b2e:	2180      	movs	r1, #128	; 0x80
 8005b30:	0049      	lsls	r1, r1, #1
 8005b32:	430a      	orrs	r2, r1
 8005b34:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b36:	f7fe fe89 	bl	800484c <HAL_GetTick>
 8005b3a:	0003      	movs	r3, r0
 8005b3c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b3e:	e008      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b40:	f7fe fe84 	bl	800484c <HAL_GetTick>
 8005b44:	0002      	movs	r2, r0
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	2b64      	cmp	r3, #100	; 0x64
 8005b4c:	d901      	bls.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e0f3      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x25a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b52:	4b7d      	ldr	r3, [pc, #500]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	2380      	movs	r3, #128	; 0x80
 8005b58:	005b      	lsls	r3, r3, #1
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	d0f0      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005b5e:	4b79      	ldr	r3, [pc, #484]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	23c0      	movs	r3, #192	; 0xc0
 8005b64:	039b      	lsls	r3, r3, #14
 8005b66:	4013      	ands	r3, r2
 8005b68:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	23c0      	movs	r3, #192	; 0xc0
 8005b70:	039b      	lsls	r3, r3, #14
 8005b72:	4013      	ands	r3, r2
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d013      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685a      	ldr	r2, [r3, #4]
 8005b7e:	23c0      	movs	r3, #192	; 0xc0
 8005b80:	029b      	lsls	r3, r3, #10
 8005b82:	401a      	ands	r2, r3
 8005b84:	23c0      	movs	r3, #192	; 0xc0
 8005b86:	029b      	lsls	r3, r3, #10
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d10a      	bne.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005b8c:	4b6d      	ldr	r3, [pc, #436]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	2380      	movs	r3, #128	; 0x80
 8005b92:	029b      	lsls	r3, r3, #10
 8005b94:	401a      	ands	r2, r3
 8005b96:	2380      	movs	r3, #128	; 0x80
 8005b98:	029b      	lsls	r3, r3, #10
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d101      	bne.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e0cb      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x25a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005ba2:	4b68      	ldr	r3, [pc, #416]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005ba4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ba6:	23c0      	movs	r3, #192	; 0xc0
 8005ba8:	029b      	lsls	r3, r3, #10
 8005baa:	4013      	ands	r3, r2
 8005bac:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d03b      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	685a      	ldr	r2, [r3, #4]
 8005bb8:	23c0      	movs	r3, #192	; 0xc0
 8005bba:	029b      	lsls	r3, r3, #10
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d033      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2220      	movs	r2, #32
 8005bca:	4013      	ands	r3, r2
 8005bcc:	d02e      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005bce:	4b5d      	ldr	r3, [pc, #372]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bd2:	4a5e      	ldr	r2, [pc, #376]	; (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005bd8:	4b5a      	ldr	r3, [pc, #360]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005bda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005bdc:	4b59      	ldr	r3, [pc, #356]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005bde:	2180      	movs	r1, #128	; 0x80
 8005be0:	0309      	lsls	r1, r1, #12
 8005be2:	430a      	orrs	r2, r1
 8005be4:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005be6:	4b57      	ldr	r3, [pc, #348]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005be8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005bea:	4b56      	ldr	r3, [pc, #344]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005bec:	4958      	ldr	r1, [pc, #352]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8005bee:	400a      	ands	r2, r1
 8005bf0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005bf2:	4b54      	ldr	r3, [pc, #336]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	2380      	movs	r3, #128	; 0x80
 8005bfc:	005b      	lsls	r3, r3, #1
 8005bfe:	4013      	ands	r3, r2
 8005c00:	d014      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c02:	f7fe fe23 	bl	800484c <HAL_GetTick>
 8005c06:	0003      	movs	r3, r0
 8005c08:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c0a:	e009      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c0c:	f7fe fe1e 	bl	800484c <HAL_GetTick>
 8005c10:	0002      	movs	r2, r0
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	1ad3      	subs	r3, r2, r3
 8005c16:	4a4f      	ldr	r2, [pc, #316]	; (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d901      	bls.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e08c      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x25a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c20:	4b48      	ldr	r3, [pc, #288]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c24:	2380      	movs	r3, #128	; 0x80
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4013      	ands	r3, r2
 8005c2a:	d0ef      	beq.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	685a      	ldr	r2, [r3, #4]
 8005c30:	23c0      	movs	r3, #192	; 0xc0
 8005c32:	029b      	lsls	r3, r3, #10
 8005c34:	401a      	ands	r2, r3
 8005c36:	23c0      	movs	r3, #192	; 0xc0
 8005c38:	029b      	lsls	r3, r3, #10
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d10c      	bne.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8005c3e:	4b41      	ldr	r3, [pc, #260]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a45      	ldr	r2, [pc, #276]	; (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8005c44:	4013      	ands	r3, r2
 8005c46:	0019      	movs	r1, r3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	23c0      	movs	r3, #192	; 0xc0
 8005c4e:	039b      	lsls	r3, r3, #14
 8005c50:	401a      	ands	r2, r3
 8005c52:	4b3c      	ldr	r3, [pc, #240]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c54:	430a      	orrs	r2, r1
 8005c56:	601a      	str	r2, [r3, #0]
 8005c58:	4b3a      	ldr	r3, [pc, #232]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c5a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	23c0      	movs	r3, #192	; 0xc0
 8005c62:	029b      	lsls	r3, r3, #10
 8005c64:	401a      	ands	r2, r3
 8005c66:	4b37      	ldr	r3, [pc, #220]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005c6c:	2317      	movs	r3, #23
 8005c6e:	18fb      	adds	r3, r7, r3
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d105      	bne.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c76:	4b33      	ldr	r3, [pc, #204]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c7a:	4b32      	ldr	r3, [pc, #200]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c7c:	4937      	ldr	r1, [pc, #220]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005c7e:	400a      	ands	r2, r1
 8005c80:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2201      	movs	r2, #1
 8005c88:	4013      	ands	r3, r2
 8005c8a:	d009      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c8c:	4b2d      	ldr	r3, [pc, #180]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c90:	2203      	movs	r2, #3
 8005c92:	4393      	bics	r3, r2
 8005c94:	0019      	movs	r1, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	689a      	ldr	r2, [r3, #8]
 8005c9a:	4b2a      	ldr	r3, [pc, #168]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c9c:	430a      	orrs	r2, r1
 8005c9e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	d009      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005caa:	4b26      	ldr	r3, [pc, #152]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cae:	220c      	movs	r2, #12
 8005cb0:	4393      	bics	r3, r2
 8005cb2:	0019      	movs	r1, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68da      	ldr	r2, [r3, #12]
 8005cb8:	4b22      	ldr	r3, [pc, #136]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2204      	movs	r2, #4
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	d009      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005cc8:	4b1e      	ldr	r3, [pc, #120]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ccc:	4a24      	ldr	r2, [pc, #144]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cce:	4013      	ands	r3, r2
 8005cd0:	0019      	movs	r1, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	691a      	ldr	r2, [r3, #16]
 8005cd6:	4b1b      	ldr	r3, [pc, #108]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2208      	movs	r2, #8
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	d009      	beq.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ce6:	4b17      	ldr	r3, [pc, #92]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cea:	4a1e      	ldr	r2, [pc, #120]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005cec:	4013      	ands	r3, r2
 8005cee:	0019      	movs	r1, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	695a      	ldr	r2, [r3, #20]
 8005cf4:	4b13      	ldr	r3, [pc, #76]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	2380      	movs	r3, #128	; 0x80
 8005d00:	005b      	lsls	r3, r3, #1
 8005d02:	4013      	ands	r3, r2
 8005d04:	d009      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d06:	4b0f      	ldr	r3, [pc, #60]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d0a:	4a10      	ldr	r2, [pc, #64]	; (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	0019      	movs	r1, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	699a      	ldr	r2, [r3, #24]
 8005d14:	4b0b      	ldr	r3, [pc, #44]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d16:	430a      	orrs	r2, r1
 8005d18:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2280      	movs	r2, #128	; 0x80
 8005d20:	4013      	ands	r3, r2
 8005d22:	d009      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005d24:	4b07      	ldr	r3, [pc, #28]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d28:	4a0f      	ldr	r2, [pc, #60]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	0019      	movs	r1, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	69da      	ldr	r2, [r3, #28]
 8005d32:	4b04      	ldr	r3, [pc, #16]	; (8005d44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d34:	430a      	orrs	r2, r1
 8005d36:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	0018      	movs	r0, r3
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	b006      	add	sp, #24
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	46c0      	nop			; (mov r8, r8)
 8005d44:	40021000 	.word	0x40021000
 8005d48:	40007000 	.word	0x40007000
 8005d4c:	fffcffff 	.word	0xfffcffff
 8005d50:	fff7ffff 	.word	0xfff7ffff
 8005d54:	00001388 	.word	0x00001388
 8005d58:	ffcfffff 	.word	0xffcfffff
 8005d5c:	efffffff 	.word	0xefffffff
 8005d60:	fffff3ff 	.word	0xfffff3ff
 8005d64:	ffffcfff 	.word	0xffffcfff
 8005d68:	fff3ffff 	.word	0xfff3ffff

08005d6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d101      	bne.n	8005d7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e083      	b.n	8005e86 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d109      	bne.n	8005d9a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	2382      	movs	r3, #130	; 0x82
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d009      	beq.n	8005da6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	61da      	str	r2, [r3, #28]
 8005d98:	e005      	b.n	8005da6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2251      	movs	r2, #81	; 0x51
 8005db0:	5c9b      	ldrb	r3, [r3, r2]
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d107      	bne.n	8005dc8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2250      	movs	r2, #80	; 0x50
 8005dbc:	2100      	movs	r1, #0
 8005dbe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	f7fe fb7c 	bl	80044c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2251      	movs	r2, #81	; 0x51
 8005dcc:	2102      	movs	r1, #2
 8005dce:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2140      	movs	r1, #64	; 0x40
 8005ddc:	438a      	bics	r2, r1
 8005dde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	2382      	movs	r3, #130	; 0x82
 8005de6:	005b      	lsls	r3, r3, #1
 8005de8:	401a      	ands	r2, r3
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6899      	ldr	r1, [r3, #8]
 8005dee:	2384      	movs	r3, #132	; 0x84
 8005df0:	021b      	lsls	r3, r3, #8
 8005df2:	400b      	ands	r3, r1
 8005df4:	431a      	orrs	r2, r3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68d9      	ldr	r1, [r3, #12]
 8005dfa:	2380      	movs	r3, #128	; 0x80
 8005dfc:	011b      	lsls	r3, r3, #4
 8005dfe:	400b      	ands	r3, r1
 8005e00:	431a      	orrs	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	2102      	movs	r1, #2
 8005e08:	400b      	ands	r3, r1
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	695b      	ldr	r3, [r3, #20]
 8005e10:	2101      	movs	r1, #1
 8005e12:	400b      	ands	r3, r1
 8005e14:	431a      	orrs	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6999      	ldr	r1, [r3, #24]
 8005e1a:	2380      	movs	r3, #128	; 0x80
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	400b      	ands	r3, r1
 8005e20:	431a      	orrs	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	69db      	ldr	r3, [r3, #28]
 8005e26:	2138      	movs	r1, #56	; 0x38
 8005e28:	400b      	ands	r3, r1
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a1b      	ldr	r3, [r3, #32]
 8005e30:	2180      	movs	r1, #128	; 0x80
 8005e32:	400b      	ands	r3, r1
 8005e34:	431a      	orrs	r2, r3
 8005e36:	0011      	movs	r1, r2
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e3c:	2380      	movs	r3, #128	; 0x80
 8005e3e:	019b      	lsls	r3, r3, #6
 8005e40:	401a      	ands	r2, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	0c1b      	lsrs	r3, r3, #16
 8005e50:	2204      	movs	r2, #4
 8005e52:	4013      	ands	r3, r2
 8005e54:	0019      	movs	r1, r3
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5a:	2210      	movs	r2, #16
 8005e5c:	401a      	ands	r2, r3
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	430a      	orrs	r2, r1
 8005e64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	69da      	ldr	r2, [r3, #28]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4907      	ldr	r1, [pc, #28]	; (8005e90 <HAL_SPI_Init+0x124>)
 8005e72:	400a      	ands	r2, r1
 8005e74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2251      	movs	r2, #81	; 0x51
 8005e80:	2101      	movs	r1, #1
 8005e82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	0018      	movs	r0, r3
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	b002      	add	sp, #8
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	46c0      	nop			; (mov r8, r8)
 8005e90:	fffff7ff 	.word	0xfffff7ff

08005e94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e044      	b.n	8005f30 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d107      	bne.n	8005ebe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2274      	movs	r2, #116	; 0x74
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	0018      	movs	r0, r3
 8005eba:	f7fe fb93 	bl	80045e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2224      	movs	r2, #36	; 0x24
 8005ec2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2101      	movs	r1, #1
 8005ed0:	438a      	bics	r2, r1
 8005ed2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	0018      	movs	r0, r3
 8005ed8:	f000 f8d8 	bl	800608c <UART_SetConfig>
 8005edc:	0003      	movs	r3, r0
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d101      	bne.n	8005ee6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e024      	b.n	8005f30 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d003      	beq.n	8005ef6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	0018      	movs	r0, r3
 8005ef2:	f000 fb89 	bl	8006608 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	685a      	ldr	r2, [r3, #4]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	490d      	ldr	r1, [pc, #52]	; (8005f38 <HAL_UART_Init+0xa4>)
 8005f02:	400a      	ands	r2, r1
 8005f04:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	689a      	ldr	r2, [r3, #8]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	212a      	movs	r1, #42	; 0x2a
 8005f12:	438a      	bics	r2, r1
 8005f14:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2101      	movs	r1, #1
 8005f22:	430a      	orrs	r2, r1
 8005f24:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	0018      	movs	r0, r3
 8005f2a:	f000 fc21 	bl	8006770 <UART_CheckIdleState>
 8005f2e:	0003      	movs	r3, r0
}
 8005f30:	0018      	movs	r0, r3
 8005f32:	46bd      	mov	sp, r7
 8005f34:	b002      	add	sp, #8
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	ffffb7ff 	.word	0xffffb7ff

08005f3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b08a      	sub	sp, #40	; 0x28
 8005f40:	af02      	add	r7, sp, #8
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	603b      	str	r3, [r7, #0]
 8005f48:	1dbb      	adds	r3, r7, #6
 8005f4a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f50:	2b20      	cmp	r3, #32
 8005f52:	d000      	beq.n	8005f56 <HAL_UART_Transmit+0x1a>
 8005f54:	e095      	b.n	8006082 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <HAL_UART_Transmit+0x28>
 8005f5c:	1dbb      	adds	r3, r7, #6
 8005f5e:	881b      	ldrh	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d101      	bne.n	8005f68 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e08d      	b.n	8006084 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	2380      	movs	r3, #128	; 0x80
 8005f6e:	015b      	lsls	r3, r3, #5
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d109      	bne.n	8005f88 <HAL_UART_Transmit+0x4c>
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d105      	bne.n	8005f88 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	4013      	ands	r3, r2
 8005f82:	d001      	beq.n	8005f88 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e07d      	b.n	8006084 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2274      	movs	r2, #116	; 0x74
 8005f8c:	5c9b      	ldrb	r3, [r3, r2]
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d101      	bne.n	8005f96 <HAL_UART_Transmit+0x5a>
 8005f92:	2302      	movs	r3, #2
 8005f94:	e076      	b.n	8006084 <HAL_UART_Transmit+0x148>
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2274      	movs	r2, #116	; 0x74
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2280      	movs	r2, #128	; 0x80
 8005fa2:	2100      	movs	r1, #0
 8005fa4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2221      	movs	r2, #33	; 0x21
 8005faa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fac:	f7fe fc4e 	bl	800484c <HAL_GetTick>
 8005fb0:	0003      	movs	r3, r0
 8005fb2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	1dba      	adds	r2, r7, #6
 8005fb8:	2150      	movs	r1, #80	; 0x50
 8005fba:	8812      	ldrh	r2, [r2, #0]
 8005fbc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	1dba      	adds	r2, r7, #6
 8005fc2:	2152      	movs	r1, #82	; 0x52
 8005fc4:	8812      	ldrh	r2, [r2, #0]
 8005fc6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	689a      	ldr	r2, [r3, #8]
 8005fcc:	2380      	movs	r3, #128	; 0x80
 8005fce:	015b      	lsls	r3, r3, #5
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d108      	bne.n	8005fe6 <HAL_UART_Transmit+0xaa>
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d104      	bne.n	8005fe6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	61bb      	str	r3, [r7, #24]
 8005fe4:	e003      	b.n	8005fee <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fea:	2300      	movs	r3, #0
 8005fec:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2274      	movs	r2, #116	; 0x74
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005ff6:	e02c      	b.n	8006052 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ff8:	697a      	ldr	r2, [r7, #20]
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	0013      	movs	r3, r2
 8006002:	2200      	movs	r2, #0
 8006004:	2180      	movs	r1, #128	; 0x80
 8006006:	f000 fbfb 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 800600a:	1e03      	subs	r3, r0, #0
 800600c:	d001      	beq.n	8006012 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800600e:	2303      	movs	r3, #3
 8006010:	e038      	b.n	8006084 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d10b      	bne.n	8006030 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	881b      	ldrh	r3, [r3, #0]
 800601c:	001a      	movs	r2, r3
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	05d2      	lsls	r2, r2, #23
 8006024:	0dd2      	lsrs	r2, r2, #23
 8006026:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	3302      	adds	r3, #2
 800602c:	61bb      	str	r3, [r7, #24]
 800602e:	e007      	b.n	8006040 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	781a      	ldrb	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	3301      	adds	r3, #1
 800603e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2252      	movs	r2, #82	; 0x52
 8006044:	5a9b      	ldrh	r3, [r3, r2]
 8006046:	b29b      	uxth	r3, r3
 8006048:	3b01      	subs	r3, #1
 800604a:	b299      	uxth	r1, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2252      	movs	r2, #82	; 0x52
 8006050:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2252      	movs	r2, #82	; 0x52
 8006056:	5a9b      	ldrh	r3, [r3, r2]
 8006058:	b29b      	uxth	r3, r3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1cc      	bne.n	8005ff8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	0013      	movs	r3, r2
 8006068:	2200      	movs	r2, #0
 800606a:	2140      	movs	r1, #64	; 0x40
 800606c:	f000 fbc8 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 8006070:	1e03      	subs	r3, r0, #0
 8006072:	d001      	beq.n	8006078 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e005      	b.n	8006084 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2220      	movs	r2, #32
 800607c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800607e:	2300      	movs	r3, #0
 8006080:	e000      	b.n	8006084 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8006082:	2302      	movs	r3, #2
  }
}
 8006084:	0018      	movs	r0, r3
 8006086:	46bd      	mov	sp, r7
 8006088:	b008      	add	sp, #32
 800608a:	bd80      	pop	{r7, pc}

0800608c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800608c:	b5b0      	push	{r4, r5, r7, lr}
 800608e:	b08e      	sub	sp, #56	; 0x38
 8006090:	af00      	add	r7, sp, #0
 8006092:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006094:	231a      	movs	r3, #26
 8006096:	2218      	movs	r2, #24
 8006098:	4694      	mov	ip, r2
 800609a:	44bc      	add	ip, r7
 800609c:	4463      	add	r3, ip
 800609e:	2200      	movs	r2, #0
 80060a0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	689a      	ldr	r2, [r3, #8]
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	431a      	orrs	r2, r3
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	695b      	ldr	r3, [r3, #20]
 80060b0:	431a      	orrs	r2, r3
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	69db      	ldr	r3, [r3, #28]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4ab0      	ldr	r2, [pc, #704]	; (8006384 <UART_SetConfig+0x2f8>)
 80060c2:	4013      	ands	r3, r2
 80060c4:	0019      	movs	r1, r3
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060cc:	430a      	orrs	r2, r1
 80060ce:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060d0:	69fb      	ldr	r3, [r7, #28]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	4aac      	ldr	r2, [pc, #688]	; (8006388 <UART_SetConfig+0x2fc>)
 80060d8:	4013      	ands	r3, r2
 80060da:	0019      	movs	r1, r3
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	68da      	ldr	r2, [r3, #12]
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	430a      	orrs	r2, r1
 80060e6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4aa6      	ldr	r2, [pc, #664]	; (800638c <UART_SetConfig+0x300>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d004      	beq.n	8006102 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060fe:	4313      	orrs	r3, r2
 8006100:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	4aa1      	ldr	r2, [pc, #644]	; (8006390 <UART_SetConfig+0x304>)
 800610a:	4013      	ands	r3, r2
 800610c:	0019      	movs	r1, r3
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006114:	430a      	orrs	r2, r1
 8006116:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a9d      	ldr	r2, [pc, #628]	; (8006394 <UART_SetConfig+0x308>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d136      	bne.n	8006190 <UART_SetConfig+0x104>
 8006122:	4b9d      	ldr	r3, [pc, #628]	; (8006398 <UART_SetConfig+0x30c>)
 8006124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006126:	2203      	movs	r2, #3
 8006128:	4013      	ands	r3, r2
 800612a:	2b03      	cmp	r3, #3
 800612c:	d020      	beq.n	8006170 <UART_SetConfig+0xe4>
 800612e:	d827      	bhi.n	8006180 <UART_SetConfig+0xf4>
 8006130:	2b02      	cmp	r3, #2
 8006132:	d00d      	beq.n	8006150 <UART_SetConfig+0xc4>
 8006134:	d824      	bhi.n	8006180 <UART_SetConfig+0xf4>
 8006136:	2b00      	cmp	r3, #0
 8006138:	d002      	beq.n	8006140 <UART_SetConfig+0xb4>
 800613a:	2b01      	cmp	r3, #1
 800613c:	d010      	beq.n	8006160 <UART_SetConfig+0xd4>
 800613e:	e01f      	b.n	8006180 <UART_SetConfig+0xf4>
 8006140:	231b      	movs	r3, #27
 8006142:	2218      	movs	r2, #24
 8006144:	4694      	mov	ip, r2
 8006146:	44bc      	add	ip, r7
 8006148:	4463      	add	r3, ip
 800614a:	2201      	movs	r2, #1
 800614c:	701a      	strb	r2, [r3, #0]
 800614e:	e0c5      	b.n	80062dc <UART_SetConfig+0x250>
 8006150:	231b      	movs	r3, #27
 8006152:	2218      	movs	r2, #24
 8006154:	4694      	mov	ip, r2
 8006156:	44bc      	add	ip, r7
 8006158:	4463      	add	r3, ip
 800615a:	2202      	movs	r2, #2
 800615c:	701a      	strb	r2, [r3, #0]
 800615e:	e0bd      	b.n	80062dc <UART_SetConfig+0x250>
 8006160:	231b      	movs	r3, #27
 8006162:	2218      	movs	r2, #24
 8006164:	4694      	mov	ip, r2
 8006166:	44bc      	add	ip, r7
 8006168:	4463      	add	r3, ip
 800616a:	2204      	movs	r2, #4
 800616c:	701a      	strb	r2, [r3, #0]
 800616e:	e0b5      	b.n	80062dc <UART_SetConfig+0x250>
 8006170:	231b      	movs	r3, #27
 8006172:	2218      	movs	r2, #24
 8006174:	4694      	mov	ip, r2
 8006176:	44bc      	add	ip, r7
 8006178:	4463      	add	r3, ip
 800617a:	2208      	movs	r2, #8
 800617c:	701a      	strb	r2, [r3, #0]
 800617e:	e0ad      	b.n	80062dc <UART_SetConfig+0x250>
 8006180:	231b      	movs	r3, #27
 8006182:	2218      	movs	r2, #24
 8006184:	4694      	mov	ip, r2
 8006186:	44bc      	add	ip, r7
 8006188:	4463      	add	r3, ip
 800618a:	2210      	movs	r2, #16
 800618c:	701a      	strb	r2, [r3, #0]
 800618e:	e0a5      	b.n	80062dc <UART_SetConfig+0x250>
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a81      	ldr	r2, [pc, #516]	; (800639c <UART_SetConfig+0x310>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d136      	bne.n	8006208 <UART_SetConfig+0x17c>
 800619a:	4b7f      	ldr	r3, [pc, #508]	; (8006398 <UART_SetConfig+0x30c>)
 800619c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800619e:	220c      	movs	r2, #12
 80061a0:	4013      	ands	r3, r2
 80061a2:	2b0c      	cmp	r3, #12
 80061a4:	d020      	beq.n	80061e8 <UART_SetConfig+0x15c>
 80061a6:	d827      	bhi.n	80061f8 <UART_SetConfig+0x16c>
 80061a8:	2b08      	cmp	r3, #8
 80061aa:	d00d      	beq.n	80061c8 <UART_SetConfig+0x13c>
 80061ac:	d824      	bhi.n	80061f8 <UART_SetConfig+0x16c>
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d002      	beq.n	80061b8 <UART_SetConfig+0x12c>
 80061b2:	2b04      	cmp	r3, #4
 80061b4:	d010      	beq.n	80061d8 <UART_SetConfig+0x14c>
 80061b6:	e01f      	b.n	80061f8 <UART_SetConfig+0x16c>
 80061b8:	231b      	movs	r3, #27
 80061ba:	2218      	movs	r2, #24
 80061bc:	4694      	mov	ip, r2
 80061be:	44bc      	add	ip, r7
 80061c0:	4463      	add	r3, ip
 80061c2:	2200      	movs	r2, #0
 80061c4:	701a      	strb	r2, [r3, #0]
 80061c6:	e089      	b.n	80062dc <UART_SetConfig+0x250>
 80061c8:	231b      	movs	r3, #27
 80061ca:	2218      	movs	r2, #24
 80061cc:	4694      	mov	ip, r2
 80061ce:	44bc      	add	ip, r7
 80061d0:	4463      	add	r3, ip
 80061d2:	2202      	movs	r2, #2
 80061d4:	701a      	strb	r2, [r3, #0]
 80061d6:	e081      	b.n	80062dc <UART_SetConfig+0x250>
 80061d8:	231b      	movs	r3, #27
 80061da:	2218      	movs	r2, #24
 80061dc:	4694      	mov	ip, r2
 80061de:	44bc      	add	ip, r7
 80061e0:	4463      	add	r3, ip
 80061e2:	2204      	movs	r2, #4
 80061e4:	701a      	strb	r2, [r3, #0]
 80061e6:	e079      	b.n	80062dc <UART_SetConfig+0x250>
 80061e8:	231b      	movs	r3, #27
 80061ea:	2218      	movs	r2, #24
 80061ec:	4694      	mov	ip, r2
 80061ee:	44bc      	add	ip, r7
 80061f0:	4463      	add	r3, ip
 80061f2:	2208      	movs	r2, #8
 80061f4:	701a      	strb	r2, [r3, #0]
 80061f6:	e071      	b.n	80062dc <UART_SetConfig+0x250>
 80061f8:	231b      	movs	r3, #27
 80061fa:	2218      	movs	r2, #24
 80061fc:	4694      	mov	ip, r2
 80061fe:	44bc      	add	ip, r7
 8006200:	4463      	add	r3, ip
 8006202:	2210      	movs	r2, #16
 8006204:	701a      	strb	r2, [r3, #0]
 8006206:	e069      	b.n	80062dc <UART_SetConfig+0x250>
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a64      	ldr	r2, [pc, #400]	; (80063a0 <UART_SetConfig+0x314>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d107      	bne.n	8006222 <UART_SetConfig+0x196>
 8006212:	231b      	movs	r3, #27
 8006214:	2218      	movs	r2, #24
 8006216:	4694      	mov	ip, r2
 8006218:	44bc      	add	ip, r7
 800621a:	4463      	add	r3, ip
 800621c:	2200      	movs	r2, #0
 800621e:	701a      	strb	r2, [r3, #0]
 8006220:	e05c      	b.n	80062dc <UART_SetConfig+0x250>
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a5f      	ldr	r2, [pc, #380]	; (80063a4 <UART_SetConfig+0x318>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d107      	bne.n	800623c <UART_SetConfig+0x1b0>
 800622c:	231b      	movs	r3, #27
 800622e:	2218      	movs	r2, #24
 8006230:	4694      	mov	ip, r2
 8006232:	44bc      	add	ip, r7
 8006234:	4463      	add	r3, ip
 8006236:	2200      	movs	r2, #0
 8006238:	701a      	strb	r2, [r3, #0]
 800623a:	e04f      	b.n	80062dc <UART_SetConfig+0x250>
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a52      	ldr	r2, [pc, #328]	; (800638c <UART_SetConfig+0x300>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d143      	bne.n	80062ce <UART_SetConfig+0x242>
 8006246:	4b54      	ldr	r3, [pc, #336]	; (8006398 <UART_SetConfig+0x30c>)
 8006248:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800624a:	23c0      	movs	r3, #192	; 0xc0
 800624c:	011b      	lsls	r3, r3, #4
 800624e:	4013      	ands	r3, r2
 8006250:	22c0      	movs	r2, #192	; 0xc0
 8006252:	0112      	lsls	r2, r2, #4
 8006254:	4293      	cmp	r3, r2
 8006256:	d02a      	beq.n	80062ae <UART_SetConfig+0x222>
 8006258:	22c0      	movs	r2, #192	; 0xc0
 800625a:	0112      	lsls	r2, r2, #4
 800625c:	4293      	cmp	r3, r2
 800625e:	d82e      	bhi.n	80062be <UART_SetConfig+0x232>
 8006260:	2280      	movs	r2, #128	; 0x80
 8006262:	0112      	lsls	r2, r2, #4
 8006264:	4293      	cmp	r3, r2
 8006266:	d012      	beq.n	800628e <UART_SetConfig+0x202>
 8006268:	2280      	movs	r2, #128	; 0x80
 800626a:	0112      	lsls	r2, r2, #4
 800626c:	4293      	cmp	r3, r2
 800626e:	d826      	bhi.n	80062be <UART_SetConfig+0x232>
 8006270:	2b00      	cmp	r3, #0
 8006272:	d004      	beq.n	800627e <UART_SetConfig+0x1f2>
 8006274:	2280      	movs	r2, #128	; 0x80
 8006276:	00d2      	lsls	r2, r2, #3
 8006278:	4293      	cmp	r3, r2
 800627a:	d010      	beq.n	800629e <UART_SetConfig+0x212>
 800627c:	e01f      	b.n	80062be <UART_SetConfig+0x232>
 800627e:	231b      	movs	r3, #27
 8006280:	2218      	movs	r2, #24
 8006282:	4694      	mov	ip, r2
 8006284:	44bc      	add	ip, r7
 8006286:	4463      	add	r3, ip
 8006288:	2200      	movs	r2, #0
 800628a:	701a      	strb	r2, [r3, #0]
 800628c:	e026      	b.n	80062dc <UART_SetConfig+0x250>
 800628e:	231b      	movs	r3, #27
 8006290:	2218      	movs	r2, #24
 8006292:	4694      	mov	ip, r2
 8006294:	44bc      	add	ip, r7
 8006296:	4463      	add	r3, ip
 8006298:	2202      	movs	r2, #2
 800629a:	701a      	strb	r2, [r3, #0]
 800629c:	e01e      	b.n	80062dc <UART_SetConfig+0x250>
 800629e:	231b      	movs	r3, #27
 80062a0:	2218      	movs	r2, #24
 80062a2:	4694      	mov	ip, r2
 80062a4:	44bc      	add	ip, r7
 80062a6:	4463      	add	r3, ip
 80062a8:	2204      	movs	r2, #4
 80062aa:	701a      	strb	r2, [r3, #0]
 80062ac:	e016      	b.n	80062dc <UART_SetConfig+0x250>
 80062ae:	231b      	movs	r3, #27
 80062b0:	2218      	movs	r2, #24
 80062b2:	4694      	mov	ip, r2
 80062b4:	44bc      	add	ip, r7
 80062b6:	4463      	add	r3, ip
 80062b8:	2208      	movs	r2, #8
 80062ba:	701a      	strb	r2, [r3, #0]
 80062bc:	e00e      	b.n	80062dc <UART_SetConfig+0x250>
 80062be:	231b      	movs	r3, #27
 80062c0:	2218      	movs	r2, #24
 80062c2:	4694      	mov	ip, r2
 80062c4:	44bc      	add	ip, r7
 80062c6:	4463      	add	r3, ip
 80062c8:	2210      	movs	r2, #16
 80062ca:	701a      	strb	r2, [r3, #0]
 80062cc:	e006      	b.n	80062dc <UART_SetConfig+0x250>
 80062ce:	231b      	movs	r3, #27
 80062d0:	2218      	movs	r2, #24
 80062d2:	4694      	mov	ip, r2
 80062d4:	44bc      	add	ip, r7
 80062d6:	4463      	add	r3, ip
 80062d8:	2210      	movs	r2, #16
 80062da:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a2a      	ldr	r2, [pc, #168]	; (800638c <UART_SetConfig+0x300>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d000      	beq.n	80062e8 <UART_SetConfig+0x25c>
 80062e6:	e09e      	b.n	8006426 <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062e8:	231b      	movs	r3, #27
 80062ea:	2218      	movs	r2, #24
 80062ec:	4694      	mov	ip, r2
 80062ee:	44bc      	add	ip, r7
 80062f0:	4463      	add	r3, ip
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	2b08      	cmp	r3, #8
 80062f6:	d01d      	beq.n	8006334 <UART_SetConfig+0x2a8>
 80062f8:	dc20      	bgt.n	800633c <UART_SetConfig+0x2b0>
 80062fa:	2b04      	cmp	r3, #4
 80062fc:	d015      	beq.n	800632a <UART_SetConfig+0x29e>
 80062fe:	dc1d      	bgt.n	800633c <UART_SetConfig+0x2b0>
 8006300:	2b00      	cmp	r3, #0
 8006302:	d002      	beq.n	800630a <UART_SetConfig+0x27e>
 8006304:	2b02      	cmp	r3, #2
 8006306:	d005      	beq.n	8006314 <UART_SetConfig+0x288>
 8006308:	e018      	b.n	800633c <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800630a:	f7ff fbbd 	bl	8005a88 <HAL_RCC_GetPCLK1Freq>
 800630e:	0003      	movs	r3, r0
 8006310:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006312:	e01d      	b.n	8006350 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006314:	4b20      	ldr	r3, [pc, #128]	; (8006398 <UART_SetConfig+0x30c>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2210      	movs	r2, #16
 800631a:	4013      	ands	r3, r2
 800631c:	d002      	beq.n	8006324 <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800631e:	4b22      	ldr	r3, [pc, #136]	; (80063a8 <UART_SetConfig+0x31c>)
 8006320:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006322:	e015      	b.n	8006350 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 8006324:	4b21      	ldr	r3, [pc, #132]	; (80063ac <UART_SetConfig+0x320>)
 8006326:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006328:	e012      	b.n	8006350 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800632a:	f7ff faff 	bl	800592c <HAL_RCC_GetSysClockFreq>
 800632e:	0003      	movs	r3, r0
 8006330:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006332:	e00d      	b.n	8006350 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006334:	2380      	movs	r3, #128	; 0x80
 8006336:	021b      	lsls	r3, r3, #8
 8006338:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800633a:	e009      	b.n	8006350 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 800633c:	2300      	movs	r3, #0
 800633e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006340:	231a      	movs	r3, #26
 8006342:	2218      	movs	r2, #24
 8006344:	4694      	mov	ip, r2
 8006346:	44bc      	add	ip, r7
 8006348:	4463      	add	r3, ip
 800634a:	2201      	movs	r2, #1
 800634c:	701a      	strb	r2, [r3, #0]
        break;
 800634e:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006352:	2b00      	cmp	r3, #0
 8006354:	d100      	bne.n	8006358 <UART_SetConfig+0x2cc>
 8006356:	e13c      	b.n	80065d2 <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	0013      	movs	r3, r2
 800635e:	005b      	lsls	r3, r3, #1
 8006360:	189b      	adds	r3, r3, r2
 8006362:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006364:	429a      	cmp	r2, r3
 8006366:	d305      	bcc.n	8006374 <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800636e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006370:	429a      	cmp	r2, r3
 8006372:	d91d      	bls.n	80063b0 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 8006374:	231a      	movs	r3, #26
 8006376:	2218      	movs	r2, #24
 8006378:	4694      	mov	ip, r2
 800637a:	44bc      	add	ip, r7
 800637c:	4463      	add	r3, ip
 800637e:	2201      	movs	r2, #1
 8006380:	701a      	strb	r2, [r3, #0]
 8006382:	e126      	b.n	80065d2 <UART_SetConfig+0x546>
 8006384:	efff69f3 	.word	0xefff69f3
 8006388:	ffffcfff 	.word	0xffffcfff
 800638c:	40004800 	.word	0x40004800
 8006390:	fffff4ff 	.word	0xfffff4ff
 8006394:	40013800 	.word	0x40013800
 8006398:	40021000 	.word	0x40021000
 800639c:	40004400 	.word	0x40004400
 80063a0:	40004c00 	.word	0x40004c00
 80063a4:	40005000 	.word	0x40005000
 80063a8:	003d0900 	.word	0x003d0900
 80063ac:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80063b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b2:	613b      	str	r3, [r7, #16]
 80063b4:	2300      	movs	r3, #0
 80063b6:	617b      	str	r3, [r7, #20]
 80063b8:	6939      	ldr	r1, [r7, #16]
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	000b      	movs	r3, r1
 80063be:	0e1b      	lsrs	r3, r3, #24
 80063c0:	0010      	movs	r0, r2
 80063c2:	0205      	lsls	r5, r0, #8
 80063c4:	431d      	orrs	r5, r3
 80063c6:	000b      	movs	r3, r1
 80063c8:	021c      	lsls	r4, r3, #8
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	085b      	lsrs	r3, r3, #1
 80063d0:	60bb      	str	r3, [r7, #8]
 80063d2:	2300      	movs	r3, #0
 80063d4:	60fb      	str	r3, [r7, #12]
 80063d6:	68b8      	ldr	r0, [r7, #8]
 80063d8:	68f9      	ldr	r1, [r7, #12]
 80063da:	1900      	adds	r0, r0, r4
 80063dc:	4169      	adcs	r1, r5
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	603b      	str	r3, [r7, #0]
 80063e4:	2300      	movs	r3, #0
 80063e6:	607b      	str	r3, [r7, #4]
 80063e8:	683a      	ldr	r2, [r7, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f7fa f840 	bl	8000470 <__aeabi_uldivmod>
 80063f0:	0002      	movs	r2, r0
 80063f2:	000b      	movs	r3, r1
 80063f4:	0013      	movs	r3, r2
 80063f6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063fa:	23c0      	movs	r3, #192	; 0xc0
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	429a      	cmp	r2, r3
 8006400:	d309      	bcc.n	8006416 <UART_SetConfig+0x38a>
 8006402:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006404:	2380      	movs	r3, #128	; 0x80
 8006406:	035b      	lsls	r3, r3, #13
 8006408:	429a      	cmp	r2, r3
 800640a:	d204      	bcs.n	8006416 <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006412:	60da      	str	r2, [r3, #12]
 8006414:	e0dd      	b.n	80065d2 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8006416:	231a      	movs	r3, #26
 8006418:	2218      	movs	r2, #24
 800641a:	4694      	mov	ip, r2
 800641c:	44bc      	add	ip, r7
 800641e:	4463      	add	r3, ip
 8006420:	2201      	movs	r2, #1
 8006422:	701a      	strb	r2, [r3, #0]
 8006424:	e0d5      	b.n	80065d2 <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	69da      	ldr	r2, [r3, #28]
 800642a:	2380      	movs	r3, #128	; 0x80
 800642c:	021b      	lsls	r3, r3, #8
 800642e:	429a      	cmp	r2, r3
 8006430:	d000      	beq.n	8006434 <UART_SetConfig+0x3a8>
 8006432:	e074      	b.n	800651e <UART_SetConfig+0x492>
  {
    switch (clocksource)
 8006434:	231b      	movs	r3, #27
 8006436:	2218      	movs	r2, #24
 8006438:	4694      	mov	ip, r2
 800643a:	44bc      	add	ip, r7
 800643c:	4463      	add	r3, ip
 800643e:	781b      	ldrb	r3, [r3, #0]
 8006440:	2b08      	cmp	r3, #8
 8006442:	d822      	bhi.n	800648a <UART_SetConfig+0x3fe>
 8006444:	009a      	lsls	r2, r3, #2
 8006446:	4b6b      	ldr	r3, [pc, #428]	; (80065f4 <UART_SetConfig+0x568>)
 8006448:	18d3      	adds	r3, r2, r3
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800644e:	f7ff fb1b 	bl	8005a88 <HAL_RCC_GetPCLK1Freq>
 8006452:	0003      	movs	r3, r0
 8006454:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006456:	e022      	b.n	800649e <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006458:	f7ff fb2c 	bl	8005ab4 <HAL_RCC_GetPCLK2Freq>
 800645c:	0003      	movs	r3, r0
 800645e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006460:	e01d      	b.n	800649e <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006462:	4b65      	ldr	r3, [pc, #404]	; (80065f8 <UART_SetConfig+0x56c>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2210      	movs	r2, #16
 8006468:	4013      	ands	r3, r2
 800646a:	d002      	beq.n	8006472 <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800646c:	4b63      	ldr	r3, [pc, #396]	; (80065fc <UART_SetConfig+0x570>)
 800646e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006470:	e015      	b.n	800649e <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 8006472:	4b63      	ldr	r3, [pc, #396]	; (8006600 <UART_SetConfig+0x574>)
 8006474:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006476:	e012      	b.n	800649e <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006478:	f7ff fa58 	bl	800592c <HAL_RCC_GetSysClockFreq>
 800647c:	0003      	movs	r3, r0
 800647e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006480:	e00d      	b.n	800649e <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006482:	2380      	movs	r3, #128	; 0x80
 8006484:	021b      	lsls	r3, r3, #8
 8006486:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006488:	e009      	b.n	800649e <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 800648a:	2300      	movs	r3, #0
 800648c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800648e:	231a      	movs	r3, #26
 8006490:	2218      	movs	r2, #24
 8006492:	4694      	mov	ip, r2
 8006494:	44bc      	add	ip, r7
 8006496:	4463      	add	r3, ip
 8006498:	2201      	movs	r2, #1
 800649a:	701a      	strb	r2, [r3, #0]
        break;
 800649c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800649e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d100      	bne.n	80064a6 <UART_SetConfig+0x41a>
 80064a4:	e095      	b.n	80065d2 <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a8:	005a      	lsls	r2, r3, #1
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	085b      	lsrs	r3, r3, #1
 80064b0:	18d2      	adds	r2, r2, r3
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	0019      	movs	r1, r3
 80064b8:	0010      	movs	r0, r2
 80064ba:	f7f9 fe25 	bl	8000108 <__udivsi3>
 80064be:	0003      	movs	r3, r0
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c6:	2b0f      	cmp	r3, #15
 80064c8:	d921      	bls.n	800650e <UART_SetConfig+0x482>
 80064ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064cc:	2380      	movs	r3, #128	; 0x80
 80064ce:	025b      	lsls	r3, r3, #9
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d21c      	bcs.n	800650e <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d6:	b29a      	uxth	r2, r3
 80064d8:	200e      	movs	r0, #14
 80064da:	2418      	movs	r4, #24
 80064dc:	193b      	adds	r3, r7, r4
 80064de:	181b      	adds	r3, r3, r0
 80064e0:	210f      	movs	r1, #15
 80064e2:	438a      	bics	r2, r1
 80064e4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e8:	085b      	lsrs	r3, r3, #1
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	2207      	movs	r2, #7
 80064ee:	4013      	ands	r3, r2
 80064f0:	b299      	uxth	r1, r3
 80064f2:	193b      	adds	r3, r7, r4
 80064f4:	181b      	adds	r3, r3, r0
 80064f6:	193a      	adds	r2, r7, r4
 80064f8:	1812      	adds	r2, r2, r0
 80064fa:	8812      	ldrh	r2, [r2, #0]
 80064fc:	430a      	orrs	r2, r1
 80064fe:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	193a      	adds	r2, r7, r4
 8006506:	1812      	adds	r2, r2, r0
 8006508:	8812      	ldrh	r2, [r2, #0]
 800650a:	60da      	str	r2, [r3, #12]
 800650c:	e061      	b.n	80065d2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800650e:	231a      	movs	r3, #26
 8006510:	2218      	movs	r2, #24
 8006512:	4694      	mov	ip, r2
 8006514:	44bc      	add	ip, r7
 8006516:	4463      	add	r3, ip
 8006518:	2201      	movs	r2, #1
 800651a:	701a      	strb	r2, [r3, #0]
 800651c:	e059      	b.n	80065d2 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800651e:	231b      	movs	r3, #27
 8006520:	2218      	movs	r2, #24
 8006522:	4694      	mov	ip, r2
 8006524:	44bc      	add	ip, r7
 8006526:	4463      	add	r3, ip
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	2b08      	cmp	r3, #8
 800652c:	d822      	bhi.n	8006574 <UART_SetConfig+0x4e8>
 800652e:	009a      	lsls	r2, r3, #2
 8006530:	4b34      	ldr	r3, [pc, #208]	; (8006604 <UART_SetConfig+0x578>)
 8006532:	18d3      	adds	r3, r2, r3
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006538:	f7ff faa6 	bl	8005a88 <HAL_RCC_GetPCLK1Freq>
 800653c:	0003      	movs	r3, r0
 800653e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006540:	e022      	b.n	8006588 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006542:	f7ff fab7 	bl	8005ab4 <HAL_RCC_GetPCLK2Freq>
 8006546:	0003      	movs	r3, r0
 8006548:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800654a:	e01d      	b.n	8006588 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800654c:	4b2a      	ldr	r3, [pc, #168]	; (80065f8 <UART_SetConfig+0x56c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2210      	movs	r2, #16
 8006552:	4013      	ands	r3, r2
 8006554:	d002      	beq.n	800655c <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006556:	4b29      	ldr	r3, [pc, #164]	; (80065fc <UART_SetConfig+0x570>)
 8006558:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800655a:	e015      	b.n	8006588 <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 800655c:	4b28      	ldr	r3, [pc, #160]	; (8006600 <UART_SetConfig+0x574>)
 800655e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006560:	e012      	b.n	8006588 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006562:	f7ff f9e3 	bl	800592c <HAL_RCC_GetSysClockFreq>
 8006566:	0003      	movs	r3, r0
 8006568:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800656a:	e00d      	b.n	8006588 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800656c:	2380      	movs	r3, #128	; 0x80
 800656e:	021b      	lsls	r3, r3, #8
 8006570:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006572:	e009      	b.n	8006588 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8006574:	2300      	movs	r3, #0
 8006576:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006578:	231a      	movs	r3, #26
 800657a:	2218      	movs	r2, #24
 800657c:	4694      	mov	ip, r2
 800657e:	44bc      	add	ip, r7
 8006580:	4463      	add	r3, ip
 8006582:	2201      	movs	r2, #1
 8006584:	701a      	strb	r2, [r3, #0]
        break;
 8006586:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658a:	2b00      	cmp	r3, #0
 800658c:	d021      	beq.n	80065d2 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	085a      	lsrs	r2, r3, #1
 8006594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006596:	18d2      	adds	r2, r2, r3
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	0019      	movs	r1, r3
 800659e:	0010      	movs	r0, r2
 80065a0:	f7f9 fdb2 	bl	8000108 <__udivsi3>
 80065a4:	0003      	movs	r3, r0
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ac:	2b0f      	cmp	r3, #15
 80065ae:	d909      	bls.n	80065c4 <UART_SetConfig+0x538>
 80065b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065b2:	2380      	movs	r3, #128	; 0x80
 80065b4:	025b      	lsls	r3, r3, #9
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d204      	bcs.n	80065c4 <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065c0:	60da      	str	r2, [r3, #12]
 80065c2:	e006      	b.n	80065d2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80065c4:	231a      	movs	r3, #26
 80065c6:	2218      	movs	r2, #24
 80065c8:	4694      	mov	ip, r2
 80065ca:	44bc      	add	ip, r7
 80065cc:	4463      	add	r3, ip
 80065ce:	2201      	movs	r2, #1
 80065d0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	2200      	movs	r2, #0
 80065d6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	2200      	movs	r2, #0
 80065dc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80065de:	231a      	movs	r3, #26
 80065e0:	2218      	movs	r2, #24
 80065e2:	4694      	mov	ip, r2
 80065e4:	44bc      	add	ip, r7
 80065e6:	4463      	add	r3, ip
 80065e8:	781b      	ldrb	r3, [r3, #0]
}
 80065ea:	0018      	movs	r0, r3
 80065ec:	46bd      	mov	sp, r7
 80065ee:	b00e      	add	sp, #56	; 0x38
 80065f0:	bdb0      	pop	{r4, r5, r7, pc}
 80065f2:	46c0      	nop			; (mov r8, r8)
 80065f4:	080071f4 	.word	0x080071f4
 80065f8:	40021000 	.word	0x40021000
 80065fc:	003d0900 	.word	0x003d0900
 8006600:	00f42400 	.word	0x00f42400
 8006604:	08007218 	.word	0x08007218

08006608 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006614:	2201      	movs	r2, #1
 8006616:	4013      	ands	r3, r2
 8006618:	d00b      	beq.n	8006632 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	4a4a      	ldr	r2, [pc, #296]	; (800674c <UART_AdvFeatureConfig+0x144>)
 8006622:	4013      	ands	r3, r2
 8006624:	0019      	movs	r1, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	430a      	orrs	r2, r1
 8006630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006636:	2202      	movs	r2, #2
 8006638:	4013      	ands	r3, r2
 800663a:	d00b      	beq.n	8006654 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	4a43      	ldr	r2, [pc, #268]	; (8006750 <UART_AdvFeatureConfig+0x148>)
 8006644:	4013      	ands	r3, r2
 8006646:	0019      	movs	r1, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	430a      	orrs	r2, r1
 8006652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006658:	2204      	movs	r2, #4
 800665a:	4013      	ands	r3, r2
 800665c:	d00b      	beq.n	8006676 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	4a3b      	ldr	r2, [pc, #236]	; (8006754 <UART_AdvFeatureConfig+0x14c>)
 8006666:	4013      	ands	r3, r2
 8006668:	0019      	movs	r1, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	430a      	orrs	r2, r1
 8006674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667a:	2208      	movs	r2, #8
 800667c:	4013      	ands	r3, r2
 800667e:	d00b      	beq.n	8006698 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	4a34      	ldr	r2, [pc, #208]	; (8006758 <UART_AdvFeatureConfig+0x150>)
 8006688:	4013      	ands	r3, r2
 800668a:	0019      	movs	r1, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	430a      	orrs	r2, r1
 8006696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669c:	2210      	movs	r2, #16
 800669e:	4013      	ands	r3, r2
 80066a0:	d00b      	beq.n	80066ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	4a2c      	ldr	r2, [pc, #176]	; (800675c <UART_AdvFeatureConfig+0x154>)
 80066aa:	4013      	ands	r3, r2
 80066ac:	0019      	movs	r1, r3
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	430a      	orrs	r2, r1
 80066b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066be:	2220      	movs	r2, #32
 80066c0:	4013      	ands	r3, r2
 80066c2:	d00b      	beq.n	80066dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	4a25      	ldr	r2, [pc, #148]	; (8006760 <UART_AdvFeatureConfig+0x158>)
 80066cc:	4013      	ands	r3, r2
 80066ce:	0019      	movs	r1, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	430a      	orrs	r2, r1
 80066da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e0:	2240      	movs	r2, #64	; 0x40
 80066e2:	4013      	ands	r3, r2
 80066e4:	d01d      	beq.n	8006722 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	4a1d      	ldr	r2, [pc, #116]	; (8006764 <UART_AdvFeatureConfig+0x15c>)
 80066ee:	4013      	ands	r3, r2
 80066f0:	0019      	movs	r1, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	430a      	orrs	r2, r1
 80066fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006702:	2380      	movs	r3, #128	; 0x80
 8006704:	035b      	lsls	r3, r3, #13
 8006706:	429a      	cmp	r2, r3
 8006708:	d10b      	bne.n	8006722 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	4a15      	ldr	r2, [pc, #84]	; (8006768 <UART_AdvFeatureConfig+0x160>)
 8006712:	4013      	ands	r3, r2
 8006714:	0019      	movs	r1, r3
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	430a      	orrs	r2, r1
 8006720:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006726:	2280      	movs	r2, #128	; 0x80
 8006728:	4013      	ands	r3, r2
 800672a:	d00b      	beq.n	8006744 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	4a0e      	ldr	r2, [pc, #56]	; (800676c <UART_AdvFeatureConfig+0x164>)
 8006734:	4013      	ands	r3, r2
 8006736:	0019      	movs	r1, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	430a      	orrs	r2, r1
 8006742:	605a      	str	r2, [r3, #4]
  }
}
 8006744:	46c0      	nop			; (mov r8, r8)
 8006746:	46bd      	mov	sp, r7
 8006748:	b002      	add	sp, #8
 800674a:	bd80      	pop	{r7, pc}
 800674c:	fffdffff 	.word	0xfffdffff
 8006750:	fffeffff 	.word	0xfffeffff
 8006754:	fffbffff 	.word	0xfffbffff
 8006758:	ffff7fff 	.word	0xffff7fff
 800675c:	ffffefff 	.word	0xffffefff
 8006760:	ffffdfff 	.word	0xffffdfff
 8006764:	ffefffff 	.word	0xffefffff
 8006768:	ff9fffff 	.word	0xff9fffff
 800676c:	fff7ffff 	.word	0xfff7ffff

08006770 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af02      	add	r7, sp, #8
 8006776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2280      	movs	r2, #128	; 0x80
 800677c:	2100      	movs	r1, #0
 800677e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006780:	f7fe f864 	bl	800484c <HAL_GetTick>
 8006784:	0003      	movs	r3, r0
 8006786:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2208      	movs	r2, #8
 8006790:	4013      	ands	r3, r2
 8006792:	2b08      	cmp	r3, #8
 8006794:	d10c      	bne.n	80067b0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2280      	movs	r2, #128	; 0x80
 800679a:	0391      	lsls	r1, r2, #14
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	4a17      	ldr	r2, [pc, #92]	; (80067fc <UART_CheckIdleState+0x8c>)
 80067a0:	9200      	str	r2, [sp, #0]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f000 f82c 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 80067a8:	1e03      	subs	r3, r0, #0
 80067aa:	d001      	beq.n	80067b0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e021      	b.n	80067f4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2204      	movs	r2, #4
 80067b8:	4013      	ands	r3, r2
 80067ba:	2b04      	cmp	r3, #4
 80067bc:	d10c      	bne.n	80067d8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2280      	movs	r2, #128	; 0x80
 80067c2:	03d1      	lsls	r1, r2, #15
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	4a0d      	ldr	r2, [pc, #52]	; (80067fc <UART_CheckIdleState+0x8c>)
 80067c8:	9200      	str	r2, [sp, #0]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f000 f818 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 80067d0:	1e03      	subs	r3, r0, #0
 80067d2:	d001      	beq.n	80067d8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067d4:	2303      	movs	r3, #3
 80067d6:	e00d      	b.n	80067f4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2220      	movs	r2, #32
 80067dc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2220      	movs	r2, #32
 80067e2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2274      	movs	r2, #116	; 0x74
 80067ee:	2100      	movs	r1, #0
 80067f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	0018      	movs	r0, r3
 80067f6:	46bd      	mov	sp, r7
 80067f8:	b004      	add	sp, #16
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	01ffffff 	.word	0x01ffffff

08006800 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b094      	sub	sp, #80	; 0x50
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	603b      	str	r3, [r7, #0]
 800680c:	1dfb      	adds	r3, r7, #7
 800680e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006810:	e0a3      	b.n	800695a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006812:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006814:	3301      	adds	r3, #1
 8006816:	d100      	bne.n	800681a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006818:	e09f      	b.n	800695a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800681a:	f7fe f817 	bl	800484c <HAL_GetTick>
 800681e:	0002      	movs	r2, r0
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006826:	429a      	cmp	r2, r3
 8006828:	d302      	bcc.n	8006830 <UART_WaitOnFlagUntilTimeout+0x30>
 800682a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800682c:	2b00      	cmp	r3, #0
 800682e:	d13d      	bne.n	80068ac <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006830:	f3ef 8310 	mrs	r3, PRIMASK
 8006834:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006836:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006838:	647b      	str	r3, [r7, #68]	; 0x44
 800683a:	2301      	movs	r3, #1
 800683c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800683e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006840:	f383 8810 	msr	PRIMASK, r3
}
 8006844:	46c0      	nop			; (mov r8, r8)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	494c      	ldr	r1, [pc, #304]	; (8006984 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006852:	400a      	ands	r2, r1
 8006854:	601a      	str	r2, [r3, #0]
 8006856:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006858:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800685a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800685c:	f383 8810 	msr	PRIMASK, r3
}
 8006860:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006862:	f3ef 8310 	mrs	r3, PRIMASK
 8006866:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800686a:	643b      	str	r3, [r7, #64]	; 0x40
 800686c:	2301      	movs	r3, #1
 800686e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006872:	f383 8810 	msr	PRIMASK, r3
}
 8006876:	46c0      	nop			; (mov r8, r8)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689a      	ldr	r2, [r3, #8]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2101      	movs	r1, #1
 8006884:	438a      	bics	r2, r1
 8006886:	609a      	str	r2, [r3, #8]
 8006888:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800688a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800688c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800688e:	f383 8810 	msr	PRIMASK, r3
}
 8006892:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2220      	movs	r2, #32
 8006898:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2220      	movs	r2, #32
 800689e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2274      	movs	r2, #116	; 0x74
 80068a4:	2100      	movs	r1, #0
 80068a6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e067      	b.n	800697c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2204      	movs	r2, #4
 80068b4:	4013      	ands	r3, r2
 80068b6:	d050      	beq.n	800695a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	69da      	ldr	r2, [r3, #28]
 80068be:	2380      	movs	r3, #128	; 0x80
 80068c0:	011b      	lsls	r3, r3, #4
 80068c2:	401a      	ands	r2, r3
 80068c4:	2380      	movs	r3, #128	; 0x80
 80068c6:	011b      	lsls	r3, r3, #4
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d146      	bne.n	800695a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2280      	movs	r2, #128	; 0x80
 80068d2:	0112      	lsls	r2, r2, #4
 80068d4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d6:	f3ef 8310 	mrs	r3, PRIMASK
 80068da:	613b      	str	r3, [r7, #16]
  return(result);
 80068dc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068e0:	2301      	movs	r3, #1
 80068e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	f383 8810 	msr	PRIMASK, r3
}
 80068ea:	46c0      	nop			; (mov r8, r8)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4923      	ldr	r1, [pc, #140]	; (8006984 <UART_WaitOnFlagUntilTimeout+0x184>)
 80068f8:	400a      	ands	r2, r1
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	f383 8810 	msr	PRIMASK, r3
}
 8006906:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006908:	f3ef 8310 	mrs	r3, PRIMASK
 800690c:	61fb      	str	r3, [r7, #28]
  return(result);
 800690e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006910:	64bb      	str	r3, [r7, #72]	; 0x48
 8006912:	2301      	movs	r3, #1
 8006914:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006916:	6a3b      	ldr	r3, [r7, #32]
 8006918:	f383 8810 	msr	PRIMASK, r3
}
 800691c:	46c0      	nop			; (mov r8, r8)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	689a      	ldr	r2, [r3, #8]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2101      	movs	r1, #1
 800692a:	438a      	bics	r2, r1
 800692c:	609a      	str	r2, [r3, #8]
 800692e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006930:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006934:	f383 8810 	msr	PRIMASK, r3
}
 8006938:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2220      	movs	r2, #32
 800693e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2220      	movs	r2, #32
 8006944:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2280      	movs	r2, #128	; 0x80
 800694a:	2120      	movs	r1, #32
 800694c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2274      	movs	r2, #116	; 0x74
 8006952:	2100      	movs	r1, #0
 8006954:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e010      	b.n	800697c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	69db      	ldr	r3, [r3, #28]
 8006960:	68ba      	ldr	r2, [r7, #8]
 8006962:	4013      	ands	r3, r2
 8006964:	68ba      	ldr	r2, [r7, #8]
 8006966:	1ad3      	subs	r3, r2, r3
 8006968:	425a      	negs	r2, r3
 800696a:	4153      	adcs	r3, r2
 800696c:	b2db      	uxtb	r3, r3
 800696e:	001a      	movs	r2, r3
 8006970:	1dfb      	adds	r3, r7, #7
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	429a      	cmp	r2, r3
 8006976:	d100      	bne.n	800697a <UART_WaitOnFlagUntilTimeout+0x17a>
 8006978:	e74b      	b.n	8006812 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800697a:	2300      	movs	r3, #0
}
 800697c:	0018      	movs	r0, r3
 800697e:	46bd      	mov	sp, r7
 8006980:	b014      	add	sp, #80	; 0x50
 8006982:	bd80      	pop	{r7, pc}
 8006984:	fffffe5f 	.word	0xfffffe5f

08006988 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d101      	bne.n	800699a <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e03f      	b.n	8006a1a <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2249      	movs	r2, #73	; 0x49
 800699e:	5c9b      	ldrb	r3, [r3, r2]
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d107      	bne.n	80069b6 <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2248      	movs	r2, #72	; 0x48
 80069aa:	2100      	movs	r1, #0
 80069ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	0018      	movs	r0, r3
 80069b2:	f7fd fe5b 	bl	800466c <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2249      	movs	r2, #73	; 0x49
 80069ba:	2102      	movs	r1, #2
 80069bc:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2101      	movs	r1, #1
 80069ca:	438a      	bics	r2, r1
 80069cc:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	0018      	movs	r0, r3
 80069d2:	f000 f85f 	bl	8006a94 <USART_SetConfig>
 80069d6:	0003      	movs	r3, r0
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d101      	bne.n	80069e0 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e01c      	b.n	8006a1a <HAL_USART_Init+0x92>

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	490e      	ldr	r1, [pc, #56]	; (8006a24 <HAL_USART_Init+0x9c>)
 80069ec:	400a      	ands	r2, r1
 80069ee:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	689a      	ldr	r2, [r3, #8]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	212a      	movs	r1, #42	; 0x2a
 80069fc:	438a      	bics	r2, r1
 80069fe:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2101      	movs	r1, #1
 8006a0c:	430a      	orrs	r2, r1
 8006a0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	0018      	movs	r0, r3
 8006a14:	f000 f9ae 	bl	8006d74 <USART_CheckIdleState>
 8006a18:	0003      	movs	r3, r0
}
 8006a1a:	0018      	movs	r0, r3
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	b002      	add	sp, #8
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	46c0      	nop			; (mov r8, r8)
 8006a24:	ffffbfff 	.word	0xffffbfff

08006a28 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	603b      	str	r3, [r7, #0]
 8006a34:	1dfb      	adds	r3, r7, #7
 8006a36:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8006a38:	e017      	b.n	8006a6a <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	d014      	beq.n	8006a6a <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a40:	f7fd ff04 	bl	800484c <HAL_GetTick>
 8006a44:	0002      	movs	r2, r0
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	69ba      	ldr	r2, [r7, #24]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d302      	bcc.n	8006a56 <USART_WaitOnFlagUntilTimeout+0x2e>
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d109      	bne.n	8006a6a <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2249      	movs	r2, #73	; 0x49
 8006a5a:	2101      	movs	r1, #1
 8006a5c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2248      	movs	r2, #72	; 0x48
 8006a62:	2100      	movs	r1, #0
 8006a64:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	e00f      	b.n	8006a8a <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	69db      	ldr	r3, [r3, #28]
 8006a70:	68ba      	ldr	r2, [r7, #8]
 8006a72:	4013      	ands	r3, r2
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	425a      	negs	r2, r3
 8006a7a:	4153      	adcs	r3, r2
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	001a      	movs	r2, r3
 8006a80:	1dfb      	adds	r3, r7, #7
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d0d8      	beq.n	8006a3a <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006a88:	2300      	movs	r3, #0
}
 8006a8a:	0018      	movs	r0, r3
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	b004      	add	sp, #16
 8006a90:	bd80      	pop	{r7, pc}
	...

08006a94 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b088      	sub	sp, #32
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 8006a9c:	231e      	movs	r3, #30
 8006a9e:	18fb      	adds	r3, r7, r3
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	689a      	ldr	r2, [r3, #8]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	431a      	orrs	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	695b      	ldr	r3, [r3, #20]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	2280      	movs	r2, #128	; 0x80
 8006aba:	0212      	lsls	r2, r2, #8
 8006abc:	4313      	orrs	r3, r2
 8006abe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4aa1      	ldr	r2, [pc, #644]	; (8006d4c <USART_SetConfig+0x2b8>)
 8006ac8:	4013      	ands	r3, r2
 8006aca:	0019      	movs	r1, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	697a      	ldr	r2, [r7, #20]
 8006ad2:	430a      	orrs	r2, r1
 8006ad4:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL and STOP bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 8006ad6:	2380      	movs	r3, #128	; 0x80
 8006ad8:	011b      	lsls	r3, r3, #4
 8006ada:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a1b      	ldr	r3, [r3, #32]
 8006ae0:	697a      	ldr	r2, [r7, #20]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	699a      	ldr	r2, [r3, #24]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	69db      	ldr	r3, [r3, #28]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	4a92      	ldr	r2, [pc, #584]	; (8006d50 <USART_SetConfig+0x2bc>)
 8006b08:	4013      	ands	r3, r2
 8006b0a:	0019      	movs	r1, r3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	697a      	ldr	r2, [r7, #20]
 8006b12:	430a      	orrs	r2, r1
 8006b14:	605a      	str	r2, [r3, #4]


  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a8e      	ldr	r2, [pc, #568]	; (8006d54 <USART_SetConfig+0x2c0>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d127      	bne.n	8006b70 <USART_SetConfig+0xdc>
 8006b20:	4b8d      	ldr	r3, [pc, #564]	; (8006d58 <USART_SetConfig+0x2c4>)
 8006b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b24:	2203      	movs	r2, #3
 8006b26:	4013      	ands	r3, r2
 8006b28:	2b03      	cmp	r3, #3
 8006b2a:	d017      	beq.n	8006b5c <USART_SetConfig+0xc8>
 8006b2c:	d81b      	bhi.n	8006b66 <USART_SetConfig+0xd2>
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d00a      	beq.n	8006b48 <USART_SetConfig+0xb4>
 8006b32:	d818      	bhi.n	8006b66 <USART_SetConfig+0xd2>
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d002      	beq.n	8006b3e <USART_SetConfig+0xaa>
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d00a      	beq.n	8006b52 <USART_SetConfig+0xbe>
 8006b3c:	e013      	b.n	8006b66 <USART_SetConfig+0xd2>
 8006b3e:	231f      	movs	r3, #31
 8006b40:	18fb      	adds	r3, r7, r3
 8006b42:	2201      	movs	r2, #1
 8006b44:	701a      	strb	r2, [r3, #0]
 8006b46:	e058      	b.n	8006bfa <USART_SetConfig+0x166>
 8006b48:	231f      	movs	r3, #31
 8006b4a:	18fb      	adds	r3, r7, r3
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	701a      	strb	r2, [r3, #0]
 8006b50:	e053      	b.n	8006bfa <USART_SetConfig+0x166>
 8006b52:	231f      	movs	r3, #31
 8006b54:	18fb      	adds	r3, r7, r3
 8006b56:	2204      	movs	r2, #4
 8006b58:	701a      	strb	r2, [r3, #0]
 8006b5a:	e04e      	b.n	8006bfa <USART_SetConfig+0x166>
 8006b5c:	231f      	movs	r3, #31
 8006b5e:	18fb      	adds	r3, r7, r3
 8006b60:	2208      	movs	r2, #8
 8006b62:	701a      	strb	r2, [r3, #0]
 8006b64:	e049      	b.n	8006bfa <USART_SetConfig+0x166>
 8006b66:	231f      	movs	r3, #31
 8006b68:	18fb      	adds	r3, r7, r3
 8006b6a:	2210      	movs	r2, #16
 8006b6c:	701a      	strb	r2, [r3, #0]
 8006b6e:	e044      	b.n	8006bfa <USART_SetConfig+0x166>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a79      	ldr	r2, [pc, #484]	; (8006d5c <USART_SetConfig+0x2c8>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d127      	bne.n	8006bca <USART_SetConfig+0x136>
 8006b7a:	4b77      	ldr	r3, [pc, #476]	; (8006d58 <USART_SetConfig+0x2c4>)
 8006b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b7e:	220c      	movs	r2, #12
 8006b80:	4013      	ands	r3, r2
 8006b82:	2b0c      	cmp	r3, #12
 8006b84:	d017      	beq.n	8006bb6 <USART_SetConfig+0x122>
 8006b86:	d81b      	bhi.n	8006bc0 <USART_SetConfig+0x12c>
 8006b88:	2b08      	cmp	r3, #8
 8006b8a:	d00a      	beq.n	8006ba2 <USART_SetConfig+0x10e>
 8006b8c:	d818      	bhi.n	8006bc0 <USART_SetConfig+0x12c>
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d002      	beq.n	8006b98 <USART_SetConfig+0x104>
 8006b92:	2b04      	cmp	r3, #4
 8006b94:	d00a      	beq.n	8006bac <USART_SetConfig+0x118>
 8006b96:	e013      	b.n	8006bc0 <USART_SetConfig+0x12c>
 8006b98:	231f      	movs	r3, #31
 8006b9a:	18fb      	adds	r3, r7, r3
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	701a      	strb	r2, [r3, #0]
 8006ba0:	e02b      	b.n	8006bfa <USART_SetConfig+0x166>
 8006ba2:	231f      	movs	r3, #31
 8006ba4:	18fb      	adds	r3, r7, r3
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	701a      	strb	r2, [r3, #0]
 8006baa:	e026      	b.n	8006bfa <USART_SetConfig+0x166>
 8006bac:	231f      	movs	r3, #31
 8006bae:	18fb      	adds	r3, r7, r3
 8006bb0:	2204      	movs	r2, #4
 8006bb2:	701a      	strb	r2, [r3, #0]
 8006bb4:	e021      	b.n	8006bfa <USART_SetConfig+0x166>
 8006bb6:	231f      	movs	r3, #31
 8006bb8:	18fb      	adds	r3, r7, r3
 8006bba:	2208      	movs	r2, #8
 8006bbc:	701a      	strb	r2, [r3, #0]
 8006bbe:	e01c      	b.n	8006bfa <USART_SetConfig+0x166>
 8006bc0:	231f      	movs	r3, #31
 8006bc2:	18fb      	adds	r3, r7, r3
 8006bc4:	2210      	movs	r2, #16
 8006bc6:	701a      	strb	r2, [r3, #0]
 8006bc8:	e017      	b.n	8006bfa <USART_SetConfig+0x166>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a64      	ldr	r2, [pc, #400]	; (8006d60 <USART_SetConfig+0x2cc>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d104      	bne.n	8006bde <USART_SetConfig+0x14a>
 8006bd4:	231f      	movs	r3, #31
 8006bd6:	18fb      	adds	r3, r7, r3
 8006bd8:	2200      	movs	r2, #0
 8006bda:	701a      	strb	r2, [r3, #0]
 8006bdc:	e00d      	b.n	8006bfa <USART_SetConfig+0x166>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a60      	ldr	r2, [pc, #384]	; (8006d64 <USART_SetConfig+0x2d0>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d104      	bne.n	8006bf2 <USART_SetConfig+0x15e>
 8006be8:	231f      	movs	r3, #31
 8006bea:	18fb      	adds	r3, r7, r3
 8006bec:	2200      	movs	r2, #0
 8006bee:	701a      	strb	r2, [r3, #0]
 8006bf0:	e003      	b.n	8006bfa <USART_SetConfig+0x166>
 8006bf2:	231f      	movs	r3, #31
 8006bf4:	18fb      	adds	r3, r7, r3
 8006bf6:	2210      	movs	r2, #16
 8006bf8:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 8006bfa:	231f      	movs	r3, #31
 8006bfc:	18fb      	adds	r3, r7, r3
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	2b08      	cmp	r3, #8
 8006c02:	d86d      	bhi.n	8006ce0 <USART_SetConfig+0x24c>
 8006c04:	009a      	lsls	r2, r3, #2
 8006c06:	4b58      	ldr	r3, [pc, #352]	; (8006d68 <USART_SetConfig+0x2d4>)
 8006c08:	18d3      	adds	r3, r2, r3
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	469f      	mov	pc, r3
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c0e:	f7fe ff3b 	bl	8005a88 <HAL_RCC_GetPCLK1Freq>
 8006c12:	0003      	movs	r3, r0
 8006c14:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	005a      	lsls	r2, r3, #1
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	085b      	lsrs	r3, r3, #1
 8006c20:	18d2      	adds	r2, r2, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	0019      	movs	r1, r3
 8006c28:	0010      	movs	r0, r2
 8006c2a:	f7f9 fa6d 	bl	8000108 <__udivsi3>
 8006c2e:	0003      	movs	r3, r0
 8006c30:	61bb      	str	r3, [r7, #24]
      break;
 8006c32:	e05a      	b.n	8006cea <USART_SetConfig+0x256>
    case USART_CLOCKSOURCE_PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c34:	f7fe ff3e 	bl	8005ab4 <HAL_RCC_GetPCLK2Freq>
 8006c38:	0003      	movs	r3, r0
 8006c3a:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	005a      	lsls	r2, r3, #1
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	085b      	lsrs	r3, r3, #1
 8006c46:	18d2      	adds	r2, r2, r3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	0019      	movs	r1, r3
 8006c4e:	0010      	movs	r0, r2
 8006c50:	f7f9 fa5a 	bl	8000108 <__udivsi3>
 8006c54:	0003      	movs	r3, r0
 8006c56:	61bb      	str	r3, [r7, #24]
      break;
 8006c58:	e047      	b.n	8006cea <USART_SetConfig+0x256>
    case USART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c5a:	4b3f      	ldr	r3, [pc, #252]	; (8006d58 <USART_SetConfig+0x2c4>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2210      	movs	r2, #16
 8006c60:	4013      	ands	r3, r2
 8006c62:	d00d      	beq.n	8006c80 <USART_SetConfig+0x1ec>
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8((HSI_VALUE >> 2U), husart->Init.BaudRate));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	085b      	lsrs	r3, r3, #1
 8006c6a:	4a40      	ldr	r2, [pc, #256]	; (8006d6c <USART_SetConfig+0x2d8>)
 8006c6c:	189a      	adds	r2, r3, r2
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	0019      	movs	r1, r3
 8006c74:	0010      	movs	r0, r2
 8006c76:	f7f9 fa47 	bl	8000108 <__udivsi3>
 8006c7a:	0003      	movs	r3, r0
 8006c7c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate));
      }
      break;
 8006c7e:	e034      	b.n	8006cea <USART_SetConfig+0x256>
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate));
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	085b      	lsrs	r3, r3, #1
 8006c86:	4a3a      	ldr	r2, [pc, #232]	; (8006d70 <USART_SetConfig+0x2dc>)
 8006c88:	189a      	adds	r2, r3, r2
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	0019      	movs	r1, r3
 8006c90:	0010      	movs	r0, r2
 8006c92:	f7f9 fa39 	bl	8000108 <__udivsi3>
 8006c96:	0003      	movs	r3, r0
 8006c98:	61bb      	str	r3, [r7, #24]
      break;
 8006c9a:	e026      	b.n	8006cea <USART_SetConfig+0x256>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 8006c9c:	f7fe fe46 	bl	800592c <HAL_RCC_GetSysClockFreq>
 8006ca0:	0003      	movs	r3, r0
 8006ca2:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	005a      	lsls	r2, r3, #1
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	085b      	lsrs	r3, r3, #1
 8006cae:	18d2      	adds	r2, r2, r3
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	0019      	movs	r1, r3
 8006cb6:	0010      	movs	r0, r2
 8006cb8:	f7f9 fa26 	bl	8000108 <__udivsi3>
 8006cbc:	0003      	movs	r3, r0
 8006cbe:	61bb      	str	r3, [r7, #24]
      break;
 8006cc0:	e013      	b.n	8006cea <USART_SetConfig+0x256>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate));
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	085b      	lsrs	r3, r3, #1
 8006cc8:	2280      	movs	r2, #128	; 0x80
 8006cca:	0252      	lsls	r2, r2, #9
 8006ccc:	189a      	adds	r2, r3, r2
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	0019      	movs	r1, r3
 8006cd4:	0010      	movs	r0, r2
 8006cd6:	f7f9 fa17 	bl	8000108 <__udivsi3>
 8006cda:	0003      	movs	r3, r0
 8006cdc:	61bb      	str	r3, [r7, #24]
      break;
 8006cde:	e004      	b.n	8006cea <USART_SetConfig+0x256>
    default:
      ret = HAL_ERROR;
 8006ce0:	231e      	movs	r3, #30
 8006ce2:	18fb      	adds	r3, r7, r3
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	701a      	strb	r2, [r3, #0]
      break;
 8006ce8:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 8006cea:	69bb      	ldr	r3, [r7, #24]
 8006cec:	2b0f      	cmp	r3, #15
 8006cee:	d91c      	bls.n	8006d2a <USART_SetConfig+0x296>
 8006cf0:	69ba      	ldr	r2, [r7, #24]
 8006cf2:	2380      	movs	r3, #128	; 0x80
 8006cf4:	025b      	lsls	r3, r3, #9
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d217      	bcs.n	8006d2a <USART_SetConfig+0x296>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	200e      	movs	r0, #14
 8006d00:	183b      	adds	r3, r7, r0
 8006d02:	210f      	movs	r1, #15
 8006d04:	438a      	bics	r2, r1
 8006d06:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	085b      	lsrs	r3, r3, #1
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	2207      	movs	r2, #7
 8006d10:	4013      	ands	r3, r2
 8006d12:	b299      	uxth	r1, r3
 8006d14:	183b      	adds	r3, r7, r0
 8006d16:	183a      	adds	r2, r7, r0
 8006d18:	8812      	ldrh	r2, [r2, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	183a      	adds	r2, r7, r0
 8006d24:	8812      	ldrh	r2, [r2, #0]
 8006d26:	60da      	str	r2, [r3, #12]
 8006d28:	e003      	b.n	8006d32 <USART_SetConfig+0x29e>
  }
  else
  {
    ret = HAL_ERROR;
 8006d2a:	231e      	movs	r3, #30
 8006d2c:	18fb      	adds	r3, r7, r3
 8006d2e:	2201      	movs	r2, #1
 8006d30:	701a      	strb	r2, [r3, #0]
  }


  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	639a      	str	r2, [r3, #56]	; 0x38
  husart->TxISR   = NULL;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	63da      	str	r2, [r3, #60]	; 0x3c

  return ret;
 8006d3e:	231e      	movs	r3, #30
 8006d40:	18fb      	adds	r3, r7, r3
 8006d42:	781b      	ldrb	r3, [r3, #0]
}
 8006d44:	0018      	movs	r0, r3
 8006d46:	46bd      	mov	sp, r7
 8006d48:	b008      	add	sp, #32
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	efff69f3 	.word	0xefff69f3
 8006d50:	ffffc0ff 	.word	0xffffc0ff
 8006d54:	40013800 	.word	0x40013800
 8006d58:	40021000 	.word	0x40021000
 8006d5c:	40004400 	.word	0x40004400
 8006d60:	40004c00 	.word	0x40004c00
 8006d64:	40005000 	.word	0x40005000
 8006d68:	0800723c 	.word	0x0800723c
 8006d6c:	007a1200 	.word	0x007a1200
 8006d70:	01e84800 	.word	0x01e84800

08006d74 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b086      	sub	sp, #24
 8006d78:	af02      	add	r7, sp, #8
 8006d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d82:	f7fd fd63 	bl	800484c <HAL_GetTick>
 8006d86:	0003      	movs	r3, r0
 8006d88:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2208      	movs	r2, #8
 8006d92:	4013      	ands	r3, r2
 8006d94:	2b08      	cmp	r3, #8
 8006d96:	d10e      	bne.n	8006db6 <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	2380      	movs	r3, #128	; 0x80
 8006d9c:	0399      	lsls	r1, r3, #14
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	23fa      	movs	r3, #250	; 0xfa
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	0013      	movs	r3, r2
 8006da8:	2200      	movs	r2, #0
 8006daa:	f7ff fe3d 	bl	8006a28 <USART_WaitOnFlagUntilTimeout>
 8006dae:	1e03      	subs	r3, r0, #0
 8006db0:	d001      	beq.n	8006db6 <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006db2:	2303      	movs	r3, #3
 8006db4:	e01e      	b.n	8006df4 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2204      	movs	r2, #4
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	2b04      	cmp	r3, #4
 8006dc2:	d10e      	bne.n	8006de2 <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	2380      	movs	r3, #128	; 0x80
 8006dc8:	03d9      	lsls	r1, r3, #15
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	23fa      	movs	r3, #250	; 0xfa
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	9300      	str	r3, [sp, #0]
 8006dd2:	0013      	movs	r3, r2
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f7ff fe27 	bl	8006a28 <USART_WaitOnFlagUntilTimeout>
 8006dda:	1e03      	subs	r3, r0, #0
 8006ddc:	d001      	beq.n	8006de2 <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e008      	b.n	8006df4 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2249      	movs	r2, #73	; 0x49
 8006de6:	2101      	movs	r1, #1
 8006de8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2248      	movs	r2, #72	; 0x48
 8006dee:	2100      	movs	r1, #0
 8006df0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006df2:	2300      	movs	r3, #0
}
 8006df4:	0018      	movs	r0, r3
 8006df6:	46bd      	mov	sp, r7
 8006df8:	b004      	add	sp, #16
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <__libc_init_array>:
 8006dfc:	b570      	push	{r4, r5, r6, lr}
 8006dfe:	2600      	movs	r6, #0
 8006e00:	4d0c      	ldr	r5, [pc, #48]	; (8006e34 <__libc_init_array+0x38>)
 8006e02:	4c0d      	ldr	r4, [pc, #52]	; (8006e38 <__libc_init_array+0x3c>)
 8006e04:	1b64      	subs	r4, r4, r5
 8006e06:	10a4      	asrs	r4, r4, #2
 8006e08:	42a6      	cmp	r6, r4
 8006e0a:	d109      	bne.n	8006e20 <__libc_init_array+0x24>
 8006e0c:	2600      	movs	r6, #0
 8006e0e:	f000 f821 	bl	8006e54 <_init>
 8006e12:	4d0a      	ldr	r5, [pc, #40]	; (8006e3c <__libc_init_array+0x40>)
 8006e14:	4c0a      	ldr	r4, [pc, #40]	; (8006e40 <__libc_init_array+0x44>)
 8006e16:	1b64      	subs	r4, r4, r5
 8006e18:	10a4      	asrs	r4, r4, #2
 8006e1a:	42a6      	cmp	r6, r4
 8006e1c:	d105      	bne.n	8006e2a <__libc_init_array+0x2e>
 8006e1e:	bd70      	pop	{r4, r5, r6, pc}
 8006e20:	00b3      	lsls	r3, r6, #2
 8006e22:	58eb      	ldr	r3, [r5, r3]
 8006e24:	4798      	blx	r3
 8006e26:	3601      	adds	r6, #1
 8006e28:	e7ee      	b.n	8006e08 <__libc_init_array+0xc>
 8006e2a:	00b3      	lsls	r3, r6, #2
 8006e2c:	58eb      	ldr	r3, [r5, r3]
 8006e2e:	4798      	blx	r3
 8006e30:	3601      	adds	r6, #1
 8006e32:	e7f2      	b.n	8006e1a <__libc_init_array+0x1e>
 8006e34:	08007268 	.word	0x08007268
 8006e38:	08007268 	.word	0x08007268
 8006e3c:	08007268 	.word	0x08007268
 8006e40:	0800726c 	.word	0x0800726c

08006e44 <memset>:
 8006e44:	0003      	movs	r3, r0
 8006e46:	1882      	adds	r2, r0, r2
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d100      	bne.n	8006e4e <memset+0xa>
 8006e4c:	4770      	bx	lr
 8006e4e:	7019      	strb	r1, [r3, #0]
 8006e50:	3301      	adds	r3, #1
 8006e52:	e7f9      	b.n	8006e48 <memset+0x4>

08006e54 <_init>:
 8006e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e56:	46c0      	nop			; (mov r8, r8)
 8006e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e5a:	bc08      	pop	{r3}
 8006e5c:	469e      	mov	lr, r3
 8006e5e:	4770      	bx	lr

08006e60 <_fini>:
 8006e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e62:	46c0      	nop			; (mov r8, r8)
 8006e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e66:	bc08      	pop	{r3}
 8006e68:	469e      	mov	lr, r3
 8006e6a:	4770      	bx	lr
