{
    "nl": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/43-openroad-detailedrouting/pll_top.nl.v",
    "pnl": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/43-openroad-detailedrouting/pll_top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/47-odb-reportdisconnectedpins/pll_top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/47-odb-reportdisconnectedpins/pll_top.odb",
    "sdc": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/43-openroad-detailedrouting/pll_top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/12-openroad-staprepnr/nom_tt_025C_1v80/pll_top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/12-openroad-staprepnr/nom_ss_100C_1v60/pll_top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/12-openroad-staprepnr/nom_ff_n40C_1v95/pll_top__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/05-yosys-jsonheader/pll_top.h.json",
    "vh": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_14-46-57/28-odb-writeverilogheader/pll_top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1849,
        "design__instance__area": 13205.2,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00116383,
        "power__switching__total": 0.00054036,
        "power__leakage__total": 6.29771e-09,
        "power__total": 0.00170419,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.660863,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.16086,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.319256,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.74529,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.319256,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 4.74529,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 370,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 11,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.4195836852277828,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6235855341932603,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -3.551288252874173,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -33.235068970942024,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -3.551288252874173,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.623586,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 20,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -3.551288,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 20,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 69,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 11,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3168720098223654,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.04581357645145844,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.840635251869088,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.045814,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 5.840635,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 3,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.660863,
        "clock__skew__worst_setup": 1.16086,
        "timing__hold__ws": 0.319256,
        "timing__setup__ws": 4.74529,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.319256,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 4.74529,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 179.015 189.735",
        "design__core__bbox": "5.52 10.88 173.42 176.8",
        "design__io": 103,
        "design__die__area": 33965.4,
        "design__core__area": 27858,
        "design__instance__count__stdcell": 1849,
        "design__instance__area__stdcell": 13205.2,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.474018,
        "design__instance__utilization__stdcell": 0.474018,
        "design__instance__count__class:buffer": 1,
        "design__instance__count__class:inverter": 28,
        "design__instance__count__class:sequential_cell": 154,
        "design__instance__count__class:multi_input_combinational_cell": 1022,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 122,
        "design__instance__count__class:tap_cell": 378,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 101,
        "design__io__hpwl": 5643000,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 26062,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 233,
        "design__instance__count__class:clock_buffer": 22,
        "design__instance__count__class:clock_inverter": 10,
        "design__instance__count__setup_buffer": 9,
        "design__instance__count__hold_buffer": 69,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 1,
        "design__instance__count__class:antenna_cell": 1,
        "route__net": 1522,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 531,
        "route__wirelength__iter:1": 28783,
        "route__drc_errors__iter:2": 244,
        "route__wirelength__iter:2": 28502,
        "route__drc_errors__iter:3": 192,
        "route__wirelength__iter:3": 28506,
        "route__drc_errors__iter:4": 13,
        "route__wirelength__iter:4": 28563,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 28563,
        "route__drc_errors": 0,
        "route__wirelength": 28563,
        "route__vias": 9852,
        "route__vias__singlecut": 9852,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0
    }
}