
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_ghdl_dir [file normalize [file join [file dirname [info script]] "../../../ghdl"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2018.3"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   set ADI_USE_OOC_SYNTHESIS 1
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##   set ADI_USE_OOC_SYNTHESIS 0
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
## 
##   if [regexp "_ac701$" $project_name] {
##     set p_device "xc7a200tfbg676-2"
##     set p_board "xilinx.com:ac701:part0:1.0"
##     set sys_zynq 0
##   }
##   if [regexp "_kc705$" $project_name] {
##     set p_device "xc7k325tffg900-2"
##     set p_board "xilinx.com:kc705:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_vc707$" $project_name] {
##     set p_device "xc7vx485tffg1761-2"
##     set p_board "xilinx.com:vc707:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_vcu118$" $project_name] {
##     set p_device "xcvu9p-flga2104-2L-e"
##     set p_board "xilinx.com:vcu118:part0:2.0"
##     set sys_zynq 0
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set p_device "xcku040-ffva1156-2-e"
##     set p_board "xilinx.com:kcu105:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_zed$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "em.avnet.com:zed:part0:1.3"
##     set sys_zynq 1
##   }
##   if [regexp "_coraz7s$" $project_name] {
##     set p_device "xc7z007sclg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_microzed$" $project_name] {
##     set p_device "xc7z010clg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zc702$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "xilinx.com:zc702:part0:1.2"
##     set sys_zynq 1
##   }
##   if [regexp "_zc706$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "xilinx.com:zc706:part0:1.2"
##     set sys_zynq 1
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set p_device "xczu9eg-ffvb1156-2-e"
##     set p_board "xilinx.com:zcu102:part0:3.2"
##     set sys_zynq 2
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##     puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##     puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##     puts -nonewline "got $VIVADO_VERSION.\n"
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_ghdl_dir} {
##     lappend lib_dirs $ad_ghdl_dir/library
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
##   source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs 4 system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -file timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file resource_utilization.csv  
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
##    
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
##   } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir $project_name.sdk
## 
##   if [expr [string match *VIOLATED* $[report_timing_summary -return_string]] == 1] {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top_bad_timing.hdf
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## set sys_cpu_interconnect_index 0
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect {p_name_1 p_name_2} {
## 
##   ## connect an IPI object to GND or VCC
##   ## instantiate xlconstant with the required width module if there isn't any
##   ## already
##   if {($p_name_2 eq "GND") || ($p_name_2 eq "VCC")} {
##     set p_size 1
##     set p_msb [get_property left [get_bd_pins $p_name_1]]
##     set p_lsb [get_property right [get_bd_pins $p_name_1]]
##     if {($p_msb ne "") && ($p_lsb ne "")} {
##       set p_size [expr (($p_msb + 1) - $p_lsb)]
##     }
##     set p_cell_name "$p_name_2\_$p_size"
##     if {[get_bd_cells -quiet $p_cell_name] eq ""} {
##       if {$p_name_2 eq "VCC"} {
##         set p_value [expr (1 << $p_size) - 1]
##       } else {
##         set p_value 0
##       }
##       ad_ip_instance xlconstant $p_cell_name
##       set_property CONFIG.CONST_WIDTH $p_size [get_bd_cells $p_cell_name]
##       set_property CONFIG.CONST_VAL $p_value [get_bd_cells $p_cell_name]
##     }
##     puts "connect_bd_net $p_cell_name/dout $p_name_1"
##     connect_bd_net [get_bd_pins $p_name_1] [get_bd_pins $p_cell_name/dout]
##     return
##   }
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {$m_name_1 eq ""} {
##     if {[get_property CLASS $m_name_2] eq "bd_intf_pin"} {
##       puts "create_bd_intf_net $p_name_1"
##       create_bd_intf_net $p_name_1
##     }
##     if {[get_property CLASS $m_name_2] eq "bd_pin"} {
##       puts "create_bd_net $p_name_1"
##       create_bd_net $p_name_1
##     }
##     set m_name_1 [ad_connect_type $p_name_1]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     puts "connect_bd_intf_net $m_name_1 $m_name_2"
##     connect_bd_intf_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     puts "connect_bd_net $m_name_1 $m_name_2"
##     connect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     puts "connect_bd_net -net $m_name_1 $m_name_2"
##     connect_bd_net -net $m_name_1 $m_name_2
##     return
##   }
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {device_clk {}}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set no_of_lanes [get_property CONFIG.NUM_OF_LANES [get_bd_cells $a_xcvr]]
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   if {$device_clk == {}} {
##     set device_clk ${u_xcvr}/${txrx}_out_clk_${index}
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##     set m [expr ($n + $index)]
## 
## 
##     if {$lane_map != {}} {
##       set phys_lane [lindex $lane_map $n]
##     } else {
##       set phys_lane $m
##     }
## 
##     if {$tx_or_rx_n == 0} {
##       ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##       if {$jesd204_type == 0} {
##         ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##       } else {
##         ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##       }
##     }
## 
##     if {(($n%4) == 0) && ($qpll_enable == 1)} {
##       ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${n}
##     }
##     ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##     ad_connect  ${device_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##     if {$phys_lane != {}} {
##       if {$jesd204_type == 0} {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##       } else {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##       }
##     }
## 
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##     ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##     ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     ad_connect  ${a_jesd}/sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     if {[lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]] == -1 } {
##         incr sys_mem_clk_index
##         set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##         ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##     assign_bd_address $m_addr_seg
##   }
## 
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
##     ad_ip_instance axi_interconnect axi_cpu_interconnect
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##   }
## 
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of_objects $p_hier_cell]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
## proc stringtohex {str blocksize} {
##   binary scan $str H* hex
##   return [format %0-[expr $blocksize * 2]s $hex]
## }
## proc checksum8bit {hex} {
## 
##   set chks 0
##   for {set i 0} {$i < [string length $hex]} {incr i} {
##     if { ($i+1) % 2 == 0} {
##       set chks [expr $chks + "0x[string range $hex $i-1 $i]"]
##     }
##   }
##   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]]
## }
## proc hexstr_flip {str} {
## 
##   set fstr {}
##   for {set i 0} {$i < [string length $str]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       set line [string range $str [expr $i - 7] $i]
##       set fline {}
##       for {set j 0} {$j < [string length $line]} {incr j} {
##         if { ($j+1) % 2 == 0} {
##           append fline [string reverse [append byte [string index $line $j]]]
##         } else {
##           set byte [string index $line $j]
##         }
##       }
##       append fstr [string reverse $fline]
##     }
##   }
##   return $fstr
## }
## proc sysid_gen_sys_init_file {custom_string} {
## 
##   # git sha
##   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
##     set gitsha_string 0
##   }
##   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]]
## 
##   #git clean
##   set git_clean_string "f"
##   if {$gitsha_string != 0} {
##     if {[catch {exec git status .} gitstat_string] == 0} {
##       if [expr [string match *modified $gitstat_string] == 0] {
##         set git_clean_string "t"
##       }
##     }
##   }
##   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]]
## 
##   # vadj check
##   set vadj_check_string "vadj"
##   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]]
## 
##   # time and date
##   set thetime [clock seconds]
##   set timedate_hex [hexstr_flip [stringtohex $thetime 12]]
## 
##   # merge components
##   set verh_hex {}
##   set verh_size 448
## 
##   append verh_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex
##   append verh_hex "00000000" [checksum8bit $verh_hex] "000000"
##   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex]
## 
##   # common header
##   # size in lines
##   set table_size 16
##   set comh_size [expr 8 * $table_size]
## 
##   # set version
##   set comh_ver_hex "00000001"
## 
##   # project name
##   set projname_hex [hexstr_flip [stringtohex [lindex [split [current_project] _] 0] 32]]
## 
##   # board name
##   set boardname_hex [hexstr_flip [stringtohex [lindex [split [current_project] _] 1] 32]]
## 
##   # custom string
##   set custom_hex [hexstr_flip [stringtohex $custom_string 64]]
## 
##   # pr offset
##   # not used
##   set pr_offset "00000000"
## 
##   # init - generate header
##   set comh_hex {}
##   append comh_hex $comh_ver_hex
## 
##   # offset for internal use area
##   set offset $table_size
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for projname_hex
##   set offset [expr $table_size + $verh_size]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for boardname_hex
##   set offset [expr $offset + [expr [string length $projname_hex] / 8]]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for custom_hex
##   set offset [expr $offset + [expr [string length $boardname_hex] / 8]]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for pr custom string
##   set offset $pr_offset
##   append comh_hex [format %08s $offset]
## 
##   # pad header to match size and add checksum
##   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex]
##   append comh_hex "00000000" [checksum8bit $comh_hex] "000000"
## 
##   # creating file
##   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]]
## 
##   set sys_mem_file [open "mem_init_sys.txt" "w"]
## 
##   # writting 32 bits to each line
##   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       puts $sys_mem_file [string index $sys_mem_hex $i]
##     } else {
##       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i]
##     }
##   }
##   close $sys_mem_file
## }
## proc sysid_gen_pr_init_file {custom_string} {
## 
##   set custom_hex [stringtohex $custom_string 64]
## 
##   # creating file
##   set pr_mem_file [open "mem_init_pr.txt" "w"]
## 
##   # writting 32 bits to each line
##   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       puts $pr_mem_file [string index $custom_hex $i]
##     } else {
##       puts -nonewline $pr_mem_file [string index $custom_hex $i]
##     }
##   }
##   close $pr_mem_file
## }
# adi_project adrv9009_zcu102
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 358.785 ; gain = 38.070
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : <C:\github\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.srcs\sources_1\bd\system\system.bd> 
## set dac_fifo_address_width 17
## source $ad_hdl_dir/projects/common/zcu102/zcu102_system_bd.tcl
### create_bd_port -dir O -from 2 -to 0 spi0_csn
### create_bd_port -dir O spi0_sclk
### create_bd_port -dir O spi0_mosi
### create_bd_port -dir I spi0_miso
### create_bd_port -dir O -from 2 -to 0 spi1_csn
### create_bd_port -dir O spi1_sclk
### create_bd_port -dir O spi1_mosi
### create_bd_port -dir I spi1_miso
### create_bd_port -dir I -from 94 -to 0 gpio_i
### create_bd_port -dir O -from 94 -to 0 gpio_o
### create_bd_port -dir O -from 94 -to 0 gpio_t
### ad_ip_instance zynq_ultra_ps_e sys_ps8
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 548.387 ; gain = 176.094
### apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e \
###   -config {apply_board_preset 1}  [get_bd_cells sys_ps8]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP0 0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP1 0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP2 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__MAXIGP2__DATA_WIDTH 32
### ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL0_ENABLE 1
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL}
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ 100
### ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL1_ENABLE 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL2_ENABLE 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {IOPLL}
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ 250
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {IOPLL}
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ 500
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__IRQ0 1
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__IRQ1 1
### ad_ip_parameter sys_ps8 CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### set_property -dict [list \
###   CONFIG.PSU__SPI0__PERIPHERAL__ENABLE 1 \
###   CONFIG.PSU__SPI0__PERIPHERAL__IO {EMIO} \
###   CONFIG.PSU__SPI0__GRP_SS1__ENABLE 1 \
###   CONFIG.PSU__SPI0__GRP_SS2__ENABLE 1 \
###   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ 100 \
###   CONFIG.PSU__SPI1__PERIPHERAL__ENABLE 1 \
###   CONFIG.PSU__SPI1__PERIPHERAL__IO EMIO \
###   CONFIG.PSU__SPI1__GRP_SS1__ENABLE 1 \
###   CONFIG.PSU__SPI1__GRP_SS2__ENABLE 1 \
###   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ 100 \
### ] [get_bd_cells sys_ps8]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_250m_rstgen
### ad_ip_parameter sys_250m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_500m_rstgen
### ad_ip_parameter sys_500m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_connect  sys_cpu_clk sys_ps8/pl_clk0
create_bd_net sys_cpu_clk
connect_bd_net -net /sys_cpu_clk /sys_ps8/pl_clk0
### ad_connect  sys_250m_clk sys_ps8/pl_clk1
create_bd_net sys_250m_clk
connect_bd_net -net /sys_250m_clk /sys_ps8/pl_clk1
### ad_connect  sys_500m_clk sys_ps8/pl_clk2
create_bd_net sys_500m_clk
connect_bd_net -net /sys_500m_clk /sys_ps8/pl_clk2
### ad_connect  sys_ps8/pl_resetn0 sys_rstgen/ext_reset_in
connect_bd_net /sys_ps8/pl_resetn0 /sys_rstgen/ext_reset_in
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_ps8/pl_resetn0 sys_250m_rstgen/ext_reset_in
connect_bd_net /sys_ps8/pl_resetn0 /sys_250m_rstgen/ext_reset_in
### ad_connect  sys_250m_clk sys_250m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_250m_clk /sys_250m_rstgen/slowest_sync_clk
### ad_connect  sys_ps8/pl_resetn0 sys_500m_rstgen/ext_reset_in
connect_bd_net /sys_ps8/pl_resetn0 /sys_500m_rstgen/ext_reset_in
### ad_connect  sys_500m_clk sys_500m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_500m_clk /sys_500m_rstgen/slowest_sync_clk
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
create_bd_net sys_cpu_reset
connect_bd_net -net /sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
create_bd_net sys_cpu_resetn
connect_bd_net -net /sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_250m_reset sys_250m_rstgen/peripheral_reset
create_bd_net sys_250m_reset
connect_bd_net -net /sys_250m_reset /sys_250m_rstgen/peripheral_reset
### ad_connect  sys_250m_resetn sys_250m_rstgen/peripheral_aresetn
create_bd_net sys_250m_resetn
connect_bd_net -net /sys_250m_resetn /sys_250m_rstgen/peripheral_aresetn
### ad_connect  sys_500m_reset sys_500m_rstgen/peripheral_reset
create_bd_net sys_500m_reset
connect_bd_net -net /sys_500m_reset /sys_500m_rstgen/peripheral_reset
### ad_connect  sys_500m_resetn sys_500m_rstgen/peripheral_aresetn
create_bd_net sys_500m_resetn
connect_bd_net -net /sys_500m_resetn /sys_500m_rstgen/peripheral_aresetn
### set sys_cpu_clk            [get_bd_nets sys_cpu_clk]
### set sys_dma_clk            [get_bd_nets sys_250m_clk]
### set sys_iodelay_clk        [get_bd_nets sys_500m_clk]
### set  sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set  sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set  sys_dma_reset         [get_bd_nets sys_250m_reset]
### set  sys_dma_resetn        [get_bd_nets sys_250m_resetn]
### set  sys_iodelay_reset     [get_bd_nets sys_500m_reset]
### set  sys_iodelay_resetn    [get_bd_nets sys_500m_resetn]
### ad_connect  gpio_i sys_ps8/emio_gpio_i
connect_bd_net /gpio_i /sys_ps8/emio_gpio_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_gpio_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_o sys_ps8/emio_gpio_o
connect_bd_net /gpio_o /sys_ps8/emio_gpio_o
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_gpio_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_t sys_ps8/emio_gpio_t
connect_bd_net /gpio_t /sys_ps8/emio_gpio_t
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_gpio_t is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_ip_instance xlconcat spi0_csn_concat
### ad_ip_parameter spi0_csn_concat CONFIG.NUM_PORTS 3
### ad_connect  sys_ps8/emio_spi0_ss_o_n spi0_csn_concat/In0
connect_bd_net /sys_ps8/emio_spi0_ss_o_n /spi0_csn_concat/In0
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_ss_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_ss1_o_n spi0_csn_concat/In1
connect_bd_net /sys_ps8/emio_spi0_ss1_o_n /spi0_csn_concat/In1
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_ss1_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_ss2_o_n spi0_csn_concat/In2
connect_bd_net /sys_ps8/emio_spi0_ss2_o_n /spi0_csn_concat/In2
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_ss2_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_concat/dout spi0_csn
connect_bd_net /spi0_csn_concat/dout /spi0_csn
### ad_connect  sys_ps8/emio_spi0_sclk_o spi0_sclk
connect_bd_net /sys_ps8/emio_spi0_sclk_o /spi0_sclk
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_sclk_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_m_o spi0_mosi
connect_bd_net /sys_ps8/emio_spi0_m_o /spi0_mosi
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_m_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_m_i spi0_miso
connect_bd_net /sys_ps8/emio_spi0_m_i /spi0_miso
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_m_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_ss_i_n VCC
connect_bd_net VCC_1/dout sys_ps8/emio_spi0_ss_i_n
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_ss_i_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_sclk_i GND
connect_bd_net GND_1/dout sys_ps8/emio_spi0_sclk_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_sclk_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_s_i GND
connect_bd_net GND_1/dout sys_ps8/emio_spi0_s_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_s_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_ip_instance xlconcat spi1_csn_concat
### ad_ip_parameter spi1_csn_concat CONFIG.NUM_PORTS 3
### ad_connect  sys_ps8/emio_spi1_ss_o_n spi1_csn_concat/In0
connect_bd_net /sys_ps8/emio_spi1_ss_o_n /spi1_csn_concat/In0
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_ss_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_ss1_o_n spi1_csn_concat/In1
connect_bd_net /sys_ps8/emio_spi1_ss1_o_n /spi1_csn_concat/In1
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_ss1_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_ss2_o_n spi1_csn_concat/In2
connect_bd_net /sys_ps8/emio_spi1_ss2_o_n /spi1_csn_concat/In2
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_ss2_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_concat/dout spi1_csn
connect_bd_net /spi1_csn_concat/dout /spi1_csn
### ad_connect  sys_ps8/emio_spi1_sclk_o spi1_sclk
connect_bd_net /sys_ps8/emio_spi1_sclk_o /spi1_sclk
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_sclk_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_m_o spi1_mosi
connect_bd_net /sys_ps8/emio_spi1_m_o /spi1_mosi
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_m_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_m_i spi1_miso
connect_bd_net /sys_ps8/emio_spi1_m_i /spi1_miso
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_m_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_ss_i_n VCC
connect_bd_net VCC_1/dout sys_ps8/emio_spi1_ss_i_n
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_ss_i_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_sclk_i GND
connect_bd_net GND_1/dout sys_ps8/emio_spi1_sclk_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_sclk_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_s_i GND
connect_bd_net GND_1/dout sys_ps8/emio_spi1_s_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_s_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_ip_instance axi_sysid axi_sysid_0
### ad_ip_instance sysid_rom rom_sys_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /sys_ps8/maxihpm0_lpd_aclk
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps8/M_AXI_HPM0_LPD
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_sysid_0/s_axi
### ad_ip_instance xlconcat sys_concat_intc_0
### ad_ip_parameter sys_concat_intc_0 CONFIG.NUM_PORTS 8
### ad_ip_instance xlconcat sys_concat_intc_1
### ad_ip_parameter sys_concat_intc_1 CONFIG.NUM_PORTS 8
### ad_connect  sys_concat_intc_0/dout sys_ps8/pl_ps_irq0
connect_bd_net /sys_concat_intc_0/dout /sys_ps8/pl_ps_irq0
### ad_connect  sys_concat_intc_1/dout sys_ps8/pl_ps_irq1
connect_bd_net /sys_concat_intc_1/dout /sys_ps8/pl_ps_irq1
### ad_connect  sys_concat_intc_1/In7 GND
connect_bd_net GND_1/dout sys_concat_intc_1/In7
### ad_connect  sys_concat_intc_1/In6 GND
connect_bd_net GND_1/dout sys_concat_intc_1/In6
### ad_connect  sys_concat_intc_1/In5 GND
connect_bd_net GND_1/dout sys_concat_intc_1/In5
### ad_connect  sys_concat_intc_1/In4 GND
connect_bd_net GND_1/dout sys_concat_intc_1/In4
### ad_connect  sys_concat_intc_1/In3 GND
connect_bd_net GND_1/dout sys_concat_intc_1/In3
### ad_connect  sys_concat_intc_1/In2 GND
connect_bd_net GND_1/dout sys_concat_intc_1/In2
### ad_connect  sys_concat_intc_1/In1 GND
connect_bd_net GND_1/dout sys_concat_intc_1/In1
### ad_connect  sys_concat_intc_1/In0 GND
connect_bd_net GND_1/dout sys_concat_intc_1/In0
### ad_connect  sys_concat_intc_0/In7 GND
connect_bd_net GND_1/dout sys_concat_intc_0/In7
### ad_connect  sys_concat_intc_0/In6 GND
connect_bd_net GND_1/dout sys_concat_intc_0/In6
### ad_connect  sys_concat_intc_0/In5 GND
connect_bd_net GND_1/dout sys_concat_intc_0/In5
### ad_connect  sys_concat_intc_0/In4 GND
connect_bd_net GND_1/dout sys_concat_intc_0/In4
### ad_connect  sys_concat_intc_0/In3 GND
connect_bd_net GND_1/dout sys_concat_intc_0/In3
### ad_connect  sys_concat_intc_0/In2 GND
connect_bd_net GND_1/dout sys_concat_intc_0/In2
### ad_connect  sys_concat_intc_0/In1 GND
connect_bd_net GND_1/dout sys_concat_intc_0/In1
### ad_connect  sys_concat_intc_0/In0 GND
connect_bd_net GND_1/dout sys_concat_intc_0/In0
## source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
### proc ad_dacfifo_create {dac_fifo_name dac_data_width dac_dma_data_width dac_fifo_address_width} {
### 
###   if {$dac_data_width != $dac_dma_data_width} {
###     return -code error [format "ERROR: util_dacfifo dac/dma widths must be the same!"]
###   }
### 
###   ad_ip_instance util_dacfifo $dac_fifo_name
###   ad_ip_parameter $dac_fifo_name CONFIG.DATA_WIDTH $dac_data_width
###   ad_ip_parameter $dac_fifo_name CONFIG.ADDRESS_WIDTH $dac_fifo_address_width
### 
### }
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## set sys_cstring "sys rom custom string placeholder"
## sysid_gen_sys_init_file $sys_cstring
## ad_mem_hp0_interconnect sys_cpu_clk sys_ps8/S_AXI_HP0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/aclk
connect_bd_intf_net /axi_hp0_interconnect/M00_AXI /sys_ps8/S_AXI_HP0_FPD
connect_bd_net -net /sys_cpu_clk /sys_ps8/saxihp0_fpd_aclk
## source ../common/adrv9009_bd.tcl
### set TX_NUM_OF_LANES 4      ;
### set TX_NUM_OF_CONVERTERS 4 ;
### set TX_SAMPLES_PER_FRAME 1 ;
### set TX_SAMPLE_WIDTH 16     ;
### set TX_SAMPLES_PER_CHANNEL 2 ;
### set RX_NUM_OF_LANES 2      ;
### set RX_NUM_OF_CONVERTERS 4 ;
### set RX_SAMPLES_PER_FRAME 1 ;
### set RX_SAMPLE_WIDTH 16     ;
### set RX_SAMPLES_PER_CHANNEL 1 ;
### set RX_OS_NUM_OF_LANES 2      ;
### set RX_OS_NUM_OF_CONVERTERS 4 ;
### set RX_OS_SAMPLES_PER_FRAME 1 ;
### set RX_OS_SAMPLE_WIDTH 16     ;
### set RX_OS_SAMPLES_PER_CHANNEL 1 ;
### set dac_fifo_name axi_adrv9009_dacfifo
### set dac_data_width [expr 32*$TX_NUM_OF_LANES]
### set dac_dma_data_width 128
### source $ad_hdl_dir/library/jesd204/scripts/jesd204.tcl
#### proc adi_axi_jesd204_tx_create {ip_name num_lanes {num_links 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 16} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-16)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_tx "${ip_name}/tx_axi"
####     ad_ip_instance jesd204_tx "${ip_name}/tx"
#### 
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LINKS $num_links
#### 
####     ad_connect "${ip_name}/tx_axi/core_reset" "${ip_name}/tx/reset"
####     ad_connect "${ip_name}/tx_axi/tx_ctrl" "${ip_name}/tx/tx_ctrl"
####     ad_connect "${ip_name}/tx_axi/tx_cfg" "${ip_name}/tx/tx_cfg"
####     ad_connect "${ip_name}/tx/tx_event" "${ip_name}/tx_axi/tx_event"
####     ad_connect "${ip_name}/tx/tx_status" "${ip_name}/tx_axi/tx_status"
####     ad_connect "${ip_name}/tx/tx_ilas_config" "${ip_name}/tx_axi/tx_ilas_config"
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tx_axi/s_axi"
####     ad_connect "${ip_name}/tx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     create_bd_pin -dir I -from [expr $num_links - 1] -to 0 "${ip_name}/sync"
####     create_bd_pin -dir I "${ip_name}/sysref"
#### 
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/tx_data"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx/clk"
####     ad_connect "${ip_name}/sync" "${ip_name}/tx/sync"
####     ad_connect "${ip_name}/sysref" "${ip_name}/tx/sysref"
####     ad_connect "${ip_name}/tx_data" "${ip_name}/tx/tx_data"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 "${ip_name}/tx_phy${i}"
####       ad_connect "${ip_name}/tx/tx_phy${i}" "${ip_name}/tx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_axi_jesd204_rx_create {ip_name num_lanes {num_links 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 16} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-16)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_rx "${ip_name}/rx_axi"
####     ad_ip_instance jesd204_rx "${ip_name}/rx"
#### 
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LINKS $num_links
#### 
####     ad_connect "${ip_name}/rx_axi/core_reset" "${ip_name}/rx/reset"
####     ad_connect "${ip_name}/rx_axi/rx_cfg" "${ip_name}/rx/rx_cfg"
####     ad_connect "${ip_name}/rx/rx_event" "${ip_name}/rx_axi/rx_event"
####     ad_connect "${ip_name}/rx/rx_status" "${ip_name}/rx_axi/rx_status"
####     ad_connect "${ip_name}/rx/rx_ilas_config" "${ip_name}/rx_axi/rx_ilas_config"
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/rx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/rx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/rx_axi/s_axi"
####     ad_connect "${ip_name}/rx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     create_bd_pin -dir O -from [expr $num_links - 1] -to 0 "${ip_name}/sync"
####     create_bd_pin -dir I "${ip_name}/sysref"
####     create_bd_pin -dir O "${ip_name}/phy_en_char_align"
#### #    create_bd_pin -dir I "${ip_name}/phy_ready"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_eof"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_sof"
#### 
#### #    create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/rx_data"
####     create_bd_pin -dir O "${ip_name}/rx_data_tvalid"
####     create_bd_pin -dir O -from [expr $num_lanes * 32 - 1] -to 0 "${ip_name}/rx_data_tdata"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx/clk"
####     ad_connect "${ip_name}/rx/sync" "${ip_name}/sync"
####     ad_connect "${ip_name}/sysref" "${ip_name}/rx/sysref"
#### #    ad_connect "${ip_name}/phy_ready" "${ip_name}/rx/phy_ready"
####     ad_connect "${ip_name}/rx/phy_en_char_align" "${ip_name}/phy_en_char_align"
####     ad_connect "${ip_name}/rx/rx_data" "${ip_name}/rx_data_tdata"
####     ad_connect "${ip_name}/rx/rx_valid" "${ip_name}/rx_data_tvalid"
####     ad_connect "${ip_name}/rx/rx_eof" "${ip_name}/rx_eof"
####     ad_connect "${ip_name}/rx/rx_sof" "${ip_name}/rx_sof"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 "${ip_name}/rx_phy${i}"
####       ad_connect "${ip_name}/rx/rx_phy${i}" "${ip_name}/rx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_tx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width} {
#### 
####   set link_layer_bytes_per_beat 4
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 16} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-16)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/dac_dunf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/dac_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/dac_valid_${i}"
####       create_bd_pin -dir I "${ip_name}/dac_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_dac "${ip_name}/tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Concatenation and slicer cores
####       ad_ip_instance xlconcat "${ip_name}/data_concat" [list \
####         NUM_PORTS $num_of_converters \
####       ]
#### 
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/tpl_core/link_clk ${ip_name}/link_clk
####     ad_connect ${ip_name}/tpl_core/link ${ip_name}/link
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/tpl_core/dac_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/dac_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/dac_valid_$i
####         ad_connect ${ip_name}/dac_data_$i ${ip_name}/data_concat/In$i
#### 
####       }
####       ad_connect ${ip_name}/data_concat/dout ${ip_name}/tpl_core/dac_ddata
####     } else {
####       ad_connect ${ip_name}/dac_data_0 ${ip_name}/tpl_core/dac_ddata
####       ad_connect ${ip_name}/tpl_core/enable ${ip_name}/dac_enable_0
####       ad_connect ${ip_name}/tpl_core/dac_valid ${ip_name}/dac_valid_0
####     }
####     ad_connect ${ip_name}/dac_dunf ${ip_name}/tpl_core/dac_dunf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_rx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width} {
#### 
####   set link_layer_bytes_per_beat 4
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 16} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-16)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     #create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
####     create_bd_pin -dir I "${ip_name}/link_sof"
####     create_bd_pin -dir I "${ip_name}/link_valid"
####     create_bd_pin -dir I "${ip_name}/link_data"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/adc_dovf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/adc_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_valid_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_adc "${ip_name}/tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Slicer cores
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice ${ip_name}/data_slice_$i [list \
####           DIN_WIDTH [expr $sample_width*$samples_per_channel*$num_of_converters] \
####           DIN_FROM [expr $sample_width*$samples_per_channel*($i+1)-1] \
####           DIN_TO [expr $sample_width*$samples_per_channel*$i] \
####         ]
#### 
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
#### 
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/tpl_core/link_clk ${ip_name}/link_clk
####     #ad_connect ${ip_name}/tpl_core/link ${ip_name}/link
####     ad_connect ${ip_name}/tpl_core/link_sof ${ip_name}/link_sof
####     ad_connect ${ip_name}/tpl_core/link_data ${ip_name}/link_data
####     ad_connect ${ip_name}/tpl_core/link_valid ${ip_name}/link_valid
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/tpl_core/adc_data ${ip_name}/data_slice_$i/Din
####         ad_connect ${ip_name}/tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/tpl_core/adc_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/data_slice_$i/Dout ${ip_name}/adc_data_$i
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/adc_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/adc_valid_$i
#### 
####       }
####     } else {
####       ad_connect ${ip_name}/tpl_core/adc_data ${ip_name}/adc_data_0
####       ad_connect ${ip_name}/tpl_core/enable ${ip_name}/adc_enable_0
####       ad_connect ${ip_name}/tpl_core/adc_valid ${ip_name}/adc_valid_0
####     }
####     ad_connect ${ip_name}/adc_dovf ${ip_name}/tpl_core/adc_dovf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
### source $ad_hdl_dir/projects/common/xilinx/adi_fir_filter_bd.tcl
#### proc ad_add_decimation_filter {name filter_rate n_chan parallel_paths \
####                               core_clk_mhz sampl_freq_mhz coe_file} {
####   global ad_hdl_dir
#### 
####   create_bd_cell -type hier $name
####   set filter_name "fir_decimation"
#### 
####   create_bd_pin -dir I $name/aclk
####   create_bd_pin -dir I $name/active
#### 
####   # Adding the ad_bus_axis.v file in the project fileset sources_1 will not work
####   add_files -norecurse  $ad_hdl_dir/library/common/ad_bus_mux.v
####   add_files -norecurse  $ad_hdl_dir/library/util_cdc/sync_bits.v
####   add_files -norecurse -fileset constrs_1 $ad_hdl_dir/projects/common/xilinx/adi_fir_filter_constr.xdc
#### 
####   # cdc active/source
####   create_bd_cell -type module -reference sync_bits $name/cdc_sync_active
#### 
####   ad_connect $name/aclk $name/cdc_sync_active/out_clk
####   ad_connect $name/cdc_sync_active/out_resetn VCC
####   ad_connect $name/active $name/cdc_sync_active/in_bits
#### 
####   # add filter instances for n channels
####   for {set i 0} {$i < $n_chan} {incr i} {
####     ad_ip_instance fir_compiler $name/${filter_name}_${i} [ list \
####       Decimation_Rate $filter_rate \
####       Filter_Type "Decimation" \
####       Interpolation_Rate 1 \
####       Number_Paths $parallel_paths \
####       Clock_Frequency $core_clk_mhz \
####       Sample_Frequency $sampl_freq_mhz \
####       CoefficientSource COE_File \
####       Coefficient_File $coe_file \
####       Coefficient_Fractional_Bits 0 \
####       Data_Fractional_Bits 15 \
####       Coefficient_Sets 1 \
####       Coefficient_Sign Signed \
####       Coefficient_Structure Inferred \
####       Coefficient_Width 16 \
####       ColumnConfig 5 \
####       Filter_Architecture Systolic_Multiply_Accumulate \
####       Number_Channels 1 \
####       Output_Rounding_Mode Symmetric_Rounding_to_Zero \
####       Output_Width 16 \
####       Quantization Integer_Coefficients \
####       RateSpecification Frequency_Specification \
####       Zero_Pack_Factor 1
####     ]
#### 
####     ad_connect $name/aclk $name/${filter_name}_${i}/aclk
#### 
####     create_bd_pin -dir I $name/valid_in_$i
####     create_bd_pin -dir I $name/enable_in_$i
####     create_bd_pin -dir O $name/valid_out_$i
####     create_bd_pin -dir O $name/enable_out_$i
####     create_bd_pin -dir I -from [expr 16*$parallel_paths-1] -to 0 $name/data_in_$i
####     create_bd_pin -dir O -from [expr 16*$parallel_paths-1] -to 0 $name/data_out_$i
#### 
####     create_bd_cell -type module -reference ad_bus_mux $name/out_mux_$i
####     set_property -dict [list \
####       CONFIG.DATA_WIDTH [expr 16 * $parallel_paths]] [get_bd_cells $name/out_mux_$i]
#### 
####     ad_connect  $name/valid_in_$i  $name/out_mux_${i}/valid_in_0
####     ad_connect  $name/enable_in_$i  $name/out_mux_${i}/enable_in_0
####     ad_connect  $name/data_in_$i  $name/out_mux_${i}/data_in_0
#### 
####     ad_connect  $name/valid_in_$i  $name/${filter_name}_${i}/s_axis_data_tvalid
####     ad_connect  $name/enable_in_$i  $name/out_mux_${i}/enable_in_1
####     ad_connect  $name/data_in_$i  $name/${filter_name}_${i}/s_axis_data_tdata
#### 
####     ad_connect  $name/${filter_name}_${i}/m_axis_data_tvalid  $name/out_mux_${i}/valid_in_1
####     ad_connect  $name/${filter_name}_${i}/m_axis_data_tdata  $name/out_mux_${i}/data_in_1
#### 
####     ad_connect  $name/valid_out_$i  $name/out_mux_${i}/valid_out
####     ad_connect  $name/enable_out_$i  $name/out_mux_${i}/enable_out
####     ad_connect  $name/data_out_$i  $name/out_mux_${i}/data_out
#### 
####     ad_connect  $name/cdc_sync_active/out_bits $name/out_mux_${i}/select_path
####   }
#### }
#### proc ad_add_interpolation_filter {name filter_rate n_chan parallel_paths \
####                                  core_clk_mhz sampl_freq_mhz coe_file} {
####   global ad_hdl_dir
#### 
####   create_bd_cell -type hier $name
####   set filter_name "fir_interpolation"
#### 
####   add_files -norecurse $ad_hdl_dir/library/common/ad_bus_mux.v
####   add_files -norecurse $ad_hdl_dir/library/common/util_pulse_gen.v
####   add_files -norecurse $ad_hdl_dir/library/util_cdc/sync_bits.v
####   add_files -norecurse -fileset constrs_1 $ad_hdl_dir/projects/common/xilinx/adi_fir_filter_constr.xdc
#### 
####   create_bd_pin -dir I $name/aclk
####   create_bd_pin -dir I $name/active
#### 
####   # cdc active/source
####   create_bd_cell -type module -reference sync_bits $name/cdc_sync_active
#### 
####   ad_connect $name/aclk $name/cdc_sync_active/out_clk
####   ad_connect $name/cdc_sync_active/out_resetn VCC
####   ad_connect $name/active $name/cdc_sync_active/in_bits
#### 
####   # Create pulse generator for ready/valid signals - This is required because
####   # there is only one clock domain for the slave and master data paths.
####   # The generator will give a 1 clock cycle pulse every N clock cycle periods.
####   # N = data  rate.
####   create_bd_cell -type module -reference util_pulse_gen $name/rate_gen
####   set_property -dict [list \
####     CONFIG.PULSE_WIDTH {1} \
####     CONFIG.PULSE_PERIOD [expr $filter_rate -1]] [get_bd_cells $name/rate_gen]
#### 
####   ad_connect  $name/aclk  $name/rate_gen/clk
####   ad_connect  $name/rate_gen/pulse_width  GND
####   ad_connect  $name/rate_gen/pulse_period  GND
####   ad_connect  $name/rate_gen/load_config  GND
####   ad_connect  $name/cdc_sync_active/out_bits  $name/rate_gen/rstn
#### 
####   # add filter instances for n channels
####   for {set i 0} {$i < $n_chan} {incr i} {
####     ad_ip_instance fir_compiler $name/${filter_name}_${i} [ list \
####       Decimation_Rate 1 \
####       Filter_Type "Interpolation" \
####       Interpolation_Rate $filter_rate \
####       Number_Paths $parallel_paths \
####       Clock_Frequency $core_clk_mhz \
####       Sample_Frequency $sampl_freq_mhz \
####       CoefficientSource COE_File \
####       Coefficient_File $coe_file \
####       Coefficient_Fractional_Bits 0 \
####       Data_Fractional_Bits 15 \
####       Coefficient_Sets 1 \
####       Coefficient_Sign Signed \
####       Coefficient_Structure Inferred \
####       Coefficient_Width 16 \
####       ColumnConfig 5 \
####       Filter_Architecture Systolic_Multiply_Accumulate \
####       Number_Channels 1 \
####       Output_Rounding_Mode Symmetric_Rounding_to_Zero \
####       Output_Width 16 \
####       Quantization Integer_Coefficients \
####       RateSpecification Frequency_Specification \
####       Zero_Pack_Factor 1
####     ]
#### 
####     ad_connect $name/aclk $name/${filter_name}_${i}/aclk
#### 
####     create_bd_pin -dir I $name/dac_valid_$i
####     create_bd_pin -dir I $name/dac_enable_$i
####     create_bd_pin -dir O $name/valid_out_$i
####     create_bd_pin -dir O $name/enable_out_$i
####     create_bd_pin -dir I -from [expr 16*$parallel_paths-1] -to 0 $name/data_in_$i
####     create_bd_pin -dir O -from [expr 16*$parallel_paths-1] -to 0 $name/data_out_$i
#### 
####     ad_ip_instance util_vector_logic $name/logic_and_$i [list \
####       C_SIZE 1]
#### 
####     create_bd_cell -type module -reference ad_bus_mux $name/out_mux_$i
####     set_property -dict [list \
####       CONFIG.DATA_WIDTH [expr 16 * $parallel_paths]] [get_bd_cells $name/out_mux_$i]
#### 
####     ad_connect  $name/rate_gen/pulse  $name/logic_and_$i/Op1
####     ad_connect  $name/dac_valid_$i  $name/logic_and_$i/Op2
####     ad_connect  $name/logic_and_$i/Res  $name/${filter_name}_${i}/s_axis_data_tvalid
####     ad_connect  $name/${filter_name}_${i}/s_axis_data_tdata  $name/data_in_$i
#### 
####     ad_connect  $name/rate_gen/pulse  $name/out_mux_${i}/valid_in_1
####     ad_connect  $name/dac_enable_$i  $name/out_mux_${i}/enable_in_1
####     ad_connect  $name/${filter_name}_${i}/m_axis_data_tdata  $name/out_mux_${i}/data_in_1
#### 
####     ad_connect  $name/dac_valid_$i  $name/out_mux_${i}/valid_in_0
####     ad_connect  $name/dac_enable_$i  $name/out_mux_${i}/enable_in_0
####     ad_connect  $name/data_in_$i  $name/out_mux_${i}/data_in_0
#### 
####     ad_connect  $name/out_mux_${i}/valid_out  $name/valid_out_$i
####     ad_connect  $name/out_mux_${i}/enable_out  $name/enable_out_$i
####     ad_connect  $name/out_mux_${i}/data_out  $name/data_out_$i
#### 
####     ad_connect  $name/cdc_sync_active/out_bits  $name/out_mux_${i}/select_path
####   }
#### }
### create_bd_port -dir I dac_fifo_bypass
### create_bd_port -dir I adc_fir_filter_active
### create_bd_port -dir I dac_fir_filter_active
### ad_ip_instance axi_clkgen axi_adrv9009_tx_clkgen
### ad_ip_parameter axi_adrv9009_tx_clkgen CONFIG.ID 2
### ad_ip_parameter axi_adrv9009_tx_clkgen CONFIG.CLKIN_PERIOD 4
### ad_ip_parameter axi_adrv9009_tx_clkgen CONFIG.VCO_DIV 1
### ad_ip_parameter axi_adrv9009_tx_clkgen CONFIG.VCO_MUL 4
### ad_ip_parameter axi_adrv9009_tx_clkgen CONFIG.CLK0_DIV 4
### ad_ip_instance axi_adxcvr axi_adrv9009_tx_xcvr
### ad_ip_parameter axi_adrv9009_tx_xcvr CONFIG.NUM_OF_LANES $TX_NUM_OF_LANES
### ad_ip_parameter axi_adrv9009_tx_xcvr CONFIG.QPLL_ENABLE 1
### ad_ip_parameter axi_adrv9009_tx_xcvr CONFIG.TX_OR_RX_N 1
### ad_ip_parameter axi_adrv9009_tx_xcvr CONFIG.SYS_CLK_SEL 3
### ad_ip_parameter axi_adrv9009_tx_xcvr CONFIG.OUT_CLK_SEL 3
### adi_axi_jesd204_tx_create axi_adrv9009_tx_jesd $TX_NUM_OF_LANES
connect_bd_net /axi_adrv9009_tx_jesd/tx_axi/core_reset /axi_adrv9009_tx_jesd/tx/reset
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx_axi/tx_ctrl /axi_adrv9009_tx_jesd/tx/tx_ctrl
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx_axi/tx_cfg /axi_adrv9009_tx_jesd/tx/tx_cfg
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx/tx_event /axi_adrv9009_tx_jesd/tx_axi/tx_event
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx/tx_status /axi_adrv9009_tx_jesd/tx_axi/tx_status
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx/tx_ilas_config /axi_adrv9009_tx_jesd/tx_axi/tx_ilas_config
connect_bd_net /axi_adrv9009_tx_jesd/s_axi_aclk /axi_adrv9009_tx_jesd/tx_axi/s_axi_aclk
connect_bd_net /axi_adrv9009_tx_jesd/s_axi_aresetn /axi_adrv9009_tx_jesd/tx_axi/s_axi_aresetn
connect_bd_intf_net /axi_adrv9009_tx_jesd/s_axi /axi_adrv9009_tx_jesd/tx_axi/s_axi
connect_bd_net /axi_adrv9009_tx_jesd/tx_axi/irq /axi_adrv9009_tx_jesd/irq
connect_bd_net /axi_adrv9009_tx_jesd/device_clk /axi_adrv9009_tx_jesd/tx_axi/core_clk
connect_bd_net /axi_adrv9009_tx_jesd/device_clk /axi_adrv9009_tx_jesd/tx/clk
connect_bd_net /axi_adrv9009_tx_jesd/sync /axi_adrv9009_tx_jesd/tx/sync
connect_bd_net /axi_adrv9009_tx_jesd/sysref /axi_adrv9009_tx_jesd/tx/sysref
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx_data /axi_adrv9009_tx_jesd/tx/tx_data
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx/tx_phy0 /axi_adrv9009_tx_jesd/tx_phy0
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx/tx_phy1 /axi_adrv9009_tx_jesd/tx_phy1
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx/tx_phy2 /axi_adrv9009_tx_jesd/tx_phy2
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx/tx_phy3 /axi_adrv9009_tx_jesd/tx_phy3
### ad_ip_instance util_upack2 util_adrv9009_tx_upack [list \
###   NUM_OF_CHANNELS $TX_NUM_OF_CONVERTERS \
###   SAMPLES_PER_CHANNEL $TX_SAMPLES_PER_CHANNEL \
###   SAMPLE_DATA_WIDTH $TX_SAMPLE_WIDTH \
### ]
### ad_add_interpolation_filter "tx_fir_interpolator" 8 $TX_NUM_OF_CONVERTERS 2 {122.88} {15.36} \
###                              "$ad_hdl_dir/library/util_fir_int/coefile_int.coe"
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'out_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'out_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'out_resetn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'out_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/cdc_sync_active/out_clk
connect_bd_net VCC_1/dout tx_fir_interpolator/cdc_sync_active/out_resetn
connect_bd_net /tx_fir_interpolator/active /tx_fir_interpolator/cdc_sync_active/in_bits
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/rate_gen/clk
connect_bd_net GND_32/dout tx_fir_interpolator/rate_gen/pulse_width
connect_bd_net GND_32/dout tx_fir_interpolator/rate_gen/pulse_period
connect_bd_net GND_1/dout tx_fir_interpolator/rate_gen/load_config
connect_bd_net /tx_fir_interpolator/cdc_sync_active/out_bits /tx_fir_interpolator/rate_gen/rstn
WARNING: [BD 41-1731] Type mismatch between connected pins: /tx_fir_interpolator/cdc_sync_active/out_bits(undef) and /tx_fir_interpolator/rate_gen/rstn(rst)
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'tx_fir_interpolator/fir_interpolation_0'
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/fir_interpolation_0/aclk
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/logic_and_0/Op1
connect_bd_net /tx_fir_interpolator/dac_valid_0 /tx_fir_interpolator/logic_and_0/Op2
connect_bd_net /tx_fir_interpolator/logic_and_0/Res /tx_fir_interpolator/fir_interpolation_0/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_0/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/fir_interpolation_0/s_axis_data_tdata /tx_fir_interpolator/data_in_0
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_0/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/out_mux_0/valid_in_1
connect_bd_net /tx_fir_interpolator/dac_enable_0 /tx_fir_interpolator/out_mux_0/enable_in_1
connect_bd_net /tx_fir_interpolator/fir_interpolation_0/m_axis_data_tdata /tx_fir_interpolator/out_mux_0/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_0/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /tx_fir_interpolator/dac_valid_0 /tx_fir_interpolator/out_mux_0/valid_in_0
connect_bd_net /tx_fir_interpolator/dac_enable_0 /tx_fir_interpolator/out_mux_0/enable_in_0
connect_bd_net /tx_fir_interpolator/data_in_0 /tx_fir_interpolator/out_mux_0/data_in_0
connect_bd_net /tx_fir_interpolator/out_mux_0/valid_out /tx_fir_interpolator/valid_out_0
connect_bd_net /tx_fir_interpolator/out_mux_0/enable_out /tx_fir_interpolator/enable_out_0
connect_bd_net /tx_fir_interpolator/out_mux_0/data_out /tx_fir_interpolator/data_out_0
connect_bd_net /tx_fir_interpolator/cdc_sync_active/out_bits /tx_fir_interpolator/out_mux_0/select_path
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'tx_fir_interpolator/fir_interpolation_1'
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/fir_interpolation_1/aclk
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/logic_and_1/Op1
connect_bd_net /tx_fir_interpolator/dac_valid_1 /tx_fir_interpolator/logic_and_1/Op2
connect_bd_net /tx_fir_interpolator/logic_and_1/Res /tx_fir_interpolator/fir_interpolation_1/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_1/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/fir_interpolation_1/s_axis_data_tdata /tx_fir_interpolator/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_1/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/out_mux_1/valid_in_1
connect_bd_net /tx_fir_interpolator/dac_enable_1 /tx_fir_interpolator/out_mux_1/enable_in_1
connect_bd_net /tx_fir_interpolator/fir_interpolation_1/m_axis_data_tdata /tx_fir_interpolator/out_mux_1/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_1/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /tx_fir_interpolator/dac_valid_1 /tx_fir_interpolator/out_mux_1/valid_in_0
connect_bd_net /tx_fir_interpolator/dac_enable_1 /tx_fir_interpolator/out_mux_1/enable_in_0
connect_bd_net /tx_fir_interpolator/data_in_1 /tx_fir_interpolator/out_mux_1/data_in_0
connect_bd_net /tx_fir_interpolator/out_mux_1/valid_out /tx_fir_interpolator/valid_out_1
connect_bd_net /tx_fir_interpolator/out_mux_1/enable_out /tx_fir_interpolator/enable_out_1
connect_bd_net /tx_fir_interpolator/out_mux_1/data_out /tx_fir_interpolator/data_out_1
connect_bd_net /tx_fir_interpolator/cdc_sync_active/out_bits /tx_fir_interpolator/out_mux_1/select_path
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'tx_fir_interpolator/fir_interpolation_2'
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/fir_interpolation_2/aclk
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/logic_and_2/Op1
connect_bd_net /tx_fir_interpolator/dac_valid_2 /tx_fir_interpolator/logic_and_2/Op2
connect_bd_net /tx_fir_interpolator/logic_and_2/Res /tx_fir_interpolator/fir_interpolation_2/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_2/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/fir_interpolation_2/s_axis_data_tdata /tx_fir_interpolator/data_in_2
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_2/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/out_mux_2/valid_in_1
connect_bd_net /tx_fir_interpolator/dac_enable_2 /tx_fir_interpolator/out_mux_2/enable_in_1
connect_bd_net /tx_fir_interpolator/fir_interpolation_2/m_axis_data_tdata /tx_fir_interpolator/out_mux_2/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_2/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /tx_fir_interpolator/dac_valid_2 /tx_fir_interpolator/out_mux_2/valid_in_0
connect_bd_net /tx_fir_interpolator/dac_enable_2 /tx_fir_interpolator/out_mux_2/enable_in_0
connect_bd_net /tx_fir_interpolator/data_in_2 /tx_fir_interpolator/out_mux_2/data_in_0
connect_bd_net /tx_fir_interpolator/out_mux_2/valid_out /tx_fir_interpolator/valid_out_2
connect_bd_net /tx_fir_interpolator/out_mux_2/enable_out /tx_fir_interpolator/enable_out_2
connect_bd_net /tx_fir_interpolator/out_mux_2/data_out /tx_fir_interpolator/data_out_2
connect_bd_net /tx_fir_interpolator/cdc_sync_active/out_bits /tx_fir_interpolator/out_mux_2/select_path
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'tx_fir_interpolator/fir_interpolation_3'
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/fir_interpolation_3/aclk
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/logic_and_3/Op1
connect_bd_net /tx_fir_interpolator/dac_valid_3 /tx_fir_interpolator/logic_and_3/Op2
connect_bd_net /tx_fir_interpolator/logic_and_3/Res /tx_fir_interpolator/fir_interpolation_3/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_3/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/fir_interpolation_3/s_axis_data_tdata /tx_fir_interpolator/data_in_3
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_3/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/out_mux_3/valid_in_1
connect_bd_net /tx_fir_interpolator/dac_enable_3 /tx_fir_interpolator/out_mux_3/enable_in_1
connect_bd_net /tx_fir_interpolator/fir_interpolation_3/m_axis_data_tdata /tx_fir_interpolator/out_mux_3/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_3/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /tx_fir_interpolator/dac_valid_3 /tx_fir_interpolator/out_mux_3/valid_in_0
connect_bd_net /tx_fir_interpolator/dac_enable_3 /tx_fir_interpolator/out_mux_3/enable_in_0
connect_bd_net /tx_fir_interpolator/data_in_3 /tx_fir_interpolator/out_mux_3/data_in_0
connect_bd_net /tx_fir_interpolator/out_mux_3/valid_out /tx_fir_interpolator/valid_out_3
connect_bd_net /tx_fir_interpolator/out_mux_3/enable_out /tx_fir_interpolator/enable_out_3
connect_bd_net /tx_fir_interpolator/out_mux_3/data_out /tx_fir_interpolator/data_out_3
connect_bd_net /tx_fir_interpolator/cdc_sync_active/out_bits /tx_fir_interpolator/out_mux_3/select_path
### adi_tpl_jesd204_tx_create tx_adrv9009_tpl_core $TX_NUM_OF_LANES \
###                                                $TX_NUM_OF_CONVERTERS \
###                                                $TX_SAMPLES_PER_FRAME \
###                                                $TX_SAMPLE_WIDTH
connect_bd_net /tx_adrv9009_tpl_core/s_axi_aclk /tx_adrv9009_tpl_core/tpl_core/s_axi_aclk
connect_bd_net /tx_adrv9009_tpl_core/s_axi_aresetn /tx_adrv9009_tpl_core/tpl_core/s_axi_aresetn
connect_bd_intf_net /tx_adrv9009_tpl_core/s_axi /tx_adrv9009_tpl_core/tpl_core/s_axi
connect_bd_net /tx_adrv9009_tpl_core/tpl_core/link_clk /tx_adrv9009_tpl_core/link_clk
connect_bd_intf_net /tx_adrv9009_tpl_core/tpl_core/link /tx_adrv9009_tpl_core/link
connect_bd_net /tx_adrv9009_tpl_core/tpl_core/enable /tx_adrv9009_tpl_core/enable_slice_0/Din
connect_bd_net /tx_adrv9009_tpl_core/tpl_core/dac_valid /tx_adrv9009_tpl_core/valid_slice_0/Din
connect_bd_net /tx_adrv9009_tpl_core/enable_slice_0/Dout /tx_adrv9009_tpl_core/dac_enable_0
connect_bd_net /tx_adrv9009_tpl_core/valid_slice_0/Dout /tx_adrv9009_tpl_core/dac_valid_0
connect_bd_net /tx_adrv9009_tpl_core/dac_data_0 /tx_adrv9009_tpl_core/data_concat/In0
connect_bd_net /tx_adrv9009_tpl_core/tpl_core/enable /tx_adrv9009_tpl_core/enable_slice_1/Din
connect_bd_net /tx_adrv9009_tpl_core/tpl_core/dac_valid /tx_adrv9009_tpl_core/valid_slice_1/Din
connect_bd_net /tx_adrv9009_tpl_core/enable_slice_1/Dout /tx_adrv9009_tpl_core/dac_enable_1
connect_bd_net /tx_adrv9009_tpl_core/valid_slice_1/Dout /tx_adrv9009_tpl_core/dac_valid_1
connect_bd_net /tx_adrv9009_tpl_core/dac_data_1 /tx_adrv9009_tpl_core/data_concat/In1
connect_bd_net /tx_adrv9009_tpl_core/tpl_core/enable /tx_adrv9009_tpl_core/enable_slice_2/Din
connect_bd_net /tx_adrv9009_tpl_core/tpl_core/dac_valid /tx_adrv9009_tpl_core/valid_slice_2/Din
connect_bd_net /tx_adrv9009_tpl_core/enable_slice_2/Dout /tx_adrv9009_tpl_core/dac_enable_2
connect_bd_net /tx_adrv9009_tpl_core/valid_slice_2/Dout /tx_adrv9009_tpl_core/dac_valid_2
connect_bd_net /tx_adrv9009_tpl_core/dac_data_2 /tx_adrv9009_tpl_core/data_concat/In2
connect_bd_net /tx_adrv9009_tpl_core/tpl_core/enable /tx_adrv9009_tpl_core/enable_slice_3/Din
connect_bd_net /tx_adrv9009_tpl_core/tpl_core/dac_valid /tx_adrv9009_tpl_core/valid_slice_3/Din
connect_bd_net /tx_adrv9009_tpl_core/enable_slice_3/Dout /tx_adrv9009_tpl_core/dac_enable_3
connect_bd_net /tx_adrv9009_tpl_core/valid_slice_3/Dout /tx_adrv9009_tpl_core/dac_valid_3
connect_bd_net /tx_adrv9009_tpl_core/dac_data_3 /tx_adrv9009_tpl_core/data_concat/In3
connect_bd_net /tx_adrv9009_tpl_core/data_concat/dout /tx_adrv9009_tpl_core/tpl_core/dac_ddata
connect_bd_net /tx_adrv9009_tpl_core/dac_dunf /tx_adrv9009_tpl_core/tpl_core/dac_dunf
### ad_ip_instance axi_dmac axi_adrv9009_tx_dma
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.CYCLIC 1
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.ASYNC_CLK_DEST_REQ 1
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.ASYNC_CLK_SRC_DEST 1
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.ASYNC_CLK_REQ_SRC 1
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.DMA_DATA_WIDTH_DEST $dac_dma_data_width
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.MAX_BYTES_PER_BURST 256
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.AXI_SLICE_DEST true
### ad_ip_parameter axi_adrv9009_tx_dma CONFIG.AXI_SLICE_SRC true
### ad_dacfifo_create $dac_fifo_name $dac_data_width $dac_dma_data_width $dac_fifo_address_width
### ad_ip_instance axi_clkgen axi_adrv9009_rx_clkgen
### ad_ip_parameter axi_adrv9009_rx_clkgen CONFIG.ID 2
### ad_ip_parameter axi_adrv9009_rx_clkgen CONFIG.CLKIN_PERIOD 4
### ad_ip_parameter axi_adrv9009_rx_clkgen CONFIG.VCO_DIV 1
### ad_ip_parameter axi_adrv9009_rx_clkgen CONFIG.VCO_MUL 4
### ad_ip_parameter axi_adrv9009_rx_clkgen CONFIG.CLK0_DIV 4
### ad_ip_instance axi_adxcvr axi_adrv9009_rx_xcvr
### ad_ip_parameter axi_adrv9009_rx_xcvr CONFIG.NUM_OF_LANES $RX_NUM_OF_LANES
### ad_ip_parameter axi_adrv9009_rx_xcvr CONFIG.QPLL_ENABLE 0
### ad_ip_parameter axi_adrv9009_rx_xcvr CONFIG.TX_OR_RX_N 0
### ad_ip_parameter axi_adrv9009_rx_xcvr CONFIG.SYS_CLK_SEL 0
### ad_ip_parameter axi_adrv9009_rx_xcvr CONFIG.OUT_CLK_SEL 3
### adi_axi_jesd204_rx_create axi_adrv9009_rx_jesd $RX_NUM_OF_LANES
connect_bd_net /axi_adrv9009_rx_jesd/rx_axi/core_reset /axi_adrv9009_rx_jesd/rx/reset
connect_bd_intf_net /axi_adrv9009_rx_jesd/rx_axi/rx_cfg /axi_adrv9009_rx_jesd/rx/rx_cfg
connect_bd_intf_net /axi_adrv9009_rx_jesd/rx/rx_event /axi_adrv9009_rx_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_adrv9009_rx_jesd/rx/rx_status /axi_adrv9009_rx_jesd/rx_axi/rx_status
connect_bd_intf_net /axi_adrv9009_rx_jesd/rx/rx_ilas_config /axi_adrv9009_rx_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_adrv9009_rx_jesd/s_axi_aclk /axi_adrv9009_rx_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_adrv9009_rx_jesd/s_axi_aresetn /axi_adrv9009_rx_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_adrv9009_rx_jesd/s_axi /axi_adrv9009_rx_jesd/rx_axi/s_axi
connect_bd_net /axi_adrv9009_rx_jesd/rx_axi/irq /axi_adrv9009_rx_jesd/irq
connect_bd_net /axi_adrv9009_rx_jesd/device_clk /axi_adrv9009_rx_jesd/rx_axi/core_clk
connect_bd_net /axi_adrv9009_rx_jesd/device_clk /axi_adrv9009_rx_jesd/rx/clk
connect_bd_net /axi_adrv9009_rx_jesd/rx/sync /axi_adrv9009_rx_jesd/sync
connect_bd_net /axi_adrv9009_rx_jesd/sysref /axi_adrv9009_rx_jesd/rx/sysref
connect_bd_net /axi_adrv9009_rx_jesd/rx/phy_en_char_align /axi_adrv9009_rx_jesd/phy_en_char_align
connect_bd_net /axi_adrv9009_rx_jesd/rx/rx_data /axi_adrv9009_rx_jesd/rx_data_tdata
connect_bd_net /axi_adrv9009_rx_jesd/rx/rx_valid /axi_adrv9009_rx_jesd/rx_data_tvalid
connect_bd_net /axi_adrv9009_rx_jesd/rx/rx_eof /axi_adrv9009_rx_jesd/rx_eof
connect_bd_net /axi_adrv9009_rx_jesd/rx/rx_sof /axi_adrv9009_rx_jesd/rx_sof
connect_bd_intf_net /axi_adrv9009_rx_jesd/rx/rx_phy0 /axi_adrv9009_rx_jesd/rx_phy0
connect_bd_intf_net /axi_adrv9009_rx_jesd/rx/rx_phy1 /axi_adrv9009_rx_jesd/rx_phy1
### ad_ip_instance util_cpack2 util_adrv9009_rx_cpack [list \
###   NUM_OF_CHANNELS $RX_NUM_OF_CONVERTERS \
###   SAMPLES_PER_CHANNEL $RX_SAMPLES_PER_CHANNEL \
###   SAMPLE_DATA_WIDTH $RX_SAMPLE_WIDTH \
###   ]
### adi_tpl_jesd204_rx_create rx_adrv9009_tpl_core $RX_NUM_OF_LANES \
###                                                $RX_NUM_OF_CONVERTERS \
###                                                $RX_SAMPLES_PER_FRAME \
###                                                $RX_SAMPLE_WIDTH
connect_bd_net /rx_adrv9009_tpl_core/s_axi_aclk /rx_adrv9009_tpl_core/tpl_core/s_axi_aclk
connect_bd_net /rx_adrv9009_tpl_core/s_axi_aresetn /rx_adrv9009_tpl_core/tpl_core/s_axi_aresetn
connect_bd_intf_net /rx_adrv9009_tpl_core/s_axi /rx_adrv9009_tpl_core/tpl_core/s_axi
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/link_clk /rx_adrv9009_tpl_core/link_clk
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/link_sof /rx_adrv9009_tpl_core/link_sof
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/link_data /rx_adrv9009_tpl_core/link_data
WARNING: [BD 41-1306] The connection to interface pin /rx_adrv9009_tpl_core/tpl_core/link_data is being overridden by the user. This pin will not be connected as a part of interface connection link
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/link_valid /rx_adrv9009_tpl_core/link_valid
WARNING: [BD 41-1306] The connection to interface pin /rx_adrv9009_tpl_core/tpl_core/link_valid is being overridden by the user. This pin will not be connected as a part of interface connection link
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/adc_data /rx_adrv9009_tpl_core/data_slice_0/Din
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/enable /rx_adrv9009_tpl_core/enable_slice_0/Din
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/adc_valid /rx_adrv9009_tpl_core/valid_slice_0/Din
connect_bd_net /rx_adrv9009_tpl_core/data_slice_0/Dout /rx_adrv9009_tpl_core/adc_data_0
connect_bd_net /rx_adrv9009_tpl_core/enable_slice_0/Dout /rx_adrv9009_tpl_core/adc_enable_0
connect_bd_net /rx_adrv9009_tpl_core/valid_slice_0/Dout /rx_adrv9009_tpl_core/adc_valid_0
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/adc_data /rx_adrv9009_tpl_core/data_slice_1/Din
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/enable /rx_adrv9009_tpl_core/enable_slice_1/Din
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/adc_valid /rx_adrv9009_tpl_core/valid_slice_1/Din
connect_bd_net /rx_adrv9009_tpl_core/data_slice_1/Dout /rx_adrv9009_tpl_core/adc_data_1
connect_bd_net /rx_adrv9009_tpl_core/enable_slice_1/Dout /rx_adrv9009_tpl_core/adc_enable_1
connect_bd_net /rx_adrv9009_tpl_core/valid_slice_1/Dout /rx_adrv9009_tpl_core/adc_valid_1
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/adc_data /rx_adrv9009_tpl_core/data_slice_2/Din
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/enable /rx_adrv9009_tpl_core/enable_slice_2/Din
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/adc_valid /rx_adrv9009_tpl_core/valid_slice_2/Din
connect_bd_net /rx_adrv9009_tpl_core/data_slice_2/Dout /rx_adrv9009_tpl_core/adc_data_2
connect_bd_net /rx_adrv9009_tpl_core/enable_slice_2/Dout /rx_adrv9009_tpl_core/adc_enable_2
connect_bd_net /rx_adrv9009_tpl_core/valid_slice_2/Dout /rx_adrv9009_tpl_core/adc_valid_2
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/adc_data /rx_adrv9009_tpl_core/data_slice_3/Din
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/enable /rx_adrv9009_tpl_core/enable_slice_3/Din
connect_bd_net /rx_adrv9009_tpl_core/tpl_core/adc_valid /rx_adrv9009_tpl_core/valid_slice_3/Din
connect_bd_net /rx_adrv9009_tpl_core/data_slice_3/Dout /rx_adrv9009_tpl_core/adc_data_3
connect_bd_net /rx_adrv9009_tpl_core/enable_slice_3/Dout /rx_adrv9009_tpl_core/adc_enable_3
connect_bd_net /rx_adrv9009_tpl_core/valid_slice_3/Dout /rx_adrv9009_tpl_core/adc_valid_3
connect_bd_net /rx_adrv9009_tpl_core/adc_dovf /rx_adrv9009_tpl_core/tpl_core/adc_dovf
### ad_add_decimation_filter "rx_fir_decimator" 8 $RX_NUM_OF_CONVERTERS 1 {122.88} {122.88} \
###                           "$ad_hdl_dir/library/util_fir_int/coefile_int.coe"
WARNING: [filemgmt 56-12] File 'C:/github/hdl/library/common/ad_bus_mux.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/github/hdl/library/util_cdc/sync_bits.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/github/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc' cannot be added to the project because it already exists in the project, skipping this file
connect_bd_net /rx_fir_decimator/aclk /rx_fir_decimator/cdc_sync_active/out_clk
connect_bd_net VCC_1/dout rx_fir_decimator/cdc_sync_active/out_resetn
connect_bd_net /rx_fir_decimator/active /rx_fir_decimator/cdc_sync_active/in_bits
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'rx_fir_decimator/fir_decimation_0'
connect_bd_net /rx_fir_decimator/aclk /rx_fir_decimator/fir_decimation_0/aclk
connect_bd_net /rx_fir_decimator/valid_in_0 /rx_fir_decimator/out_mux_0/valid_in_0
connect_bd_net /rx_fir_decimator/enable_in_0 /rx_fir_decimator/out_mux_0/enable_in_0
connect_bd_net /rx_fir_decimator/data_in_0 /rx_fir_decimator/out_mux_0/data_in_0
connect_bd_net /rx_fir_decimator/valid_in_0 /rx_fir_decimator/fir_decimation_0/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_0/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/enable_in_0 /rx_fir_decimator/out_mux_0/enable_in_1
connect_bd_net /rx_fir_decimator/data_in_0 /rx_fir_decimator/fir_decimation_0/s_axis_data_tdata
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_0/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_0/m_axis_data_tvalid /rx_fir_decimator/out_mux_0/valid_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_0/m_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_0/m_axis_data_tdata /rx_fir_decimator/out_mux_0/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_0/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/valid_out_0 /rx_fir_decimator/out_mux_0/valid_out
connect_bd_net /rx_fir_decimator/enable_out_0 /rx_fir_decimator/out_mux_0/enable_out
connect_bd_net /rx_fir_decimator/data_out_0 /rx_fir_decimator/out_mux_0/data_out
connect_bd_net /rx_fir_decimator/cdc_sync_active/out_bits /rx_fir_decimator/out_mux_0/select_path
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'rx_fir_decimator/fir_decimation_1'
connect_bd_net /rx_fir_decimator/aclk /rx_fir_decimator/fir_decimation_1/aclk
connect_bd_net /rx_fir_decimator/valid_in_1 /rx_fir_decimator/out_mux_1/valid_in_0
connect_bd_net /rx_fir_decimator/enable_in_1 /rx_fir_decimator/out_mux_1/enable_in_0
connect_bd_net /rx_fir_decimator/data_in_1 /rx_fir_decimator/out_mux_1/data_in_0
connect_bd_net /rx_fir_decimator/valid_in_1 /rx_fir_decimator/fir_decimation_1/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_1/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/enable_in_1 /rx_fir_decimator/out_mux_1/enable_in_1
connect_bd_net /rx_fir_decimator/data_in_1 /rx_fir_decimator/fir_decimation_1/s_axis_data_tdata
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_1/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_1/m_axis_data_tvalid /rx_fir_decimator/out_mux_1/valid_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_1/m_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_1/m_axis_data_tdata /rx_fir_decimator/out_mux_1/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_1/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/valid_out_1 /rx_fir_decimator/out_mux_1/valid_out
connect_bd_net /rx_fir_decimator/enable_out_1 /rx_fir_decimator/out_mux_1/enable_out
connect_bd_net /rx_fir_decimator/data_out_1 /rx_fir_decimator/out_mux_1/data_out
connect_bd_net /rx_fir_decimator/cdc_sync_active/out_bits /rx_fir_decimator/out_mux_1/select_path
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'rx_fir_decimator/fir_decimation_2'
connect_bd_net /rx_fir_decimator/aclk /rx_fir_decimator/fir_decimation_2/aclk
connect_bd_net /rx_fir_decimator/valid_in_2 /rx_fir_decimator/out_mux_2/valid_in_0
connect_bd_net /rx_fir_decimator/enable_in_2 /rx_fir_decimator/out_mux_2/enable_in_0
connect_bd_net /rx_fir_decimator/data_in_2 /rx_fir_decimator/out_mux_2/data_in_0
connect_bd_net /rx_fir_decimator/valid_in_2 /rx_fir_decimator/fir_decimation_2/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_2/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/enable_in_2 /rx_fir_decimator/out_mux_2/enable_in_1
connect_bd_net /rx_fir_decimator/data_in_2 /rx_fir_decimator/fir_decimation_2/s_axis_data_tdata
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_2/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_2/m_axis_data_tvalid /rx_fir_decimator/out_mux_2/valid_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_2/m_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_2/m_axis_data_tdata /rx_fir_decimator/out_mux_2/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_2/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/valid_out_2 /rx_fir_decimator/out_mux_2/valid_out
connect_bd_net /rx_fir_decimator/enable_out_2 /rx_fir_decimator/out_mux_2/enable_out
connect_bd_net /rx_fir_decimator/data_out_2 /rx_fir_decimator/out_mux_2/data_out
connect_bd_net /rx_fir_decimator/cdc_sync_active/out_bits /rx_fir_decimator/out_mux_2/select_path
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'rx_fir_decimator/fir_decimation_3'
connect_bd_net /rx_fir_decimator/aclk /rx_fir_decimator/fir_decimation_3/aclk
connect_bd_net /rx_fir_decimator/valid_in_3 /rx_fir_decimator/out_mux_3/valid_in_0
connect_bd_net /rx_fir_decimator/enable_in_3 /rx_fir_decimator/out_mux_3/enable_in_0
connect_bd_net /rx_fir_decimator/data_in_3 /rx_fir_decimator/out_mux_3/data_in_0
connect_bd_net /rx_fir_decimator/valid_in_3 /rx_fir_decimator/fir_decimation_3/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_3/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/enable_in_3 /rx_fir_decimator/out_mux_3/enable_in_1
connect_bd_net /rx_fir_decimator/data_in_3 /rx_fir_decimator/fir_decimation_3/s_axis_data_tdata
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_3/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_3/m_axis_data_tvalid /rx_fir_decimator/out_mux_3/valid_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_3/m_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_3/m_axis_data_tdata /rx_fir_decimator/out_mux_3/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_3/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/valid_out_3 /rx_fir_decimator/out_mux_3/valid_out
connect_bd_net /rx_fir_decimator/enable_out_3 /rx_fir_decimator/out_mux_3/enable_out
connect_bd_net /rx_fir_decimator/data_out_3 /rx_fir_decimator/out_mux_3/data_out
connect_bd_net /rx_fir_decimator/cdc_sync_active/out_bits /rx_fir_decimator/out_mux_3/select_path
### ad_ip_instance axi_dmac axi_adrv9009_rx_dma
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.DMA_TYPE_SRC 2
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.SYNC_TRANSFER_START 1
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.ASYNC_CLK_DEST_REQ 1
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.ASYNC_CLK_SRC_DEST 1
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.ASYNC_CLK_REQ_SRC 1
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.DMA_DATA_WIDTH_SRC [expr 32*$RX_NUM_OF_LANES]
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.MAX_BYTES_PER_BURST 256
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.AXI_SLICE_DEST true
### ad_ip_parameter axi_adrv9009_rx_dma CONFIG.AXI_SLICE_SRC true
### ad_ip_instance axi_clkgen axi_adrv9009_rx_os_clkgen
### ad_ip_parameter axi_adrv9009_rx_os_clkgen CONFIG.ID 2
### ad_ip_parameter axi_adrv9009_rx_os_clkgen CONFIG.CLKIN_PERIOD 4
### ad_ip_parameter axi_adrv9009_rx_os_clkgen CONFIG.VCO_DIV 1
### ad_ip_parameter axi_adrv9009_rx_os_clkgen CONFIG.VCO_MUL 4
### ad_ip_parameter axi_adrv9009_rx_os_clkgen CONFIG.CLK0_DIV 4
### ad_ip_instance axi_adxcvr axi_adrv9009_rx_os_xcvr
### ad_ip_parameter axi_adrv9009_rx_os_xcvr CONFIG.NUM_OF_LANES $RX_OS_NUM_OF_LANES
### ad_ip_parameter axi_adrv9009_rx_os_xcvr CONFIG.QPLL_ENABLE 0
### ad_ip_parameter axi_adrv9009_rx_os_xcvr CONFIG.TX_OR_RX_N 0
### ad_ip_parameter axi_adrv9009_rx_os_xcvr CONFIG.SYS_CLK_SEL 0
### ad_ip_parameter axi_adrv9009_rx_os_xcvr CONFIG.OUT_CLK_SEL 3
### adi_axi_jesd204_rx_create axi_adrv9009_rx_os_jesd $RX_OS_NUM_OF_LANES
connect_bd_net /axi_adrv9009_rx_os_jesd/rx_axi/core_reset /axi_adrv9009_rx_os_jesd/rx/reset
connect_bd_intf_net /axi_adrv9009_rx_os_jesd/rx_axi/rx_cfg /axi_adrv9009_rx_os_jesd/rx/rx_cfg
connect_bd_intf_net /axi_adrv9009_rx_os_jesd/rx/rx_event /axi_adrv9009_rx_os_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_adrv9009_rx_os_jesd/rx/rx_status /axi_adrv9009_rx_os_jesd/rx_axi/rx_status
connect_bd_intf_net /axi_adrv9009_rx_os_jesd/rx/rx_ilas_config /axi_adrv9009_rx_os_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_adrv9009_rx_os_jesd/s_axi_aclk /axi_adrv9009_rx_os_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_adrv9009_rx_os_jesd/s_axi_aresetn /axi_adrv9009_rx_os_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_adrv9009_rx_os_jesd/s_axi /axi_adrv9009_rx_os_jesd/rx_axi/s_axi
connect_bd_net /axi_adrv9009_rx_os_jesd/rx_axi/irq /axi_adrv9009_rx_os_jesd/irq
connect_bd_net /axi_adrv9009_rx_os_jesd/device_clk /axi_adrv9009_rx_os_jesd/rx_axi/core_clk
connect_bd_net /axi_adrv9009_rx_os_jesd/device_clk /axi_adrv9009_rx_os_jesd/rx/clk
connect_bd_net /axi_adrv9009_rx_os_jesd/rx/sync /axi_adrv9009_rx_os_jesd/sync
connect_bd_net /axi_adrv9009_rx_os_jesd/sysref /axi_adrv9009_rx_os_jesd/rx/sysref
connect_bd_net /axi_adrv9009_rx_os_jesd/rx/phy_en_char_align /axi_adrv9009_rx_os_jesd/phy_en_char_align
connect_bd_net /axi_adrv9009_rx_os_jesd/rx/rx_data /axi_adrv9009_rx_os_jesd/rx_data_tdata
connect_bd_net /axi_adrv9009_rx_os_jesd/rx/rx_valid /axi_adrv9009_rx_os_jesd/rx_data_tvalid
connect_bd_net /axi_adrv9009_rx_os_jesd/rx/rx_eof /axi_adrv9009_rx_os_jesd/rx_eof
connect_bd_net /axi_adrv9009_rx_os_jesd/rx/rx_sof /axi_adrv9009_rx_os_jesd/rx_sof
connect_bd_intf_net /axi_adrv9009_rx_os_jesd/rx/rx_phy0 /axi_adrv9009_rx_os_jesd/rx_phy0
connect_bd_intf_net /axi_adrv9009_rx_os_jesd/rx/rx_phy1 /axi_adrv9009_rx_os_jesd/rx_phy1
### ad_ip_instance util_cpack2 util_adrv9009_rx_os_cpack [list \
###   NUM_OF_CHANNELS $RX_OS_NUM_OF_CONVERTERS \
###   SAMPLES_PER_CHANNEL $RX_OS_SAMPLES_PER_CHANNEL\
###   SAMPLE_DATA_WIDTH $RX_OS_SAMPLE_WIDTH \
### ]
### adi_tpl_jesd204_rx_create rx_os_adrv9009_tpl_core $RX_OS_NUM_OF_LANES \
###                                                   $RX_OS_NUM_OF_CONVERTERS \
###                                                   $RX_OS_SAMPLES_PER_FRAME \
###                                                   $RX_OS_SAMPLE_WIDTH
connect_bd_net /rx_os_adrv9009_tpl_core/s_axi_aclk /rx_os_adrv9009_tpl_core/tpl_core/s_axi_aclk
connect_bd_net /rx_os_adrv9009_tpl_core/s_axi_aresetn /rx_os_adrv9009_tpl_core/tpl_core/s_axi_aresetn
connect_bd_intf_net /rx_os_adrv9009_tpl_core/s_axi /rx_os_adrv9009_tpl_core/tpl_core/s_axi
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/link_clk /rx_os_adrv9009_tpl_core/link_clk
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/link_sof /rx_os_adrv9009_tpl_core/link_sof
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/link_data /rx_os_adrv9009_tpl_core/link_data
WARNING: [BD 41-1306] The connection to interface pin /rx_os_adrv9009_tpl_core/tpl_core/link_data is being overridden by the user. This pin will not be connected as a part of interface connection link
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/link_valid /rx_os_adrv9009_tpl_core/link_valid
WARNING: [BD 41-1306] The connection to interface pin /rx_os_adrv9009_tpl_core/tpl_core/link_valid is being overridden by the user. This pin will not be connected as a part of interface connection link
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/adc_data /rx_os_adrv9009_tpl_core/data_slice_0/Din
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/enable /rx_os_adrv9009_tpl_core/enable_slice_0/Din
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/adc_valid /rx_os_adrv9009_tpl_core/valid_slice_0/Din
connect_bd_net /rx_os_adrv9009_tpl_core/data_slice_0/Dout /rx_os_adrv9009_tpl_core/adc_data_0
connect_bd_net /rx_os_adrv9009_tpl_core/enable_slice_0/Dout /rx_os_adrv9009_tpl_core/adc_enable_0
connect_bd_net /rx_os_adrv9009_tpl_core/valid_slice_0/Dout /rx_os_adrv9009_tpl_core/adc_valid_0
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/adc_data /rx_os_adrv9009_tpl_core/data_slice_1/Din
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/enable /rx_os_adrv9009_tpl_core/enable_slice_1/Din
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/adc_valid /rx_os_adrv9009_tpl_core/valid_slice_1/Din
connect_bd_net /rx_os_adrv9009_tpl_core/data_slice_1/Dout /rx_os_adrv9009_tpl_core/adc_data_1
connect_bd_net /rx_os_adrv9009_tpl_core/enable_slice_1/Dout /rx_os_adrv9009_tpl_core/adc_enable_1
connect_bd_net /rx_os_adrv9009_tpl_core/valid_slice_1/Dout /rx_os_adrv9009_tpl_core/adc_valid_1
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/adc_data /rx_os_adrv9009_tpl_core/data_slice_2/Din
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/enable /rx_os_adrv9009_tpl_core/enable_slice_2/Din
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/adc_valid /rx_os_adrv9009_tpl_core/valid_slice_2/Din
connect_bd_net /rx_os_adrv9009_tpl_core/data_slice_2/Dout /rx_os_adrv9009_tpl_core/adc_data_2
connect_bd_net /rx_os_adrv9009_tpl_core/enable_slice_2/Dout /rx_os_adrv9009_tpl_core/adc_enable_2
connect_bd_net /rx_os_adrv9009_tpl_core/valid_slice_2/Dout /rx_os_adrv9009_tpl_core/adc_valid_2
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/adc_data /rx_os_adrv9009_tpl_core/data_slice_3/Din
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/enable /rx_os_adrv9009_tpl_core/enable_slice_3/Din
connect_bd_net /rx_os_adrv9009_tpl_core/tpl_core/adc_valid /rx_os_adrv9009_tpl_core/valid_slice_3/Din
connect_bd_net /rx_os_adrv9009_tpl_core/data_slice_3/Dout /rx_os_adrv9009_tpl_core/adc_data_3
connect_bd_net /rx_os_adrv9009_tpl_core/enable_slice_3/Dout /rx_os_adrv9009_tpl_core/adc_enable_3
connect_bd_net /rx_os_adrv9009_tpl_core/valid_slice_3/Dout /rx_os_adrv9009_tpl_core/adc_valid_3
connect_bd_net /rx_os_adrv9009_tpl_core/adc_dovf /rx_os_adrv9009_tpl_core/tpl_core/adc_dovf
### ad_ip_instance axi_dmac axi_adrv9009_rx_os_dma
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.DMA_TYPE_SRC 2
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.SYNC_TRANSFER_START 1
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.ASYNC_CLK_DEST_REQ 1
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.ASYNC_CLK_SRC_DEST 1
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.ASYNC_CLK_REQ_SRC 1
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.DMA_DATA_WIDTH_SRC [expr 32*$RX_NUM_OF_LANES];
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.MAX_BYTES_PER_BURST 256
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.AXI_SLICE_DEST true
### ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.AXI_SLICE_SRC true
### ad_ip_instance util_adxcvr util_adrv9009_xcvr
### ad_ip_parameter util_adrv9009_xcvr CONFIG.RX_NUM_OF_LANES [expr $RX_NUM_OF_LANES+$RX_OS_NUM_OF_LANES]
### ad_ip_parameter util_adrv9009_xcvr CONFIG.TX_NUM_OF_LANES $TX_NUM_OF_LANES
### ad_ip_parameter util_adrv9009_xcvr CONFIG.TX_OUT_DIV 1
### ad_ip_parameter util_adrv9009_xcvr CONFIG.CPLL_FBDIV 4
### ad_ip_parameter util_adrv9009_xcvr CONFIG.CPLL_FBDIV_4_5 5
### ad_ip_parameter util_adrv9009_xcvr CONFIG.RX_CLK25_DIV 10
### ad_ip_parameter util_adrv9009_xcvr CONFIG.TX_CLK25_DIV 10
### ad_ip_parameter util_adrv9009_xcvr CONFIG.RX_PMA_CFG 0x001E7080
### ad_ip_parameter util_adrv9009_xcvr CONFIG.RX_CDR_CFG 0x0b000023ff10400020
### ad_ip_parameter util_adrv9009_xcvr CONFIG.QPLL_FBDIV 0x080
### set tx_ref_clk     tx_ref_clk_0
### set rx_ref_clk     rx_ref_clk_0
### set rx_obs_ref_clk rx_ref_clk_$RX_NUM_OF_LANES
### create_bd_port -dir I $tx_ref_clk
### create_bd_port -dir I $rx_ref_clk
### create_bd_port -dir I $rx_obs_ref_clk
### ad_connect  $sys_cpu_resetn util_adrv9009_xcvr/up_rstn
connect_bd_net -net /sys_cpu_resetn /util_adrv9009_xcvr/up_rstn
### ad_connect  $sys_cpu_clk util_adrv9009_xcvr/up_clk
connect_bd_net -net /sys_cpu_clk /util_adrv9009_xcvr/up_clk
### ad_connect adrv9009_tx_device_clk axi_adrv9009_tx_clkgen/clk_0
create_bd_net adrv9009_tx_device_clk
connect_bd_net -net /adrv9009_tx_device_clk /axi_adrv9009_tx_clkgen/clk_0
### ad_xcvrcon util_adrv9009_xcvr axi_adrv9009_tx_xcvr axi_adrv9009_tx_jesd {0 3 2 1} adrv9009_tx_device_clk
WARNING: [BD 41-1753] The name 'adrv9009_tx_device_clk_rstgen' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_net -net /adrv9009_tx_device_clk /adrv9009_tx_device_clk_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /adrv9009_tx_device_clk_rstgen/ext_reset_in
connect_bd_intf_net /axi_adrv9009_tx_xcvr/up_cm_0 /util_adrv9009_xcvr/up_cm_0
connect_bd_intf_net /axi_adrv9009_tx_xcvr/up_ch_0 /util_adrv9009_xcvr/up_tx_0
connect_bd_net -net /adrv9009_tx_device_clk /util_adrv9009_xcvr/tx_clk_0
connect_bd_intf_net /util_adrv9009_xcvr/tx_0 /axi_adrv9009_tx_jesd/tx_phy0
connect_bd_net /util_adrv9009_xcvr/tx_0_p /tx_data_0_p
connect_bd_net /util_adrv9009_xcvr/tx_0_n /tx_data_0_n
connect_bd_intf_net /axi_adrv9009_tx_xcvr/up_ch_1 /util_adrv9009_xcvr/up_tx_3
connect_bd_net -net /adrv9009_tx_device_clk /util_adrv9009_xcvr/tx_clk_3
connect_bd_intf_net /util_adrv9009_xcvr/tx_3 /axi_adrv9009_tx_jesd/tx_phy1
connect_bd_net /util_adrv9009_xcvr/tx_1_p /tx_data_1_p
connect_bd_net /util_adrv9009_xcvr/tx_1_n /tx_data_1_n
connect_bd_intf_net /axi_adrv9009_tx_xcvr/up_ch_2 /util_adrv9009_xcvr/up_tx_2
connect_bd_net -net /adrv9009_tx_device_clk /util_adrv9009_xcvr/tx_clk_2
connect_bd_intf_net /util_adrv9009_xcvr/tx_2 /axi_adrv9009_tx_jesd/tx_phy2
connect_bd_net /util_adrv9009_xcvr/tx_2_p /tx_data_2_p
connect_bd_net /util_adrv9009_xcvr/tx_2_n /tx_data_2_n
connect_bd_intf_net /axi_adrv9009_tx_xcvr/up_ch_3 /util_adrv9009_xcvr/up_tx_1
connect_bd_net -net /adrv9009_tx_device_clk /util_adrv9009_xcvr/tx_clk_1
connect_bd_intf_net /util_adrv9009_xcvr/tx_1 /axi_adrv9009_tx_jesd/tx_phy3
connect_bd_net /util_adrv9009_xcvr/tx_3_p /tx_data_3_p
connect_bd_net /util_adrv9009_xcvr/tx_3_n /tx_data_3_n
connect_bd_net /axi_adrv9009_tx_jesd/sysref /tx_sysref_0
connect_bd_net /axi_adrv9009_tx_jesd/sync /tx_sync_0
connect_bd_net -net /adrv9009_tx_device_clk /axi_adrv9009_tx_jesd/device_clk
### ad_connect util_adrv9009_xcvr/tx_out_clk_0 axi_adrv9009_tx_clkgen/clk
connect_bd_net /util_adrv9009_xcvr/tx_out_clk_0 /axi_adrv9009_tx_clkgen/clk
### ad_xcvrpll $tx_ref_clk util_adrv9009_xcvr/qpll_ref_clk_0
### ad_xcvrpll axi_adrv9009_tx_xcvr/up_pll_rst util_adrv9009_xcvr/up_qpll_rst_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_tx_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_qpll_rst_0(undef)
### ad_connect adrv9009_rx_device_clk axi_adrv9009_rx_clkgen/clk_0
create_bd_net adrv9009_rx_device_clk
connect_bd_net -net /adrv9009_rx_device_clk /axi_adrv9009_rx_clkgen/clk_0
### ad_xcvrcon  util_adrv9009_xcvr axi_adrv9009_rx_xcvr axi_adrv9009_rx_jesd {} adrv9009_rx_device_clk
WARNING: [BD 41-1753] The name 'adrv9009_rx_device_clk_rstgen' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_net -net /adrv9009_rx_device_clk /adrv9009_rx_device_clk_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /adrv9009_rx_device_clk_rstgen/ext_reset_in
connect_bd_intf_net /axi_adrv9009_rx_xcvr/up_es_0 /util_adrv9009_xcvr/up_es_0
connect_bd_net /axi_adrv9009_rx_jesd/phy_en_char_align /util_adrv9009_xcvr/rx_calign_0
connect_bd_intf_net /axi_adrv9009_rx_xcvr/up_ch_0 /util_adrv9009_xcvr/up_rx_0
connect_bd_net -net /adrv9009_rx_device_clk /util_adrv9009_xcvr/rx_clk_0
connect_bd_intf_net /util_adrv9009_xcvr/rx_0 /axi_adrv9009_rx_jesd/rx_phy0
connect_bd_net /util_adrv9009_xcvr/rx_0_p /rx_data_0_p
connect_bd_net /util_adrv9009_xcvr/rx_0_n /rx_data_0_n
connect_bd_intf_net /axi_adrv9009_rx_xcvr/up_es_1 /util_adrv9009_xcvr/up_es_1
connect_bd_net /axi_adrv9009_rx_jesd/phy_en_char_align /util_adrv9009_xcvr/rx_calign_1
connect_bd_intf_net /axi_adrv9009_rx_xcvr/up_ch_1 /util_adrv9009_xcvr/up_rx_1
connect_bd_net -net /adrv9009_rx_device_clk /util_adrv9009_xcvr/rx_clk_1
connect_bd_intf_net /util_adrv9009_xcvr/rx_1 /axi_adrv9009_rx_jesd/rx_phy1
connect_bd_net /util_adrv9009_xcvr/rx_1_p /rx_data_1_p
connect_bd_net /util_adrv9009_xcvr/rx_1_n /rx_data_1_n
connect_bd_net /axi_adrv9009_rx_jesd/sysref /rx_sysref_0
connect_bd_net /axi_adrv9009_rx_jesd/sync /rx_sync_0
connect_bd_net -net /adrv9009_rx_device_clk /axi_adrv9009_rx_jesd/device_clk
### ad_connect util_adrv9009_xcvr/rx_out_clk_0 axi_adrv9009_rx_clkgen/clk
connect_bd_net /util_adrv9009_xcvr/rx_out_clk_0 /axi_adrv9009_rx_clkgen/clk
### for {set i 0} {$i < $RX_NUM_OF_LANES} {incr i} {
###   set ch [expr $i]
###   ad_xcvrpll  $rx_ref_clk util_adrv9009_xcvr/cpll_ref_clk_$ch
###   ad_xcvrpll  axi_adrv9009_rx_xcvr/up_pll_rst util_adrv9009_xcvr/up_cpll_rst_$ch
### }
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_1(undef)
### ad_connect adrv9009_rx_os_device_clk axi_adrv9009_rx_os_clkgen/clk_0
create_bd_net adrv9009_rx_os_device_clk
connect_bd_net -net /adrv9009_rx_os_device_clk /axi_adrv9009_rx_os_clkgen/clk_0
### ad_xcvrcon util_adrv9009_xcvr axi_adrv9009_rx_os_xcvr axi_adrv9009_rx_os_jesd {} adrv9009_rx_os_device_clk
WARNING: [BD 41-1753] The name 'adrv9009_rx_os_device_clk_rstgen' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_net -net /adrv9009_rx_os_device_clk /adrv9009_rx_os_device_clk_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /adrv9009_rx_os_device_clk_rstgen/ext_reset_in
connect_bd_intf_net /axi_adrv9009_rx_os_xcvr/up_es_0 /util_adrv9009_xcvr/up_es_2
connect_bd_net /axi_adrv9009_rx_os_jesd/phy_en_char_align /util_adrv9009_xcvr/rx_calign_2
connect_bd_intf_net /axi_adrv9009_rx_os_xcvr/up_ch_0 /util_adrv9009_xcvr/up_rx_2
connect_bd_net -net /adrv9009_rx_os_device_clk /util_adrv9009_xcvr/rx_clk_2
connect_bd_intf_net /util_adrv9009_xcvr/rx_2 /axi_adrv9009_rx_os_jesd/rx_phy0
connect_bd_net /util_adrv9009_xcvr/rx_2_p /rx_data_2_p
connect_bd_net /util_adrv9009_xcvr/rx_2_n /rx_data_2_n
connect_bd_intf_net /axi_adrv9009_rx_os_xcvr/up_es_1 /util_adrv9009_xcvr/up_es_3
connect_bd_net /axi_adrv9009_rx_os_jesd/phy_en_char_align /util_adrv9009_xcvr/rx_calign_3
connect_bd_intf_net /axi_adrv9009_rx_os_xcvr/up_ch_1 /util_adrv9009_xcvr/up_rx_3
connect_bd_net -net /adrv9009_rx_os_device_clk /util_adrv9009_xcvr/rx_clk_3
connect_bd_intf_net /util_adrv9009_xcvr/rx_3 /axi_adrv9009_rx_os_jesd/rx_phy1
connect_bd_net /util_adrv9009_xcvr/rx_3_p /rx_data_3_p
connect_bd_net /util_adrv9009_xcvr/rx_3_n /rx_data_3_n
connect_bd_net /axi_adrv9009_rx_os_jesd/sysref /rx_sysref_2
connect_bd_net /axi_adrv9009_rx_os_jesd/sync /rx_sync_2
connect_bd_net -net /adrv9009_rx_os_device_clk /axi_adrv9009_rx_os_jesd/device_clk
### ad_connect util_adrv9009_xcvr/rx_out_clk_$RX_NUM_OF_LANES axi_adrv9009_rx_os_clkgen/clk
connect_bd_net /util_adrv9009_xcvr/rx_out_clk_2 /axi_adrv9009_rx_os_clkgen/clk
### for {set i 0} {$i < $RX_OS_NUM_OF_LANES} {incr i} {
###   # channel indexing starts from the last RX
###   set ch [expr $RX_NUM_OF_LANES + $i]
###   ad_xcvrpll  $rx_obs_ref_clk util_adrv9009_xcvr/cpll_ref_clk_$ch
###   ad_xcvrpll  axi_adrv9009_rx_os_xcvr/up_pll_rst util_adrv9009_xcvr/up_cpll_rst_$ch
### }
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_os_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_os_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_3(undef)
### ad_connect  axi_adrv9009_tx_clkgen/clk_0 tx_adrv9009_tpl_core/link_clk
connect_bd_net /axi_adrv9009_tx_clkgen/clk_0 /tx_adrv9009_tpl_core/link_clk
### ad_connect  axi_adrv9009_tx_jesd/tx_data tx_adrv9009_tpl_core/link
connect_bd_intf_net /axi_adrv9009_tx_jesd/tx_data /tx_adrv9009_tpl_core/link
### ad_connect  axi_adrv9009_tx_clkgen/clk_0 util_adrv9009_tx_upack/clk
connect_bd_net /axi_adrv9009_tx_clkgen/clk_0 /util_adrv9009_tx_upack/clk
### ad_connect  adrv9009_tx_device_clk_rstgen/peripheral_reset util_adrv9009_tx_upack/reset
connect_bd_net /adrv9009_tx_device_clk_rstgen/peripheral_reset /util_adrv9009_tx_upack/reset
### ad_ip_instance util_vector_logic logic_or [list \
###   C_OPERATION {or} \
###   C_SIZE 1]
### ad_connect  logic_or/Op1  tx_fir_interpolator/valid_out_0
connect_bd_net /logic_or/Op1 /tx_fir_interpolator/valid_out_0
### ad_connect  logic_or/Op2  tx_fir_interpolator/valid_out_2
connect_bd_net /logic_or/Op2 /tx_fir_interpolator/valid_out_2
### ad_connect  logic_or/Res  util_adrv9009_tx_upack/fifo_rd_en
connect_bd_net /logic_or/Res /util_adrv9009_tx_upack/fifo_rd_en
### ad_connect tx_fir_interpolator/aclk axi_adrv9009_tx_clkgen/clk_0
connect_bd_net /tx_fir_interpolator/aclk /axi_adrv9009_tx_clkgen/clk_0
### for {set i 0} {$i < $TX_NUM_OF_CONVERTERS} {incr i} {
###   ad_connect  tx_adrv9009_tpl_core/dac_enable_$i  tx_fir_interpolator/dac_enable_$i
###   ad_connect  tx_adrv9009_tpl_core/dac_valid_$i  tx_fir_interpolator/dac_valid_$i
### 
###   ad_connect  util_adrv9009_tx_upack/fifo_rd_data_$i  tx_fir_interpolator/data_in_${i}
###   ad_connect  util_adrv9009_tx_upack/enable_$i  tx_fir_interpolator/enable_out_${i}
### 
###   ad_connect  tx_fir_interpolator/data_out_${i}  tx_adrv9009_tpl_core/dac_data_$i
### }
connect_bd_net /tx_adrv9009_tpl_core/dac_enable_0 /tx_fir_interpolator/dac_enable_0
connect_bd_net /tx_adrv9009_tpl_core/dac_valid_0 /tx_fir_interpolator/dac_valid_0
connect_bd_net /util_adrv9009_tx_upack/fifo_rd_data_0 /tx_fir_interpolator/data_in_0
connect_bd_net /util_adrv9009_tx_upack/enable_0 /tx_fir_interpolator/enable_out_0
connect_bd_net /tx_fir_interpolator/data_out_0 /tx_adrv9009_tpl_core/dac_data_0
connect_bd_net /tx_adrv9009_tpl_core/dac_enable_1 /tx_fir_interpolator/dac_enable_1
connect_bd_net /tx_adrv9009_tpl_core/dac_valid_1 /tx_fir_interpolator/dac_valid_1
connect_bd_net /util_adrv9009_tx_upack/fifo_rd_data_1 /tx_fir_interpolator/data_in_1
connect_bd_net /util_adrv9009_tx_upack/enable_1 /tx_fir_interpolator/enable_out_1
connect_bd_net /tx_fir_interpolator/data_out_1 /tx_adrv9009_tpl_core/dac_data_1
connect_bd_net /tx_adrv9009_tpl_core/dac_enable_2 /tx_fir_interpolator/dac_enable_2
connect_bd_net /tx_adrv9009_tpl_core/dac_valid_2 /tx_fir_interpolator/dac_valid_2
connect_bd_net /util_adrv9009_tx_upack/fifo_rd_data_2 /tx_fir_interpolator/data_in_2
connect_bd_net /util_adrv9009_tx_upack/enable_2 /tx_fir_interpolator/enable_out_2
connect_bd_net /tx_fir_interpolator/data_out_2 /tx_adrv9009_tpl_core/dac_data_2
connect_bd_net /tx_adrv9009_tpl_core/dac_enable_3 /tx_fir_interpolator/dac_enable_3
connect_bd_net /tx_adrv9009_tpl_core/dac_valid_3 /tx_fir_interpolator/dac_valid_3
connect_bd_net /util_adrv9009_tx_upack/fifo_rd_data_3 /tx_fir_interpolator/data_in_3
connect_bd_net /util_adrv9009_tx_upack/enable_3 /tx_fir_interpolator/enable_out_3
connect_bd_net /tx_fir_interpolator/data_out_3 /tx_adrv9009_tpl_core/dac_data_3
### ad_connect  tx_fir_interpolator/active dac_fir_filter_active
connect_bd_net /tx_fir_interpolator/active /dac_fir_filter_active
### ad_connect  axi_adrv9009_tx_clkgen/clk_0 axi_adrv9009_dacfifo/dac_clk
connect_bd_net /axi_adrv9009_tx_clkgen/clk_0 /axi_adrv9009_dacfifo/dac_clk
### ad_connect  adrv9009_tx_device_clk_rstgen/peripheral_reset axi_adrv9009_dacfifo/dac_rst
connect_bd_net /adrv9009_tx_device_clk_rstgen/peripheral_reset /axi_adrv9009_dacfifo/dac_rst
### ad_connect  util_adrv9009_tx_upack/s_axis_valid VCC
connect_bd_net VCC_1/dout util_adrv9009_tx_upack/s_axis_valid
WARNING: [BD 41-1306] The connection to interface pin /util_adrv9009_tx_upack/s_axis_valid is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
### ad_connect  util_adrv9009_tx_upack/s_axis_ready axi_adrv9009_dacfifo/dac_valid
connect_bd_net /util_adrv9009_tx_upack/s_axis_ready /axi_adrv9009_dacfifo/dac_valid
WARNING: [BD 41-1306] The connection to interface pin /util_adrv9009_tx_upack/s_axis_ready is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
### ad_connect  util_adrv9009_tx_upack/s_axis_data axi_adrv9009_dacfifo/dac_data
connect_bd_net /util_adrv9009_tx_upack/s_axis_data /axi_adrv9009_dacfifo/dac_data
WARNING: [BD 41-1306] The connection to interface pin /util_adrv9009_tx_upack/s_axis_data is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
### ad_connect  $sys_dma_clk axi_adrv9009_dacfifo/dma_clk
connect_bd_net -net /sys_250m_clk /axi_adrv9009_dacfifo/dma_clk
### ad_connect  $sys_dma_reset axi_adrv9009_dacfifo/dma_rst
connect_bd_net -net /sys_250m_reset /axi_adrv9009_dacfifo/dma_rst
### ad_connect  $sys_dma_clk axi_adrv9009_tx_dma/m_axis_aclk
connect_bd_net -net /sys_250m_clk /axi_adrv9009_tx_dma/m_axis_aclk
### ad_connect  axi_adrv9009_dacfifo/dma_valid axi_adrv9009_tx_dma/m_axis_valid
connect_bd_net /axi_adrv9009_dacfifo/dma_valid /axi_adrv9009_tx_dma/m_axis_valid
WARNING: [BD 41-1306] The connection to interface pin /axi_adrv9009_tx_dma/m_axis_valid is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_adrv9009_dacfifo/dma_data axi_adrv9009_tx_dma/m_axis_data
connect_bd_net /axi_adrv9009_dacfifo/dma_data /axi_adrv9009_tx_dma/m_axis_data
WARNING: [BD 41-1306] The connection to interface pin /axi_adrv9009_tx_dma/m_axis_data is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_adrv9009_dacfifo/dma_ready axi_adrv9009_tx_dma/m_axis_ready
connect_bd_net /axi_adrv9009_dacfifo/dma_ready /axi_adrv9009_tx_dma/m_axis_ready
WARNING: [BD 41-1306] The connection to interface pin /axi_adrv9009_tx_dma/m_axis_ready is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_adrv9009_dacfifo/dma_xfer_req axi_adrv9009_tx_dma/m_axis_xfer_req
connect_bd_net /axi_adrv9009_dacfifo/dma_xfer_req /axi_adrv9009_tx_dma/m_axis_xfer_req
### ad_connect  axi_adrv9009_dacfifo/dma_xfer_last axi_adrv9009_tx_dma/m_axis_last
connect_bd_net /axi_adrv9009_dacfifo/dma_xfer_last /axi_adrv9009_tx_dma/m_axis_last
WARNING: [BD 41-1306] The connection to interface pin /axi_adrv9009_tx_dma/m_axis_last is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_adrv9009_dacfifo/dac_dunf tx_adrv9009_tpl_core/dac_dunf
connect_bd_net /axi_adrv9009_dacfifo/dac_dunf /tx_adrv9009_tpl_core/dac_dunf
### ad_connect  axi_adrv9009_dacfifo/bypass dac_fifo_bypass
connect_bd_net /axi_adrv9009_dacfifo/bypass /dac_fifo_bypass
### ad_connect  $sys_dma_resetn axi_adrv9009_tx_dma/m_src_axi_aresetn
connect_bd_net -net /sys_250m_resetn /axi_adrv9009_tx_dma/m_src_axi_aresetn
### ad_connect  axi_adrv9009_rx_clkgen/clk_0 rx_adrv9009_tpl_core/link_clk
connect_bd_net /axi_adrv9009_rx_clkgen/clk_0 /rx_adrv9009_tpl_core/link_clk
### ad_connect  axi_adrv9009_rx_jesd/rx_sof rx_adrv9009_tpl_core/link_sof
connect_bd_net /axi_adrv9009_rx_jesd/rx_sof /rx_adrv9009_tpl_core/link_sof
### ad_connect  axi_adrv9009_rx_jesd/rx_data_tdata rx_adrv9009_tpl_core/link_data
connect_bd_net /axi_adrv9009_rx_jesd/rx_data_tdata /rx_adrv9009_tpl_core/link_data
### ad_connect  axi_adrv9009_rx_jesd/rx_data_tvalid rx_adrv9009_tpl_core/link_valid
connect_bd_net /axi_adrv9009_rx_jesd/rx_data_tvalid /rx_adrv9009_tpl_core/link_valid
### ad_connect  axi_adrv9009_rx_clkgen/clk_0 util_adrv9009_rx_cpack/clk
connect_bd_net /axi_adrv9009_rx_clkgen/clk_0 /util_adrv9009_rx_cpack/clk
### ad_connect  adrv9009_rx_device_clk_rstgen/peripheral_reset util_adrv9009_rx_cpack/reset
connect_bd_net /adrv9009_rx_device_clk_rstgen/peripheral_reset /util_adrv9009_rx_cpack/reset
### ad_connect rx_fir_decimator/aclk axi_adrv9009_rx_clkgen/clk_0
connect_bd_net /rx_fir_decimator/aclk /axi_adrv9009_rx_clkgen/clk_0
### for {set i 0} {$i < $RX_NUM_OF_CONVERTERS} {incr i} {
###   ad_connect  rx_adrv9009_tpl_core/adc_valid_$i rx_fir_decimator/valid_in_$i
###   ad_connect  rx_adrv9009_tpl_core/adc_enable_$i rx_fir_decimator/enable_in_$i
###   ad_connect  rx_adrv9009_tpl_core/adc_data_$i rx_fir_decimator/data_in_${i}
### 
###   ad_connect  rx_fir_decimator/enable_out_$i util_adrv9009_rx_cpack/enable_$i
###   ad_connect  rx_fir_decimator/data_out_${i} util_adrv9009_rx_cpack/fifo_wr_data_$i
### }
connect_bd_net /rx_adrv9009_tpl_core/adc_valid_0 /rx_fir_decimator/valid_in_0
connect_bd_net /rx_adrv9009_tpl_core/adc_enable_0 /rx_fir_decimator/enable_in_0
connect_bd_net /rx_adrv9009_tpl_core/adc_data_0 /rx_fir_decimator/data_in_0
connect_bd_net /rx_fir_decimator/enable_out_0 /util_adrv9009_rx_cpack/enable_0
connect_bd_net /rx_fir_decimator/data_out_0 /util_adrv9009_rx_cpack/fifo_wr_data_0
connect_bd_net /rx_adrv9009_tpl_core/adc_valid_1 /rx_fir_decimator/valid_in_1
connect_bd_net /rx_adrv9009_tpl_core/adc_enable_1 /rx_fir_decimator/enable_in_1
connect_bd_net /rx_adrv9009_tpl_core/adc_data_1 /rx_fir_decimator/data_in_1
connect_bd_net /rx_fir_decimator/enable_out_1 /util_adrv9009_rx_cpack/enable_1
connect_bd_net /rx_fir_decimator/data_out_1 /util_adrv9009_rx_cpack/fifo_wr_data_1
connect_bd_net /rx_adrv9009_tpl_core/adc_valid_2 /rx_fir_decimator/valid_in_2
connect_bd_net /rx_adrv9009_tpl_core/adc_enable_2 /rx_fir_decimator/enable_in_2
connect_bd_net /rx_adrv9009_tpl_core/adc_data_2 /rx_fir_decimator/data_in_2
connect_bd_net /rx_fir_decimator/enable_out_2 /util_adrv9009_rx_cpack/enable_2
connect_bd_net /rx_fir_decimator/data_out_2 /util_adrv9009_rx_cpack/fifo_wr_data_2
connect_bd_net /rx_adrv9009_tpl_core/adc_valid_3 /rx_fir_decimator/valid_in_3
connect_bd_net /rx_adrv9009_tpl_core/adc_enable_3 /rx_fir_decimator/enable_in_3
connect_bd_net /rx_adrv9009_tpl_core/adc_data_3 /rx_fir_decimator/data_in_3
connect_bd_net /rx_fir_decimator/enable_out_3 /util_adrv9009_rx_cpack/enable_3
connect_bd_net /rx_fir_decimator/data_out_3 /util_adrv9009_rx_cpack/fifo_wr_data_3
### ad_connect rx_fir_decimator/active adc_fir_filter_active
connect_bd_net /rx_fir_decimator/active /adc_fir_filter_active
### ad_connect  rx_fir_decimator/valid_out_0 util_adrv9009_rx_cpack/fifo_wr_en
connect_bd_net /rx_fir_decimator/valid_out_0 /util_adrv9009_rx_cpack/fifo_wr_en
### ad_connect  rx_adrv9009_tpl_core/adc_dovf util_adrv9009_rx_cpack/fifo_wr_overflow
connect_bd_net /rx_adrv9009_tpl_core/adc_dovf /util_adrv9009_rx_cpack/fifo_wr_overflow
### ad_connect  axi_adrv9009_rx_clkgen/clk_0 axi_adrv9009_rx_dma/fifo_wr_clk
connect_bd_net /axi_adrv9009_rx_clkgen/clk_0 /axi_adrv9009_rx_dma/fifo_wr_clk
### ad_connect  util_adrv9009_rx_cpack/packed_fifo_wr axi_adrv9009_rx_dma/fifo_wr
connect_bd_intf_net /util_adrv9009_rx_cpack/packed_fifo_wr /axi_adrv9009_rx_dma/fifo_wr
### ad_connect  $sys_dma_resetn axi_adrv9009_rx_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_250m_resetn /axi_adrv9009_rx_dma/m_dest_axi_aresetn
### ad_connect  axi_adrv9009_rx_os_clkgen/clk_0 rx_os_adrv9009_tpl_core/link_clk
connect_bd_net /axi_adrv9009_rx_os_clkgen/clk_0 /rx_os_adrv9009_tpl_core/link_clk
### ad_connect  axi_adrv9009_rx_os_jesd/rx_sof rx_os_adrv9009_tpl_core/link_sof
connect_bd_net /axi_adrv9009_rx_os_jesd/rx_sof /rx_os_adrv9009_tpl_core/link_sof
### ad_connect  axi_adrv9009_rx_os_jesd/rx_data_tdata rx_os_adrv9009_tpl_core/link_data
connect_bd_net /axi_adrv9009_rx_os_jesd/rx_data_tdata /rx_os_adrv9009_tpl_core/link_data
### ad_connect  axi_adrv9009_rx_os_jesd/rx_data_tvalid rx_os_adrv9009_tpl_core/link_valid
connect_bd_net /axi_adrv9009_rx_os_jesd/rx_data_tvalid /rx_os_adrv9009_tpl_core/link_valid
### ad_connect  axi_adrv9009_rx_os_clkgen/clk_0 util_adrv9009_rx_os_cpack/clk
connect_bd_net /axi_adrv9009_rx_os_clkgen/clk_0 /util_adrv9009_rx_os_cpack/clk
### ad_connect  adrv9009_rx_os_device_clk_rstgen/peripheral_reset util_adrv9009_rx_os_cpack/reset
connect_bd_net /adrv9009_rx_os_device_clk_rstgen/peripheral_reset /util_adrv9009_rx_os_cpack/reset
### ad_connect  axi_adrv9009_rx_os_clkgen/clk_0 axi_adrv9009_rx_os_dma/fifo_wr_clk
connect_bd_net /axi_adrv9009_rx_os_clkgen/clk_0 /axi_adrv9009_rx_os_dma/fifo_wr_clk
### ad_connect  rx_os_adrv9009_tpl_core/adc_valid_0 util_adrv9009_rx_os_cpack/fifo_wr_en
connect_bd_net /rx_os_adrv9009_tpl_core/adc_valid_0 /util_adrv9009_rx_os_cpack/fifo_wr_en
### for {set i 0} {$i < $RX_OS_NUM_OF_CONVERTERS} {incr i} {
###   ad_connect  rx_os_adrv9009_tpl_core/adc_enable_$i util_adrv9009_rx_os_cpack/enable_$i
###   ad_connect  rx_os_adrv9009_tpl_core/adc_data_$i util_adrv9009_rx_os_cpack/fifo_wr_data_$i
### }
connect_bd_net /rx_os_adrv9009_tpl_core/adc_enable_0 /util_adrv9009_rx_os_cpack/enable_0
connect_bd_net /rx_os_adrv9009_tpl_core/adc_data_0 /util_adrv9009_rx_os_cpack/fifo_wr_data_0
connect_bd_net /rx_os_adrv9009_tpl_core/adc_enable_1 /util_adrv9009_rx_os_cpack/enable_1
connect_bd_net /rx_os_adrv9009_tpl_core/adc_data_1 /util_adrv9009_rx_os_cpack/fifo_wr_data_1
connect_bd_net /rx_os_adrv9009_tpl_core/adc_enable_2 /util_adrv9009_rx_os_cpack/enable_2
connect_bd_net /rx_os_adrv9009_tpl_core/adc_data_2 /util_adrv9009_rx_os_cpack/fifo_wr_data_2
connect_bd_net /rx_os_adrv9009_tpl_core/adc_enable_3 /util_adrv9009_rx_os_cpack/enable_3
connect_bd_net /rx_os_adrv9009_tpl_core/adc_data_3 /util_adrv9009_rx_os_cpack/fifo_wr_data_3
### ad_connect  rx_os_adrv9009_tpl_core/adc_dovf util_adrv9009_rx_os_cpack/fifo_wr_overflow
connect_bd_net /rx_os_adrv9009_tpl_core/adc_dovf /util_adrv9009_rx_os_cpack/fifo_wr_overflow
### ad_connect  util_adrv9009_rx_os_cpack/packed_fifo_wr axi_adrv9009_rx_os_dma/fifo_wr
connect_bd_intf_net /util_adrv9009_rx_os_cpack/packed_fifo_wr /axi_adrv9009_rx_os_dma/fifo_wr
### ad_connect  $sys_dma_resetn axi_adrv9009_rx_os_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_250m_resetn /axi_adrv9009_rx_os_dma/m_dest_axi_aresetn
### ad_cpu_interconnect 0x44A00000 rx_adrv9009_tpl_core
/rx_adrv9009_tpl_core/tpl_core/s_axi_aclk
/rx_adrv9009_tpl_core/tpl_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_clk /rx_adrv9009_tpl_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_resetn /rx_adrv9009_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /rx_adrv9009_tpl_core/s_axi
### ad_cpu_interconnect 0x44A04000 tx_adrv9009_tpl_core
/tx_adrv9009_tpl_core/tpl_core/s_axi_aclk
/tx_adrv9009_tpl_core/tpl_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_clk /tx_adrv9009_tpl_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_resetn /tx_adrv9009_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /tx_adrv9009_tpl_core/s_axi
### ad_cpu_interconnect 0x44A08000 rx_os_adrv9009_tpl_core
/rx_os_adrv9009_tpl_core/tpl_core/s_axi_aclk
/rx_os_adrv9009_tpl_core/tpl_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_clk /rx_os_adrv9009_tpl_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_net -net /sys_cpu_resetn /rx_os_adrv9009_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /rx_os_adrv9009_tpl_core/s_axi
### ad_cpu_interconnect 0x44A80000 axi_adrv9009_tx_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_tx_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_tx_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_adrv9009_tx_xcvr/s_axi
### ad_cpu_interconnect 0x43C00000 axi_adrv9009_tx_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_tx_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_tx_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_adrv9009_tx_clkgen/s_axi
### ad_cpu_interconnect 0x44A90000 axi_adrv9009_tx_jesd
/axi_adrv9009_tx_jesd/tx_axi/s_axi_aclk
/axi_adrv9009_tx_jesd/tx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_tx_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_tx_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_adrv9009_tx_jesd/s_axi
### ad_cpu_interconnect 0x7c420000 axi_adrv9009_tx_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_tx_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_tx_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_adrv9009_tx_dma/s_axi
### ad_cpu_interconnect 0x44A60000 axi_adrv9009_rx_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M08_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_rx_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M08_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_rx_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M08_AXI /axi_adrv9009_rx_xcvr/s_axi
### ad_cpu_interconnect 0x43C10000 axi_adrv9009_rx_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M09_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_rx_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M09_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_rx_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M09_AXI /axi_adrv9009_rx_clkgen/s_axi
### ad_cpu_interconnect 0x44AA0000 axi_adrv9009_rx_jesd
/axi_adrv9009_rx_jesd/rx_axi/s_axi_aclk
/axi_adrv9009_rx_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M10_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_rx_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M10_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_rx_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M10_AXI /axi_adrv9009_rx_jesd/s_axi
### ad_cpu_interconnect 0x7c400000 axi_adrv9009_rx_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M11_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_rx_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M11_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_rx_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M11_AXI /axi_adrv9009_rx_dma/s_axi
### ad_cpu_interconnect 0x44A50000 axi_adrv9009_rx_os_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M12_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_rx_os_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M12_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_rx_os_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M12_AXI /axi_adrv9009_rx_os_xcvr/s_axi
### ad_cpu_interconnect 0x43C20000 axi_adrv9009_rx_os_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M13_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_rx_os_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M13_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_rx_os_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M13_AXI /axi_adrv9009_rx_os_clkgen/s_axi
### ad_cpu_interconnect 0x44AB0000 axi_adrv9009_rx_os_jesd
/axi_adrv9009_rx_os_jesd/rx_axi/s_axi_aclk
/axi_adrv9009_rx_os_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M14_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_rx_os_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M14_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_rx_os_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M14_AXI /axi_adrv9009_rx_os_jesd/s_axi
### ad_cpu_interconnect 0x7c440000 axi_adrv9009_rx_os_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M15_ACLK
connect_bd_net -net /sys_cpu_clk /axi_adrv9009_rx_os_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M15_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_adrv9009_rx_os_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M15_AXI /axi_adrv9009_rx_os_dma/s_axi
### ad_mem_hp0_interconnect $sys_cpu_clk axi_adrv9009_rx_xcvr/m_axi
connect_bd_intf_net /axi_hp0_interconnect/S00_AXI /axi_adrv9009_rx_xcvr/m_axi
WARNING: [BD 41-2126] < /axi_adrv9009_rx_xcvr/m_axi > is accessible by connection to < /sys_ps8/SAXIGP2/HP0_DDR_HIGH > but cannot address it because it lacks the required addressables bits < 36 > to address its fixed address of < 0x800000000 [ 32G ] >
</sys_ps8/SAXIGP2/HP0_DDR_LOW> is being mapped into </axi_adrv9009_rx_xcvr/m_axi> at <0x00000000 [ 2G ]>
### ad_mem_hp0_interconnect $sys_cpu_clk axi_adrv9009_rx_os_xcvr/m_axi
connect_bd_intf_net /axi_hp0_interconnect/S01_AXI /axi_adrv9009_rx_os_xcvr/m_axi
WARNING: [BD 41-2126] < /axi_adrv9009_rx_xcvr/m_axi > is accessible by connection to < /sys_ps8/SAXIGP2/HP0_DDR_HIGH > but cannot address it because it lacks the required addressables bits < 36 > to address its fixed address of < 0x800000000 [ 32G ] >
WARNING: [BD 41-2126] < /axi_adrv9009_rx_os_xcvr/m_axi > is accessible by connection to < /sys_ps8/SAXIGP2/HP0_DDR_HIGH > but cannot address it because it lacks the required addressables bits < 36 > to address its fixed address of < 0x800000000 [ 32G ] >
</sys_ps8/SAXIGP2/HP0_DDR_LOW> is being mapped into </axi_adrv9009_rx_os_xcvr/m_axi> at <0x00000000 [ 2G ]>
### ad_mem_hp1_interconnect $sys_dma_clk sys_ps7/S_AXI_HP1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
connect_bd_net -net /sys_250m_resetn /axi_hp1_interconnect/aresetn
connect_bd_net -net /sys_250m_clk /axi_hp1_interconnect/aclk
connect_bd_intf_net /axi_hp1_interconnect/M00_AXI /sys_ps8/S_AXI_HP1_FPD
connect_bd_net -net /sys_250m_clk /sys_ps8/saxihp1_fpd_aclk
### ad_mem_hp1_interconnect $sys_dma_clk axi_adrv9009_rx_os_dma/m_dest_axi
connect_bd_intf_net /axi_hp1_interconnect/S00_AXI /axi_adrv9009_rx_os_dma/m_dest_axi
connect_bd_net -net /sys_250m_clk /axi_adrv9009_rx_os_dma/m_dest_axi_aclk
WARNING: [BD 41-2126] < /axi_adrv9009_rx_os_dma/m_dest_axi > is accessible by connection to < /sys_ps8/SAXIGP3/HP1_DDR_HIGH > but cannot address it because it lacks the required addressables bits < 36 > to address its fixed address of < 0x800000000 [ 32G ] >
</sys_ps8/SAXIGP3/HP1_DDR_LOW> is being mapped into </axi_adrv9009_rx_os_dma/m_dest_axi> at <0x00000000 [ 2G ]>
### ad_mem_hp2_interconnect $sys_dma_clk sys_ps7/S_AXI_HP2
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
connect_bd_net -net /sys_250m_resetn /axi_hp2_interconnect/aresetn
connect_bd_net -net /sys_250m_clk /axi_hp2_interconnect/aclk
connect_bd_intf_net /axi_hp2_interconnect/M00_AXI /sys_ps8/S_AXI_HP2_FPD
connect_bd_net -net /sys_250m_clk /sys_ps8/saxihp2_fpd_aclk
### ad_mem_hp2_interconnect $sys_dma_clk axi_adrv9009_rx_dma/m_dest_axi
connect_bd_intf_net /axi_hp2_interconnect/S00_AXI /axi_adrv9009_rx_dma/m_dest_axi
connect_bd_net -net /sys_250m_clk /axi_adrv9009_rx_dma/m_dest_axi_aclk
WARNING: [BD 41-2126] < /axi_adrv9009_rx_dma/m_dest_axi > is accessible by connection to < /sys_ps8/SAXIGP4/HP2_DDR_HIGH > but cannot address it because it lacks the required addressables bits < 36 > to address its fixed address of < 0x800000000 [ 32G ] >
</sys_ps8/SAXIGP4/HP2_DDR_LOW> is being mapped into </axi_adrv9009_rx_dma/m_dest_axi> at <0x00000000 [ 2G ]>
### ad_mem_hp3_interconnect $sys_dma_clk sys_ps7/S_AXI_HP3
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
connect_bd_net -net /sys_250m_resetn /axi_hp3_interconnect/aresetn
connect_bd_net -net /sys_250m_clk /axi_hp3_interconnect/aclk
connect_bd_intf_net /axi_hp3_interconnect/M00_AXI /sys_ps8/S_AXI_HP3_FPD
connect_bd_net -net /sys_250m_clk /sys_ps8/saxihp3_fpd_aclk
### ad_mem_hp3_interconnect $sys_dma_clk axi_adrv9009_tx_dma/m_src_axi
connect_bd_intf_net /axi_hp3_interconnect/S00_AXI /axi_adrv9009_tx_dma/m_src_axi
connect_bd_net -net /sys_250m_clk /axi_adrv9009_tx_dma/m_src_axi_aclk
WARNING: [BD 41-2126] < /axi_adrv9009_tx_dma/m_src_axi > is accessible by connection to < /sys_ps8/SAXIGP5/HP3_DDR_HIGH > but cannot address it because it lacks the required addressables bits < 36 > to address its fixed address of < 0x800000000 [ 32G ] >
</sys_ps8/SAXIGP5/HP3_DDR_LOW> is being mapped into </axi_adrv9009_tx_dma/m_src_axi> at <0x00000000 [ 2G ]>
### ad_cpu_interrupt ps-8 mb-8 axi_adrv9009_rx_os_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In0
connect_bd_net /sys_concat_intc_1/In0 /axi_adrv9009_rx_os_jesd/irq
### ad_cpu_interrupt ps-9 mb-7 axi_adrv9009_tx_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In1
connect_bd_net /sys_concat_intc_1/In1 /axi_adrv9009_tx_jesd/irq
### ad_cpu_interrupt ps-10 mb-15 axi_adrv9009_rx_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In2
connect_bd_net /sys_concat_intc_1/In2 /axi_adrv9009_rx_jesd/irq
### ad_cpu_interrupt ps-11 mb-14 axi_adrv9009_rx_os_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In3
connect_bd_net /sys_concat_intc_1/In3 /axi_adrv9009_rx_os_dma/irq
### ad_cpu_interrupt ps-12 mb-13- axi_adrv9009_tx_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In4
connect_bd_net /sys_concat_intc_1/In4 /axi_adrv9009_tx_dma/irq
### ad_cpu_interrupt ps-13 mb-12 axi_adrv9009_rx_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In5
connect_bd_net /sys_concat_intc_1/In5 /axi_adrv9009_rx_dma/irq
## ad_ip_parameter axi_adrv9009_tx_dma CONFIG.DMA_DATA_WIDTH_SRC 128
## ad_ip_parameter axi_adrv9009_rx_dma CONFIG.DMA_DATA_WIDTH_DEST 128
## ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.DMA_DATA_WIDTH_DEST 128
## ad_ip_parameter axi_adrv9009_rx_dma CONFIG.FIFO_SIZE 32
## ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.FIFO_SIZE 32
## ad_ip_parameter axi_adrv9009_tx_dma CONFIG.FIFO_SIZE 32
## ad_ip_parameter util_adrv9009_xcvr CONFIG.QPLL_FBDIV 80
## ad_ip_parameter util_adrv9009_xcvr CONFIG.QPLL_REFCLK_DIV 1
Wrote  : <C:\github\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 957.695 ; gain = 4.199
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_cpu_interconnect/s00_couplers/auto_pc/S_AXI(0) and /sys_ps8/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_cpu_interconnect/s00_couplers/auto_pc/S_AXI(0) and /sys_ps8/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP0_FPD(1) and /axi_hp0_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP0_FPD(1) and /axi_hp0_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_hp1_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_hp1_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/M00_AXI(0)
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_tx_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dma_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk1 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dma_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dac_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dac_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_rx_cpack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_rx_os_cpack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/up_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_adrv9009_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_adrv9009_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_out_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_adrv9009_xcvr_0_rx_out_clk_2 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_3 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_3 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_jesd/tx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_jesd/tx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_jesd/tx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_fir_interpolator/cdc_sync_active/out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_fir_interpolator/rate_gen/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_adrv9009_tpl_core/tpl_core/link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_adrv9009_tpl_core/tpl_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_jesd/rx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_jesd/rx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_jesd/rx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_adrv9009_tpl_core/tpl_core/link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_adrv9009_tpl_core/tpl_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /rx_fir_decimator/cdc_sync_active/out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_jesd/rx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_jesd/rx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_jesd/rx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_os_adrv9009_tpl_core/tpl_core/link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_os_adrv9009_tpl_core/tpl_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
validate_bd_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 998.695 ; gain = 125.891
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] system_sys_ps8_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_250m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_500m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi0_csn_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi1_csn_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc_1 .
Exporting to file c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0.hwh
Generated Block Design Tcl file c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0_bd.tcl
Generated Hardware Definition File c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/system_axi_hp0_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp0_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_jesd/tx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_jesd/tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_adrv9009_tx_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/cdc_sync_active .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/rate_gen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_32 .
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_cntrl_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/ad_rst_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_status_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_clock_mon_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/data_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/enable_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/valid_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/enable_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/valid_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_dacfifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_adrv9009_rx_cpack .
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_cntrl_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/ad_rst_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_status_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_clock_mon_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/data_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/data_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/data_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/enable_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/valid_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/data_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/enable_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/valid_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/cdc_sync_active .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_adrv9009_rx_os_cpack .
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_cntrl_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/ad_rst_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_status_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_clock_mon_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/data_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/data_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/data_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/enable_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/valid_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/data_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/enable_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/valid_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_adrv9009_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adrv9009_tx_device_clk_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adrv9009_rx_device_clk_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adrv9009_rx_os_device_clk_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block logic_or .
Exporting to file c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Block Design Tcl file c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0_bd.tcl
Generated Hardware Definition File c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Block Design Tcl file c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0_bd.tcl
Generated Hardware Definition File c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
Exporting to file c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/hw_handoff/system_axi_hp3_interconnect_0.hwh
Generated Block Design Tcl file c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/hw_handoff/system_axi_hp3_interconnect_0_bd.tcl
Generated Hardware Definition File c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/system_axi_hp3_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp3_interconnect .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
Exporting to file C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 1334.973 ; gain = 317.383
# adi_project_files adrv9009_zcu102 [list \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/xilinx/common/ad_iobuf.v" \
#   "$ad_hdl_dir/library/common/ad_bus_mux.v" \
#   "$ad_hdl_dir/library/common/util_pulse_gen.v" \
#   "$ad_hdl_dir/projects/common/zcu102/zcu102_system_constr.xdc" ]
WARNING: [filemgmt 56-12] File 'C:/github/hdl/library/common/ad_bus_mux.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/github/hdl/library/common/util_pulse_gen.v' cannot be added to the project because it already exists in the project, skipping this file
# set_property strategy Performance_RefinePlacement [get_runs impl_1]
# adi_project_run adrv9009_zcu102
[Mon Sep 21 17:56:39 2020] Launched synth_1...
Run output will be captured here: C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.953 ; gain = 11.980
[Mon Sep 21 17:56:39 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 355.469 ; gain = 36.543
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 451.688 ; gain = 96.219
Command: synth_design -top system_top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11664 
WARNING: [Synth 8-2490] overwriting previous definition of module sync_bits [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.180 ; gain = 146.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [c:/github/hdl/projects/adrv9009/zcu102/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20599]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (1#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20599]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (2#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (3#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [C:/github/hdl/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (4#1) [C:/github/hdl/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:4081]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (5#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (6#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_GND_32_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_GND_32_0/synth/system_GND_32_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (6#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_32_0' (7#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_GND_32_0/synth/system_GND_32_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_VCC_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' (7#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_VCC_1_0' (8#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_adrv9009_rx_device_clk_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/synth/system_adrv9009_rx_device_clk_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/synth/system_adrv9009_rx_device_clk_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (9#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (10#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (11#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (12#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (13#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (14#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_adrv9009_rx_device_clk_rstgen_0' (15#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/synth/system_adrv9009_rx_device_clk_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'adrv9009_rx_device_clk_rstgen' of module 'system_adrv9009_rx_device_clk_rstgen_0' requires 10 connections, but only 6 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5059]
INFO: [Synth 8-638] synthesizing module 'system_adrv9009_rx_os_device_clk_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/synth/system_adrv9009_rx_os_device_clk_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/synth/system_adrv9009_rx_os_device_clk_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_adrv9009_rx_os_device_clk_rstgen_0' (16#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/synth/system_adrv9009_rx_os_device_clk_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'adrv9009_rx_os_device_clk_rstgen' of module 'system_adrv9009_rx_os_device_clk_rstgen_0' requires 10 connections, but only 6 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5066]
INFO: [Synth 8-638] synthesizing module 'system_adrv9009_tx_device_clk_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/synth/system_adrv9009_tx_device_clk_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/synth/system_adrv9009_tx_device_clk_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_adrv9009_tx_device_clk_rstgen_0' (17#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/synth/system_adrv9009_tx_device_clk_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'adrv9009_tx_device_clk_rstgen' of module 'system_adrv9009_tx_device_clk_rstgen_0' requires 10 connections, but only 6 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5073]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_dacfifo_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/synth/system_axi_adrv9009_dacfifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_dacfifo' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo.v:38]
	Parameter ADDRESS_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FIFO_THRESHOLD_HI bound to: 131067 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_b2g' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_b2g' (18#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_g2b' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_g2b' (19#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (20#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_dacfifo_bypass' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo_bypass.v:38]
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter DAC_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DMA_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DMA_BUF_THRESHOLD_HI bound to: 11 - type: integer 
	Parameter DAC_BUF_THRESHOLD_LO bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter A_DATA_WIDTH bound to: 128 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter B_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MIN_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (21#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'ad_b2g__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_b2g__parameterized0' (21#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_g2b__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_g2b__parameterized0' (21#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_mem_rea_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo_bypass.v:217]
INFO: [Synth 8-6155] done synthesizing module 'util_dacfifo_bypass' (22#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo_bypass.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_xfer_req_d_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo.v:185]
INFO: [Synth 8-6155] done synthesizing module 'util_dacfifo' (23#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_dacfifo_0' (24#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/synth/system_axi_adrv9009_dacfifo_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_dacfifo' of module 'system_axi_adrv9009_dacfifo_0' requires 14 connections, but only 13 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5080]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_clkgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_clkgen_0/synth/system_axi_adrv9009_rx_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_clkgen' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62ea/axi_clkgen.v:39]
	Parameter ID bound to: 2 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 850 - type: integer 
	Parameter CLKSEL_EN bound to: 0 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter VCO_DIV bound to: 1 - type: integer 
	Parameter VCO_MUL bound to: 4.000000 - type: float 
	Parameter CLK0_DIV bound to: 4.000000 - type: float 
	Parameter CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter CLK1_DIV bound to: 6 - type: integer 
	Parameter CLK1_PHASE bound to: 0.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'up_axi' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (25#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clkgen' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
	Parameter ID bound to: 2 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 850 - type: integer 
	Parameter PCORE_VERSION bound to: 327779 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (26#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clkgen' (27#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mmcm_drp' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 4.000000 - type: float 
	Parameter MMCM_CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 1 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 4.000000 - type: float 
	Parameter MMCM_CLK0_DIV bound to: 4.000000 - type: float 
	Parameter MMCM_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
	Parameter MMCM_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK2_DIV bound to: 2.000000 - type: float 
	Parameter MMCM_CLK2_PHASE bound to: 0.000000 - type: float 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27110]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (28#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27110]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (29#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'ad_mmcm_drp' (30#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_clkgen' (31#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62ea/axi_clkgen.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_clkgen_0' (32#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_clkgen_0/synth/system_axi_adrv9009_rx_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_dma_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/synth/system_axi_adrv9009_rx_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DBG_ID_PADDING bound to: 2 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 4096 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 4096 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter PCORE_VERSION bound to: 262754 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_address_sync' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/address_sync.v:38]
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (33#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (34#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (35#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (35#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (36#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (37#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (38#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 28 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 5 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_mm_axi' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/dest_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/address_generator.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator' (39#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/address_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_response_handler' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/response_handler.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_handler' (40#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/response_handler.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_mm_axi' (41#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/dest_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (41#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_fifo_inf' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/src_fifo_inf.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_data_mover' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/data_mover.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 5 - type: integer 
	Parameter ALLOW_ABORT bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_data_mover' (42#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/data_mover.v:38]
WARNING: [Synth 8-350] instance 'i_data_mover' of module 'dmac_data_mover' requires 29 connections, but only 22 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/src_fifo_inf.v:94]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_fifo_inf' (43#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/src_fifo_inf.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 6 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (43#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized1' (43#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (44#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (45#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 32 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 1 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 5 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 10 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 9 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (46#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:70]
	Parameter A_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter A_DATA_WIDTH bound to: 64 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter B_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter MIN_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:70]
WARNING: [Synth 8-6014] Unused sequential element lsb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:136]
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM m_ram_reg
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym__parameterized0' (46#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (47#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (48#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 145 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (48#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (48#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (48#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_generator' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_generator.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 16 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_generator' (49#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 2 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 1 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized3' (49#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (50#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb' (51#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (52#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (53#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_dma_0' (54#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/synth/system_axi_adrv9009_rx_dma_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_dma' of module 'system_axi_adrv9009_rx_dma_0' requires 46 connections, but only 45 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5118]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9009_rx_jesd_imp_F03Z8L' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_rx_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter NUM_INPUT_PIPELINE bound to: 1 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 512 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter CW bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_lane' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_lane.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter MAX_DATA_PATH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage' (55#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'align_mux' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/align_mux.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'align_mux' (56#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/align_mux.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized0' (56#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_scrambler' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_scrambler.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler' (57#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_scrambler.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized1' (57#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'elastic_buffer' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/elastic_buffer.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'elastic_buffer' (58#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/elastic_buffer.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_ilas_monitor' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_ILAS bound to: 1'b1 
	Parameter STATE_DATA bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element multi_frame_counter_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:104]
WARNING: [Synth 8-6014] Unused sequential element length_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:112]
WARNING: [Synth 8-6014] Unused sequential element frame_length_error_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:121]
WARNING: [Synth 8-6014] Unused sequential element frame_counter_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:131]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_ilas_monitor' (59#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_cgs' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_cgs.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CGS_STATE_INIT bound to: 2'b00 
	Parameter CGS_STATE_CHECK bound to: 2'b01 
	Parameter CGS_STATE_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_cgs.v:92]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_cgs' (60#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_cgs.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_lane' (61#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 88 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized2' (61#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized3' (61#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lmfc' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_lmfc.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lmfc' (62#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_lmfc.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_ctrl' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_ctrl.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter STATUS_STATE_RESET bound to: 2'b01 
	Parameter STATUS_STATE_WAIT_FOR_PHY bound to: 2'b01 
	Parameter STATUS_STATE_CGS bound to: 2'b10 
	Parameter STATUS_STATE_SYNCHRONIZED bound to: 2'b11 
	Parameter STATE_RESET bound to: 0 - type: integer 
	Parameter STATE_WAIT_FOR_PHY bound to: 1 - type: integer 
	Parameter STATE_CGS bound to: 2 - type: integer 
	Parameter STATE_DEGLITCH bound to: 3 - type: integer 
	Parameter STATE_SYNCHRONIZED bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_ctrl.v:114]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_ctrl' (63#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_ctrl.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_eof_generator' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_eof_generator.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter CW bound to: 4 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_eof_generator' (64#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_eof_generator.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lane_latency_monitor' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_lane_latency_monitor.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lane_latency_monitor' (65#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_lane_latency_monitor.v:47]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx.v:337]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx.v:338]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx' (66#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_0' (67#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:57]
WARNING: [Synth 8-350] instance 'rx' of module 'system_rx_0' requires 38 connections, but only 36 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:191]
INFO: [Synth 8-6157] synthesizing module 'system_rx_axi_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_jesd204_rx' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/axi_jesd204_rx.v:47]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized1' (67#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_common' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:47]
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 256 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 19 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 4096 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:297]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (68#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_common' (69#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_sysref' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_sysref.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_event__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_event__parameterized0' (69#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_sysref.v:121]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_sysref' (70#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_sysref.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter LANE_BASE_ADDR bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx_lane' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized2' (70#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_ilas_mem' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_ilas_mem.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_ilas_mem' (71#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_ilas_mem.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx_lane' (72#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_data' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 70 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data' (73#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_data__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data__parameterized0' (73#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx.v:179]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx' (74#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_jesd204_rx' (75#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/axi_jesd204_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_axi_0' (76#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9009_rx_jesd_imp_F03Z8L' (77#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_jesd' of module 'axi_adrv9009_rx_jesd_imp_F03Z8L' requires 38 connections, but only 37 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5164]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_os_clkgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_clkgen_0/synth/system_axi_adrv9009_rx_os_clkgen_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_os_clkgen_0' (78#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_clkgen_0/synth/system_axi_adrv9009_rx_os_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_os_dma_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/synth/system_axi_adrv9009_rx_os_dma_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_os_dma_0' (79#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/synth/system_axi_adrv9009_rx_os_dma_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_os_dma' of module 'system_axi_adrv9009_rx_os_dma_0' requires 46 connections, but only 45 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5226]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9009_rx_os_jesd_imp_1VXWXLF' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:279]
INFO: [Synth 8-6157] synthesizing module 'system_rx_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/synth/system_rx_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_1' (80#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/synth/system_rx_1.v:57]
WARNING: [Synth 8-350] instance 'rx' of module 'system_rx_1' requires 38 connections, but only 36 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:458]
INFO: [Synth 8-6157] synthesizing module 'system_rx_axi_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/synth/system_rx_axi_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_axi_1' (81#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/synth/system_rx_axi_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9009_rx_os_jesd_imp_1VXWXLF' (82#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:279]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_os_jesd' of module 'axi_adrv9009_rx_os_jesd_imp_1VXWXLF' requires 38 connections, but only 37 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5272]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_os_xcvr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_xcvr_0/synth/system_axi_adrv9009_rx_os_xcvr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001101010010 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 5'b01000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b00 
	Parameter OUT_CLK_SEL bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp' (83#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized0' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized0' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized1' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized1' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized2' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized2' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized3' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized3' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized4' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized4' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized5' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized5' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized5' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized5' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized6' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized6' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized6' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized6' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized7' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized7' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized7' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized7' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized8' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized8' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized8' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized8' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized9' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized9' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized9' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized9' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized10' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized10' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized10' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized10' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized11' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized11' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized12' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized12' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized12' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized12' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized13' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized13' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized13' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized13' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized14' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized14' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized14' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized14' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_es' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter GTXE2 bound to: 2 - type: integer 
	Parameter GTHE3 bound to: 5 - type: integer 
	Parameter GTHE4 bound to: 8 - type: integer 
	Parameter GTYE4 bound to: 9 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000001001111 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000010010111 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b001001010011 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b001001010010 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b001001010001 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_es' (85#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_es.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_up' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001101010010 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b00 
	Parameter OUT_CLK_SEL bound to: 3'b011 
	Parameter VERSION bound to: 1114465 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:433]
INFO: [Synth 8-4471] merging register 'up_icm_wr_reg' into 'up_icm_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:292]
INFO: [Synth 8-4471] merging register 'up_icm_busy_reg' into 'up_icm_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:295]
WARNING: [Synth 8-6014] Unused sequential element up_icm_wr_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:292]
WARNING: [Synth 8-6014] Unused sequential element up_icm_busy_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:295]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_up' (86#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized2' (86#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_awaddr' does not match port width (12) of module 'up_axi__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:1934]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_araddr' does not match port width (12) of module 'up_axi__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:1944]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr' (87#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_os_xcvr_0' (88#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_xcvr_0/synth/system_axi_adrv9009_rx_os_xcvr_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_os_xcvr' of module 'system_axi_adrv9009_rx_os_xcvr_0' requires 90 connections, but only 83 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5310]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_xcvr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_xcvr_0/synth/system_axi_adrv9009_rx_xcvr_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_xcvr_0' (89#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_xcvr_0/synth/system_axi_adrv9009_rx_xcvr_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_xcvr' of module 'system_axi_adrv9009_rx_xcvr_0' requires 90 connections, but only 83 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5394]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_tx_clkgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_clkgen_0/synth/system_axi_adrv9009_tx_clkgen_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_tx_clkgen_0' (90#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_clkgen_0/synth/system_axi_adrv9009_tx_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_tx_dma_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/synth/system_axi_adrv9009_tx_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DBG_ID_PADDING bound to: 2 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 16384 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 4096 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 4096 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 4 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262754 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request__parameterized0' (90#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap__parameterized0' (90#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_axi_stream' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/dest_axi_stream.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_response_generator' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/response_generator.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_generator' (91#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/response_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_axi_stream' (92#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/dest_axi_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_mm_axi' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/src_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'splitter' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/splitter.v:38]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'splitter' (93#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/splitter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_mm_axi' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/src_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 134 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized1' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 32 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 9 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src__parameterized0' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter A_DATA_WIDTH bound to: 128 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter B_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter MIN_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym__parameterized1' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory__parameterized0' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized4' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager__parameterized0' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb__parameterized0' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer__parameterized0' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac__parameterized0' (94#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_tx_dma_0' (95#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/synth/system_axi_adrv9009_tx_dma_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_tx_dma' of module 'system_axi_adrv9009_tx_dma_0' requires 48 connections, but only 43 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5502]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9009_tx_jesd_imp_15VZ08O' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:546]
INFO: [Synth 8-6157] synthesizing module 'system_tx_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d534/jesd204_tx.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 256 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 64 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter DW bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_lane' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d534/jesd204_tx_lane.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_scrambler__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_scrambler.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler__parameterized0' (95#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_scrambler.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_lane' (96#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d534/jesd204_tx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_ctrl' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d534/jesd204_tx_ctrl.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_WAIT bound to: 2'b00 
	Parameter STATE_CGS bound to: 2'b01 
	Parameter STATE_ILAS bound to: 2'b10 
	Parameter STATE_DATA bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_ctrl' (97#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d534/jesd204_tx_ctrl.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_eof_generator__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_eof_generator.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter CW bound to: 3 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_eof_generator__parameterized0' (97#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_eof_generator.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx' (98#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d534/jesd204_tx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_tx_0' (99#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:57]
WARNING: [Synth 8-350] instance 'tx' of module 'system_tx_0' requires 32 connections, but only 30 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:715]
INFO: [Synth 8-6157] synthesizing module 'system_tx_axi_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/synth/system_tx_axi_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_jesd204_tx' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/34b3/axi_jesd204_tx.v:47]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_common__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:47]
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 21 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:297]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_common__parameterized0' (99#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_tx' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/34b3/jesd204_up_tx.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_data__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data__parameterized1' (99#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_event__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_event__parameterized1' (99#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/34b3/jesd204_up_tx.v:155]
WARNING: [Synth 8-5856] 3D RAM up_cfg_ilas_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_tx' (100#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/34b3/jesd204_up_tx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_jesd204_tx' (101#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/34b3/axi_jesd204_tx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_tx_axi_0' (102#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/synth/system_tx_axi_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9009_tx_jesd_imp_15VZ08O' (103#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:546]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_tx_xcvr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_xcvr_0/synth/system_axi_adrv9009_tx_xcvr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001101010010 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 5'b01000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized15' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized15' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized15' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized15' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized16' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized16' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized16' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized16' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized17' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized17' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized17' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized17' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized18' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized18' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized18' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized18' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized19' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized19' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized19' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized19' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized20' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized20' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized20' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized20' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized21' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized21' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized21' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized21' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized22' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized22' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized22' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized22' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized23' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized23' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized23' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized23' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized24' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized24' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized24' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized24' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized25' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized25' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized25' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized25' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized26' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized26' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized26' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized26' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized27' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized27' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized27' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized27' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized28' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized28' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized28' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized28' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized29' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized29' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized29' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized29' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized30' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized30' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized30' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized30' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_es__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter GTXE2 bound to: 2 - type: integer 
	Parameter GTHE3 bound to: 5 - type: integer 
	Parameter GTHE4 bound to: 8 - type: integer 
	Parameter GTYE4 bound to: 9 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000001001111 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000010010111 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b001001010011 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b001001010010 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b001001010001 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_es__parameterized0' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_es.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_up__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001101010010 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b011 
	Parameter VERSION bound to: 1114465 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:401]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_up__parameterized0' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:38]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_awaddr' does not match port width (12) of module 'up_axi__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:1934]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_araddr' does not match port width (12) of module 'up_axi__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:1944]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr__parameterized0' (103#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_tx_xcvr_0' (104#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_xcvr_0/synth/system_axi_adrv9009_tx_xcvr_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_tx_xcvr' of module 'system_axi_adrv9009_tx_xcvr_0' requires 97 connections, but only 96 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5583]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6978]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:795]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (105#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:795]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:941]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (106#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:941]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1087]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (107#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1087]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1233]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (108#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1233]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15FU5SC' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1379]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15FU5SC' (109#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1379]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_GFBASD' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1525]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_GFBASD' (110#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1525]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_59JXRJ' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1671]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_59JXRJ' (111#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1671]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1GBLMBI' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1817]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1GBLMBI' (112#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1817]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_E05M9W' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1963]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_E05M9W' (113#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:1963]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_17AVPN9' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2109]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_17AVPN9' (114#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2109]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1J5SI6G' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2255]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1J5SI6G' (115#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2255]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_T19VO9' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2401]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_T19VO9' (116#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2401]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_I5JGX7' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2547]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_I5JGX7' (117#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2547]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1UBI48Q' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2693]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1UBI48Q' (118#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2693]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_59NWCV' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2839]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_59NWCV' (119#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2839]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_1GBO6CE' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2985]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_1GBO6CE' (120#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:2985]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3778]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (121#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (122#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (123#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (124#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (125#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 24 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (126#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (126#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (127#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (128#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (129#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 17 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (129#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 17 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (129#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (130#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (131#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (131#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (131#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (131#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (132#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (133#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (134#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (134#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (134#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (134#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (134#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (134#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (134#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (134#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (135#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (136#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (137#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (138#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3778]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 16 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1024'b0000000000000000000000000000000010011100010001000000000000000000000000000000000000000000000000001000010010101011000000000000000000000000000000000000000000000000100000111100001000000000000000000000000000000000000000000000000010000100101001010000000000000000000000000000000000000000000000001001110001000000000000000000000000000000000000000000000000000000100001001010101000000000000000000000000000000000000000000000000010000011110000010000000000000000000000000000000000000000000000001000010010100110000000000000000000000000000000000000000000000000100111000100001000000000000000000000000000000000000000000000000010000100101010010000000000000000000000000000000000000000000000001000001111000000000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000001000000000000000000000000000000000000000000000001000010010100000010000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000101000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 512'b00000000000000000000000000001100000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1024'b0000000000000000000000000000000010011100010001000000000000000000000000000000000000000000000000001000010010101011000000000000000000000000000000000000000000000000100000111100001000000000000000000000000000000000000000000000000010000100101001010000000000000000000000000000000000000000000000001001110001000000000000000000000000000000000000000000000000000000100001001010101000000000000000000000000000000000000000000000000010000011110000010000000000000000000000000000000000000000000000001000010010100110000000000000000000000000000000000000000000000000100111000100001000000000000000000000000000000000000000000000000010000100101010010000000000000000000000000000000000000000000000001000001111000000000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000001000000000000000000000000000000000000000000000001000010010100000010000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000101000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000010011100010001000000111111111111000000000000000000000000000000001000010010101011001111111111111100000000000000000000000000000000100000111100001011111111111111110000000000000000000000000000000010000100101001011111111111111111000000000000000000000000000000001001110001000000000011111111111100000000000000000000000000000000100001001010101000111111111111110000000000000000000000000000000010000011110000011111111111111111000000000000000000000000000000001000010010100110111111111111111100000000000000000000000000000000100111000100001000001111111111110000000000000000000000000000000010000100101010010011111111111111000000000000000000000000000000001000001111000000111111111111111100000000000000000000000000000000100001001010100011111111111111110000000000000000000000000000000010000100101000001000111111111111000000000000000000000000000000001000010010100000010011111111111100000000000000000000000000000000100001001010000000001111111111110000000000000000000000000000000010000101000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 17 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 5 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 16'b0000000000000000 
	Parameter P_M_AXILITE_MASK bound to: 16'b0000000000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 16 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000010011100010001000000000000000000000000000000000000000000000000001000010010101011000000000000000000000000000000000000000000000000100000111100001000000000000000000000000000000000000000000000000010000100101001010000000000000000000000000000000000000000000000001001110001000000000000000000000000000000000000000000000000000000100001001010101000000000000000000000000000000000000000000000000010000011110000010000000000000000000000000000000000000000000000001000010010100110000000000000000000000000000000000000000000000000100111000100001000000000000000000000000000000000000000000000000010000100101010010000000000000000000000000000000000000000000000001000001111000000000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000001000000000000000000000000000000000000000000000001000010010100000010000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000101000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000010011100010001000000111111111111000000000000000000000000000000001000010010101011001111111111111100000000000000000000000000000000100000111100001011111111111111110000000000000000000000000000000010000100101001011111111111111111000000000000000000000000000000001001110001000000000011111111111100000000000000000000000000000000100001001010101000111111111111110000000000000000000000000000000010000011110000011111111111111111000000000000000000000000000000001000010010100110111111111111111100000000000000000000000000000000100111000100001000001111111111110000000000000000000000000000000010000100101010010011111111111111000000000000000000000000000000001000001111000000111111111111111100000000000000000000000000000000100001001010100011111111111111110000000000000000000000000000000010000100101000001000111111111111000000000000000000000000000000001000010010100000010011111111111100000000000000000000000000000000100001001010000000001111111111110000000000000000000000000000000010000101000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 17'b01111111111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (139#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010000001000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010000010000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010100000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010100100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010011000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010101000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010101100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100111000100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' (140#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (141#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (142#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' (143#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (144#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' (144#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (145#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (145#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (145#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (145#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (145#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' (146#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (147#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (148#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (149#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6978]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp0_interconnect_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/synth/system_axi_hp0_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1JU3II5' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1224]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_one_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_0/synth/bd_a17c_one_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_one_0' (150#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_0/synth/bd_a17c_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_a17c_psr_aclk_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/synth/bd_a17c_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/synth/bd_a17c_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (150#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (150#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_a17c_psr_aclk_0' (151#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/synth/bd_a17c_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_a17c_psr_aclk_0' requires 10 connections, but only 6 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1265]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1JU3II5 does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1244]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1JU3II5' (152#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1224]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_DR7KC6' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1274]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_m00e_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_31/synth/bd_a17c_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_m00e_0' (161#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_31/synth/bd_a17c_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_DR7KC6' (162#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1274]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_R3EYE2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1645]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_m00arn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_26/synth/bd_a17c_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (168#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (169#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5056 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 158 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 158 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 158 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (172#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (172#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_m00arn_0' (178#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_26/synth/bd_a17c_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_m00awn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_28/synth/bd_a17c_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_m00awn_0' (179#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_28/synth/bd_a17c_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_m00bn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_30/synth/bd_a17c_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (179#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (179#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 7 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 7 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (179#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (179#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_m00bn_0' (180#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_30/synth/bd_a17c_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_m00rn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_27/synth/bd_a17c_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 149 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 149 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 149 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 149 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 149 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 149 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 149 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 149 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 149 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 149 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 149 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 149 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 149 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (180#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (180#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_m00rn_0' (181#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_27/synth/bd_a17c_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_m00wn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_29/synth/bd_a17c_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (181#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (181#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5696 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 178 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 178 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 178 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (181#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (181#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_m00wn_0' (182#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_29/synth/bd_a17c_m00wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_R3EYE2' (183#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1645]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_m00s2a_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_25/synth/bd_a17c_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_m00s2a_0' (185#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_25/synth/bd_a17c_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s00a2s_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_10/synth/bd_a17c_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s00a2s_0' (187#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_10/synth/bd_a17c_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1DL9FW5' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1950]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s00mmu_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_7/synth/bd_a17c_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s00mmu_0' (191#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_7/synth/bd_a17c_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s00sic_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_9/synth/bd_a17c_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s00sic_0' (194#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_9/synth/bd_a17c_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s00tr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_8/synth/bd_a17c_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s00tr_0' (197#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_8/synth/bd_a17c_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_a17c_s00tr_0' requires 82 connections, but only 78 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:2404]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1DL9FW5' (198#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1950]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1AC8KA7' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:2485]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_sarn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_11/synth/bd_a17c_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (198#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (198#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (198#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (198#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_sarn_0' (199#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_11/synth/bd_a17c_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_sawn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_13/synth/bd_a17c_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_sawn_0' (200#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_13/synth/bd_a17c_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_sbn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_15/synth/bd_a17c_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (200#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (200#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_sbn_0' (201#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_15/synth/bd_a17c_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_srn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_12/synth/bd_a17c_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5376 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 168 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 168 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 168 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 168 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 168 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 168 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 168 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 168 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 168 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (202#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (202#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_srn_0' (203#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_12/synth/bd_a17c_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_swn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_14/synth/bd_a17c_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (205#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (205#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_swn_0' (206#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_14/synth/bd_a17c_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1AC8KA7' (207#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:2485]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s01a2s_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_19/synth/bd_a17c_s01a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s01a2s_0' (208#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_19/synth/bd_a17c_s01a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_BLEPUP' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:2781]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s01mmu_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_16/synth/bd_a17c_s01mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s01mmu_0' (209#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_16/synth/bd_a17c_s01mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s01sic_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_18/synth/bd_a17c_s01sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s01sic_0' (210#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_18/synth/bd_a17c_s01sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_s01tr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_17/synth/bd_a17c_s01tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_s01tr_0' (211#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_17/synth/bd_a17c_s01tr_0.sv:58]
WARNING: [Synth 8-350] instance 's01_transaction_regulator' of module 'bd_a17c_s01tr_0' requires 82 connections, but only 78 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:3235]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_BLEPUP' (212#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:2781]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_G3UP5L' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:3316]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_sarn_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_20/synth/bd_a17c_sarn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_sarn_1' (213#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_20/synth/bd_a17c_sarn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_sawn_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_22/synth/bd_a17c_sawn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_sawn_1' (214#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_22/synth/bd_a17c_sawn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_sbn_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_24/synth/bd_a17c_sbn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_sbn_1' (215#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_24/synth/bd_a17c_sbn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_srn_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_21/synth/bd_a17c_srn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_srn_1' (216#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_21/synth/bd_a17c_srn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_swn_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_23/synth/bd_a17c_swn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_swn_1' (217#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_23/synth/bd_a17c_swn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_G3UP5L' (218#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:3316]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1KV8PFF' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:3612]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_arsw_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_2/synth/bd_a17c_arsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_arsw_0' (221#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_2/synth/bd_a17c_arsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_awsw_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_4/synth/bd_a17c_awsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_awsw_0' (222#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_4/synth/bd_a17c_awsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_bsw_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_6/synth/bd_a17c_bsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_bsw_0' (223#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_6/synth/bd_a17c_bsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_rsw_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_3/synth/bd_a17c_rsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_rsw_0' (224#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_3/synth/bd_a17c_rsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a17c_wsw_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_5/synth/bd_a17c_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c_wsw_0' (225#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_5/synth/bd_a17c_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1KV8PFF' (226#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:3612]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_a17c' (227#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp0_interconnect_0' (228#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/synth/system_axi_hp0_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp1_interconnect_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/synth/system_axi_hp1_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1V0WYD2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:451]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_one_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_0/synth/bd_31bd_one_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_one_0' (229#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_0/synth/bd_31bd_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_31bd_psr_aclk_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_31bd_psr_aclk_0' (230#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_31bd_psr_aclk_0' requires 10 connections, but only 6 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:486]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1V0WYD2 does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:467]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1V0WYD2' (231#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:451]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_2KD8VH' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_m00e_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_10/synth/bd_31bd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_m00e_0' (232#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_10/synth/bd_31bd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_2KD8VH' (233#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_m00s2a_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_9/synth/bd_31bd_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_m00s2a_0' (234#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_9/synth/bd_31bd_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_s00a2s_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_5/synth/bd_31bd_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_s00a2s_0' (235#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_5/synth/bd_31bd_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_12BBSXA' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:706]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_s00mmu_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_2/synth/bd_31bd_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_s00mmu_0' (236#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_2/synth/bd_31bd_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_s00sic_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_4/synth/bd_31bd_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_s00sic_0' (237#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_4/synth/bd_31bd_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_s00tr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_3/synth/bd_31bd_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_s00tr_0' (238#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_3/synth/bd_31bd_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_31bd_s00tr_0' requires 46 connections, but only 44 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:1002]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_12BBSXA' (239#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:706]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_18B2IWK' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:1049]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_sawn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_6/synth/bd_31bd_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized11' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 157 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 157 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 157 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 157 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 157 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 157 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 157 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 157 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 157 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (239#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized11' (239#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_sawn_0' (240#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_6/synth/bd_31bd_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_sbn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_8/synth/bd_31bd_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized12' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (240#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized12' (240#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_sbn_0' (241#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_8/synth/bd_31bd_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_31bd_swn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_7/synth/bd_31bd_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd_swn_0' (242#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_7/synth/bd_31bd_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_18B2IWK' (243#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:1049]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_31bd' (244#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp1_interconnect_0' (245#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/synth/system_axi_hp1_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp2_interconnect_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/synth/system_axi_hp2_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_QEY4IV' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:451]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_one_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_0/synth/bd_c0fd_one_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_one_0' (246#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_0/synth/bd_c0fd_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_c0fd_psr_aclk_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c0fd_psr_aclk_0' (247#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_c0fd_psr_aclk_0' requires 10 connections, but only 6 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:486]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_QEY4IV does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:467]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_QEY4IV' (248#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:451]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1AI8LVG' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_m00e_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_10/synth/bd_c0fd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_m00e_0' (249#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_10/synth/bd_c0fd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1AI8LVG' (250#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_m00s2a_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_9/synth/bd_c0fd_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_m00s2a_0' (251#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_9/synth/bd_c0fd_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_s00a2s_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_5/synth/bd_c0fd_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_s00a2s_0' (252#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_5/synth/bd_c0fd_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_A6NOOV' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:706]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_s00mmu_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_2/synth/bd_c0fd_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_s00mmu_0' (253#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_2/synth/bd_c0fd_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_s00sic_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_4/synth/bd_c0fd_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_s00sic_0' (254#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_4/synth/bd_c0fd_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_s00tr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_3/synth/bd_c0fd_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_s00tr_0' (255#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_3/synth/bd_c0fd_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_c0fd_s00tr_0' requires 46 connections, but only 44 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:1002]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_A6NOOV' (256#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:706]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_DLXCPX' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:1049]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_sawn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_6/synth/bd_c0fd_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_sawn_0' (257#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_6/synth/bd_c0fd_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_sbn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_8/synth/bd_c0fd_sbn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_sbn_0' (258#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_8/synth/bd_c0fd_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c0fd_swn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_7/synth/bd_c0fd_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd_swn_0' (259#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_7/synth/bd_c0fd_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_DLXCPX' (260#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:1049]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c0fd' (261#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp2_interconnect_0' (262#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/synth/system_axi_hp2_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp3_interconnect_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/synth/system_axi_hp3_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_503c' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1SNA4RV' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:367]
INFO: [Synth 8-6157] synthesizing module 'bd_503c_one_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_0/synth/bd_503c_one_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_503c_one_0' (263#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_0/synth/bd_503c_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_503c_psr_aclk_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/synth/bd_503c_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/synth/bd_503c_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_503c_psr_aclk_0' (264#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/synth/bd_503c_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_503c_psr_aclk_0' requires 10 connections, but only 6 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:402]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1SNA4RV does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:383]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1SNA4RV' (265#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:367]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_4J1F8W' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:411]
INFO: [Synth 8-6157] synthesizing module 'bd_503c_m00e_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_9/synth/bd_503c_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_503c_m00e_0' (266#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_9/synth/bd_503c_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_4J1F8W' (267#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:411]
INFO: [Synth 8-6157] synthesizing module 'bd_503c_m00s2a_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_8/synth/bd_503c_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_503c_m00s2a_0' (268#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_8/synth/bd_503c_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_503c_s00a2s_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_5/synth/bd_503c_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_503c_s00a2s_0' (269#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_5/synth/bd_503c_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_14X5NCJ' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:587]
INFO: [Synth 8-6157] synthesizing module 'bd_503c_s00mmu_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_2/synth/bd_503c_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_503c_s00mmu_0' (270#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_2/synth/bd_503c_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_503c_s00sic_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_4/synth/bd_503c_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_503c_s00sic_0' (271#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_4/synth/bd_503c_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_503c_s00tr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_3/synth/bd_503c_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_503c_s00tr_0' (272#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_3/synth/bd_503c_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_503c_s00tr_0' requires 38 connections, but only 36 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:832]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_14X5NCJ' (273#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:587]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_11E2C15' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:871]
INFO: [Synth 8-6157] synthesizing module 'bd_503c_sarn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_6/synth/bd_503c_sarn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_503c_sarn_0' (274#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_6/synth/bd_503c_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_503c_srn_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_7/synth/bd_503c_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized13' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5312 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 166 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 166 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 166 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (274#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized13' (274#1) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_503c_srn_0' (275#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_7/synth/bd_503c_srn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_11E2C15' (276#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:871]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_503c' (277#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp3_interconnect_0' (278#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/synth/system_axi_hp3_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_sysid_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_sysid_0_0/synth/system_axi_sysid_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'sys_id' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cd72/axi_sysid.v:3]
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter CORE_VERSION bound to: 32'b00000000000000010000000001100001 
	Parameter CORE_MAGIC bound to: 1398360388 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized3' (278#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'sys_id' (279#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cd72/axi_sysid.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_sysid_0_0' (280#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_sysid_0_0/synth/system_axi_sysid_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_logic_or_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_or_0/synth/system_logic_or_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: or - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (281#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'system_logic_or_0' (282#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_or_0/synth/system_logic_or_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rom_sys_0_0/synth/system_rom_sys_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'sysid_rom' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/51ce/sysid_rom.v:3]
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter PATH_TO_FILE bound to: C:/github/hdl/projects/adrv9009/zcu102/mem_init_sys.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/github/hdl/projects/adrv9009/zcu102/mem_init_sys.txt' is read successfully [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/51ce/sysid_rom.v:15]
INFO: [Synth 8-6155] done synthesizing module 'sysid_rom' (283#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/51ce/sysid_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (284#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rom_sys_0_0/synth/system_rom_sys_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'rx_adrv9009_tpl_core_imp_1BR824U' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3131]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_0_0/synth/system_data_slice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (285#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_0_0' (286#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_0_0/synth/system_data_slice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_1_0/synth/system_data_slice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (286#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_1_0' (287#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_1_0/synth/system_data_slice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_2_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_2_0/synth/system_data_slice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 47 - type: integer 
	Parameter DIN_TO bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (287#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_2_0' (288#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_2_0/synth/system_data_slice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_3_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_3_0/synth/system_data_slice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 63 - type: integer 
	Parameter DIN_TO bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (288#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_3_0' (289#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_3_0/synth/system_data_slice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_0_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_0_1/synth/system_enable_slice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' (289#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_0_1' (290#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_0_1/synth/system_enable_slice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_1_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_1_1/synth/system_enable_slice_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' (290#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_1_1' (291#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_1_1/synth/system_enable_slice_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_2_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_2_1/synth/system_enable_slice_2_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' (291#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_2_1' (292#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_2_1/synth/system_enable_slice_2_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_3_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_3_1/synth/system_enable_slice_3_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' (292#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_3_1' (293#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_3_1/synth/system_enable_slice_3_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_tpl_core_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tpl_core_1/synth/system_tpl_core_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_FRAME bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_regmap.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
	Parameter CLK_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (294#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (295#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (296#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (296#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized1' (296#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized2' (296#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter START_CODE_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 655714 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (296#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon__parameterized0' (296#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_start_code_reg[31:0]' into 'up_adc_gpio_out_int_reg[31:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:333]
WARNING: [Synth 8-6014] Unused sequential element up_adc_start_code_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:333]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (297#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_tpl_common' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ad_ip_jesd204_tpl_common/up_tpl_common.v:38]
	Parameter COMMON_ID bound to: 2'b00 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_tpl_common' (298#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ad_ip_jesd204_tpl_common/up_tpl_common.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' (299#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_regmap.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_core' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_core.v:26]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter CDW_RAW bound to: 16 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CDW_FMT bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_channel' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_channel.v:26]
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (300#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_pnmon.v:26]
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DW bound to: 15 - type: integer 
	Parameter PN_W bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (301#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' (302#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_pnmon.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_channel' (303#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_channel.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_deframer.v:26]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SAMPLES_PER_BEAT bound to: 4 - type: integer 
	Parameter BITS_PER_CHANNEL_PER_FRAME bound to: 16 - type: integer 
	Parameter BITS_PER_LANE_PER_FRAME bound to: 32 - type: integer 
	Parameter FRAMES_PER_BEAT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_xcvr_rx_if' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:38]
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_xcvr_rx_if' (304#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 1 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle' (305#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 1 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized0' (305#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' (306#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_deframer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_core' (307#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc_core.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc' (308#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/bcba/ad_ip_jesd204_tpl_adc.v:26]
INFO: [Synth 8-6155] done synthesizing module 'system_tpl_core_1' (309#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tpl_core_1/synth/system_tpl_core_1.v:57]
WARNING: [Synth 8-350] instance 'tpl_core' of module 'system_tpl_core_1' requires 30 connections, but only 29 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3313]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_0_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_0_1/synth/system_valid_slice_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_0_1' (310#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_0_1/synth/system_valid_slice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_1_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_1_1/synth/system_valid_slice_1_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_1_1' (311#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_1_1/synth/system_valid_slice_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_2_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_2_1/synth/system_valid_slice_2_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_2_1' (312#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_2_1/synth/system_valid_slice_2_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_3_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_3_1/synth/system_valid_slice_3_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_3_1' (313#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_3_1/synth/system_valid_slice_3_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'rx_adrv9009_tpl_core_imp_1BR824U' (314#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3131]
INFO: [Synth 8-6157] synthesizing module 'rx_fir_decimator_imp_1GA06XC' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3357]
INFO: [Synth 8-6157] synthesizing module 'system_cdc_sync_active_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_cdc_sync_active_1/synth/system_cdc_sync_active_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_cdc_sync_active_1' (315#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_cdc_sync_active_1/synth/system_cdc_sync_active_1.v:58]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/synth/system_fir_decimation_0_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_0_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_0_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/synth/system_fir_decimation_0_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_0_0' (331#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/synth/system_fir_decimation_0_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_decimation_0' of module 'system_fir_decimation_0_0' requires 6 connections, but only 5 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3482]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/synth/system_fir_decimation_1_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_1_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_1_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/synth/system_fir_decimation_1_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_1_0' (332#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/synth/system_fir_decimation_1_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_decimation_1' of module 'system_fir_decimation_1_0' requires 6 connections, but only 5 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3488]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_2_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/synth/system_fir_decimation_2_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_2_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_2_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/synth/system_fir_decimation_2_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_2_0' (333#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/synth/system_fir_decimation_2_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_decimation_2' of module 'system_fir_decimation_2_0' requires 6 connections, but only 5 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3494]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_3_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/synth/system_fir_decimation_3_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_3_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_3_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/synth/system_fir_decimation_3_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_3_0' (334#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/synth/system_fir_decimation_3_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_decimation_3' of module 'system_fir_decimation_3_0' requires 6 connections, but only 5 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3500]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_0_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_0_1/synth/system_out_mux_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'ad_bus_mux' [C:/github/hdl/library/common/ad_bus_mux.v:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_bus_mux' (335#1) [C:/github/hdl/library/common/ad_bus_mux.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_0_1' (336#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_0_1/synth/system_out_mux_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_1_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_1_1/synth/system_out_mux_1_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_1_1' (337#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_1_1/synth/system_out_mux_1_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_2_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_2_1/synth/system_out_mux_2_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_2_1' (338#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_2_1/synth/system_out_mux_2_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_3_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_3_1/synth/system_out_mux_3_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_3_1' (339#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_3_1/synth/system_out_mux_3_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'rx_fir_decimator_imp_1GA06XC' (340#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3357]
WARNING: [Synth 8-350] instance 'rx_fir_decimator' of module 'rx_fir_decimator_imp_1GA06XC' requires 27 connections, but only 24 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6315]
INFO: [Synth 8-6157] synthesizing module 'rx_os_adrv9009_tpl_core_imp_7VKFB3' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3552]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_0_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_0_1/synth/system_data_slice_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_0_1' (341#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_0_1/synth/system_data_slice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_1_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_1_1/synth/system_data_slice_1_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_1_1' (342#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_1_1/synth/system_data_slice_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_2_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_2_1/synth/system_data_slice_2_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_2_1' (343#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_2_1/synth/system_data_slice_2_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_3_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_3_1/synth/system_data_slice_3_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_3_1' (344#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_slice_3_1/synth/system_data_slice_3_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_0_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_0_2/synth/system_enable_slice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_0_2' (345#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_0_2/synth/system_enable_slice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_1_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_1_2/synth/system_enable_slice_1_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_1_2' (346#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_1_2/synth/system_enable_slice_1_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_2_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_2_2/synth/system_enable_slice_2_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_2_2' (347#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_2_2/synth/system_enable_slice_2_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_3_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_3_2/synth/system_enable_slice_3_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_3_2' (348#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_3_2/synth/system_enable_slice_3_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_tpl_core_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tpl_core_2/synth/system_tpl_core_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_tpl_core_2' (349#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tpl_core_2/synth/system_tpl_core_2.v:57]
WARNING: [Synth 8-350] instance 'tpl_core' of module 'system_tpl_core_2' requires 30 connections, but only 29 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3734]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_0_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_0_2/synth/system_valid_slice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_0_2' (350#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_0_2/synth/system_valid_slice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_1_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_1_2/synth/system_valid_slice_1_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_1_2' (351#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_1_2/synth/system_valid_slice_1_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_2_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_2_2/synth/system_valid_slice_2_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_2_2' (352#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_2_2/synth/system_valid_slice_2_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_3_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_3_2/synth/system_valid_slice_3_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_3_2' (353#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_3_2/synth/system_valid_slice_3_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'rx_os_adrv9009_tpl_core_imp_7VKFB3' (354#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:3552]
WARNING: [Synth 8-350] instance 'rx_os_adrv9009_tpl_core' of module 'rx_os_adrv9009_tpl_core_imp_7VKFB3' requires 38 connections, but only 35 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6340]
INFO: [Synth 8-6157] synthesizing module 'system_spi0_csn_concat_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_spi0_csn_concat_0/synth/system_spi0_csn_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (355#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_spi0_csn_concat_0' (356#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_spi0_csn_concat_0/synth/system_spi0_csn_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_spi1_csn_concat_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_spi1_csn_concat_0/synth/system_spi1_csn_concat_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_spi1_csn_concat_0' (357#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_spi1_csn_concat_0/synth/system_spi1_csn_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_250m_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/synth/system_sys_250m_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/synth/system_sys_250m_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (357#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized4' (357#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_250m_rstgen_0' (358#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/synth/system_sys_250m_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_250m_rstgen' of module 'system_sys_250m_rstgen_0' requires 10 connections, but only 7 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6386]
INFO: [Synth 8-638] synthesizing module 'system_sys_500m_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/synth/system_sys_500m_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/synth/system_sys_500m_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_sys_500m_rstgen_0' (359#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/synth/system_sys_500m_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_500m_rstgen' of module 'system_sys_500m_rstgen_0' requires 10 connections, but only 7 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6394]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0_0/synth/system_sys_concat_intc_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (359#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0_0' (360#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0_0/synth/system_sys_concat_intc_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_1_0/synth/system_sys_concat_intc_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_1_0' (361#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_1_0/synth/system_sys_concat_intc_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps8_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:331]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 95 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:803]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (362#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:803]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2365]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2366]
INFO: [Synth 8-6157] synthesizing module 'PS8' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:42799]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (363#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:42799]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:3885]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:384]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1404]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1405]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1406]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1407]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e' (364#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:331]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps8_0' (365#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:59]
WARNING: [Synth 8-350] instance 'sys_ps8' of module 'system_sys_ps8_0' requires 237 connections, but only 203 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6422]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (366#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6626]
INFO: [Synth 8-6157] synthesizing module 'tx_adrv9009_tpl_core_imp_14ZYAV3' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9536]
INFO: [Synth 8-6157] synthesizing module 'system_data_concat_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_concat_0/synth/system_data_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 32 - type: integer 
	Parameter IN1_WIDTH bound to: 32 - type: integer 
	Parameter IN2_WIDTH bound to: 32 - type: integer 
	Parameter IN3_WIDTH bound to: 32 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 128 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized1' (366#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_data_concat_0' (367#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_data_concat_0/synth/system_data_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_0_0/synth/system_enable_slice_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_0_0' (368#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_0_0/synth/system_enable_slice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_1_0/synth/system_enable_slice_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_1_0' (369#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_1_0/synth/system_enable_slice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_2_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_2_0/synth/system_enable_slice_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_2_0' (370#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_2_0/synth/system_enable_slice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_3_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_3_0/synth/system_enable_slice_3_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_3_0' (371#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_enable_slice_3_0/synth/system_enable_slice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_tpl_core_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tpl_core_0/synth/system_tpl_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTES_PER_FRAME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_regmap.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (371#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (372#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (372#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized1' (372#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized2' (372#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 1'b0 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 590178 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (372#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (372#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (373#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_common.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' (374#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_regmap.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_core' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_core.v:26]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter DAC_CDW bound to: 32 - type: integer 
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_CDW bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_channel' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_channel.v:26]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 16 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter CLK_RATIO bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_2.v:38]
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 16 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter CORDIC bound to: 1 - type: integer 
	Parameter POLYNOMIAL bound to: 2 - type: integer 
	Parameter DDS_D_DW bound to: 16 - type: integer 
	Parameter DDS_P_DW bound to: 16 - type: integer 
	Parameter C_T_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_1.v:38]
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_D_DW bound to: 16 - type: integer 
	Parameter DDS_P_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_TYPE bound to: 1 - type: integer 
	Parameter DDS_POLINOMIAL_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine_cordic.v:38]
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter CORDIC_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter LUT_FSCALE bound to: 65536 - type: integer 
	Parameter X_FSCALE bound to: 65536 - type: integer 
	Parameter APROX_DW_GAIN_ERR bound to: 4 - type: integer 
	Parameter X_VALUE bound to: 16'b0100110110110110 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:61]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:77]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized11' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized12' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized12' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized13' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized13' (375#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (376#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [C:/software/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (377#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (378#1) [C:/software/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (379#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (380#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (381#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (382#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_channel' (383#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_channel.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_framer' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_framer.v:26]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter FRAMES_PER_BEAT bound to: 2 - type: integer 
	Parameter SAMPLES_PER_BEAT bound to: 8 - type: integer 
	Parameter BITS_PER_CHANNEL_PER_FRAME bound to: 16 - type: integer 
	Parameter BITS_PER_LANE_PER_FRAME bound to: 16 - type: integer 
	Parameter TAIL_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized1' (383#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized2' (383#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_framer' (384#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_framer.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_pn' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_pn.v:26]
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DW bound to: 31 - type: integer 
	Parameter PN7_W bound to: 31 - type: integer 
	Parameter PN15_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_pn' (385#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_pn.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_core' (386#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac_core.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac' (387#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4661/ad_ip_jesd204_tpl_dac.v:26]
INFO: [Synth 8-6155] done synthesizing module 'system_tpl_core_0' (388#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tpl_core_0/synth/system_tpl_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_0_0/synth/system_valid_slice_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_0_0' (389#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_0_0/synth/system_valid_slice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_1_0/synth/system_valid_slice_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_1_0' (390#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_1_0/synth/system_valid_slice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_2_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_2_0/synth/system_valid_slice_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_2_0' (391#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_2_0/synth/system_valid_slice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_3_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_3_0/synth/system_valid_slice_3_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_3_0' (392#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_valid_slice_3_0/synth/system_valid_slice_3_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'tx_adrv9009_tpl_core_imp_14ZYAV3' (393#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9536]
INFO: [Synth 8-6157] synthesizing module 'tx_fir_interpolator_imp_1308SRJ' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9756]
INFO: [Synth 8-6157] synthesizing module 'system_cdc_sync_active_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_cdc_sync_active_0/synth/system_cdc_sync_active_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_cdc_sync_active_0' (394#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_cdc_sync_active_0/synth/system_cdc_sync_active_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_0_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_0_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17,17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32,32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_0_0' (397#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_interpolation_0' of module 'system_fir_interpolation_0_0' requires 6 connections, but only 4 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9890]
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/synth/system_fir_interpolation_1_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_1_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_1_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17,17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32,32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/synth/system_fir_interpolation_1_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_1_0' (398#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/synth/system_fir_interpolation_1_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_interpolation_1' of module 'system_fir_interpolation_1_0' requires 6 connections, but only 4 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9895]
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_2_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/synth/system_fir_interpolation_2_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_2_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_2_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17,17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32,32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/synth/system_fir_interpolation_2_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_2_0' (399#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/synth/system_fir_interpolation_2_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_interpolation_2' of module 'system_fir_interpolation_2_0' requires 6 connections, but only 4 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9900]
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_3_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/synth/system_fir_interpolation_3_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_3_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_3_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17,17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32,32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/synth/system_fir_interpolation_3_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_3_0' (400#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/synth/system_fir_interpolation_3_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_interpolation_3' of module 'system_fir_interpolation_3_0' requires 6 connections, but only 4 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9905]
INFO: [Synth 8-6157] synthesizing module 'system_logic_and_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_and_0_0/synth/system_logic_and_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic__parameterized0' (400#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'system_logic_and_0_0' (401#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_and_0_0/synth/system_logic_and_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_logic_and_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_and_1_0/synth/system_logic_and_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_logic_and_1_0' (402#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_and_1_0/synth/system_logic_and_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_logic_and_2_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_and_2_0/synth/system_logic_and_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_logic_and_2_0' (403#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_and_2_0/synth/system_logic_and_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_logic_and_3_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_and_3_0/synth/system_logic_and_3_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_logic_and_3_0' (404#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_logic_and_3_0/synth/system_logic_and_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_0_0/synth/system_out_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ad_bus_mux__parameterized0' [C:/github/hdl/library/common/ad_bus_mux.v:38]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_bus_mux__parameterized0' (404#1) [C:/github/hdl/library/common/ad_bus_mux.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_0_0' (405#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_0_0/synth/system_out_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_1_0/synth/system_out_mux_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_1_0' (406#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_1_0/synth/system_out_mux_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_2_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_2_0/synth/system_out_mux_2_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_2_0' (407#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_2_0/synth/system_out_mux_2_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_3_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_3_0/synth/system_out_mux_3_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_3_0' (408#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_out_mux_3_0/synth/system_out_mux_3_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_rate_gen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rate_gen_0/synth/system_rate_gen_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'util_pulse_gen' [C:/github/hdl/library/common/util_pulse_gen.v:37]
	Parameter PULSE_WIDTH bound to: 1 - type: integer 
	Parameter PULSE_PERIOD bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_pulse_gen' (409#1) [C:/github/hdl/library/common/util_pulse_gen.v:37]
INFO: [Synth 8-6155] done synthesizing module 'system_rate_gen_0' (410#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rate_gen_0/synth/system_rate_gen_0.v:58]
WARNING: [Synth 8-350] instance 'rate_gen' of module 'system_rate_gen_0' requires 7 connections, but only 6 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9970]
INFO: [Synth 8-6155] done synthesizing module 'tx_fir_interpolator_imp_1308SRJ' (411#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9756]
WARNING: [Synth 8-350] instance 'tx_fir_interpolator' of module 'tx_fir_interpolator_imp_1308SRJ' requires 29 connections, but only 27 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6673]
INFO: [Synth 8-6157] synthesizing module 'system_util_adrv9009_rx_cpack_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_rx_cpack_0/synth/system_util_adrv9009_rx_cpack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_cpack2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3e5/util_cpack2.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_cpack2_impl' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3e5/util_cpack2_impl.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 1 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized3' (411#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'pack_shell' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_network' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_OF_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl' (412#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect' (413#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network' (414#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_shell' (415#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2_impl' (416#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3e5/util_cpack2_impl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2' (417#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/f3e5/util_cpack2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_util_adrv9009_rx_cpack_0' (418#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_rx_cpack_0/synth/system_util_adrv9009_rx_cpack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_util_adrv9009_rx_os_cpack_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_rx_os_cpack_0/synth/system_util_adrv9009_rx_os_cpack_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_util_adrv9009_rx_os_cpack_0' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_rx_os_cpack_0/synth/system_util_adrv9009_rx_os_cpack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_util_adrv9009_tx_upack_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_tx_upack_0/synth/system_util_adrv9009_tx_upack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_upack2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6fbf/util_upack2.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 2 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_upack2_impl' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6fbf/util_upack2_impl.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 2 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_shell__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 2 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_network__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl__parameterized0' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized4' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect__parameterized0' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network__parameterized0' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized5' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized5' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'pack_network__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl__parameterized1' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect__parameterized1' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network__parameterized1' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_shell__parameterized0' (419#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_upack2_impl' (420#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6fbf/util_upack2_impl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_upack2' (421#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6fbf/util_upack2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_util_adrv9009_tx_upack_0' (422#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_tx_upack_0/synth/system_util_adrv9009_tx_upack_0.v:57]
WARNING: [Synth 8-350] instance 'util_adrv9009_tx_upack' of module 'system_util_adrv9009_tx_upack_0' requires 16 connections, but only 14 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6735]
INFO: [Synth 8-6157] synthesizing module 'system_util_adrv9009_xcvr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/synth/system_util_adrv9009_xcvr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_adxcvr' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/fb15/util_adxcvr.v:39]
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0001010000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL_CP_G3 bound to: 16'b0000000000011111 
	Parameter QPLL_LPF bound to: 16'b0000000100110111 
	Parameter QPLL_CP bound to: 16'b0000000001111111 
	Parameter GTY4_PPF0_CFG bound to: 16'b0000100000000000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTH4_CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter GTH4_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTH4_RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter GTH4_RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter GTY4_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTY4_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTY4_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTY4_RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter TX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_LANE_INVERT bound to: 0 - type: integer 
	Parameter TX_PI_BIASSET bound to: 16'b0000000000000001 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter A_TXDIFFCTRL bound to: 16'b0000000000010110 
	Parameter RX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b011010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RX_LANE_INVERT bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_adxcvr_xcm' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/fb15/util_adxcvr_xcm.v:38]
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0001010000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL_CP_G3 bound to: 16'b0000000000011111 
	Parameter QPLL_LPF bound to: 16'b0000000100110111 
	Parameter QPLL_CP bound to: 16'b0000000001111111 
	Parameter GTY4_PPF0_CFG bound to: 16'b0000100000000000 
	Parameter GTXE2_TRANSCEIVERS bound to: 2 - type: integer 
	Parameter GTHE3_TRANSCEIVERS bound to: 5 - type: integer 
	Parameter GTHE4_TRANSCEIVERS bound to: 8 - type: integer 
	Parameter GTYE4_TRANSCEIVERS bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GTHE4_COMMON' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:8353]
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000011000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL0_CP bound to: 10'b0001111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000011111 
	Parameter QPLL0_FBDIV bound to: 80 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL0_LPF bound to: 10'b0100110111 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b0 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0011111111 
	Parameter QPLL1_FBDIV bound to: 80 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b0100110101 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b0 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_COMMON' (423#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:8353]
INFO: [Synth 8-6155] done synthesizing module 'util_adxcvr_xcm' (424#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/fb15/util_adxcvr_xcm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_adxcvr_xch' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/fb15/util_adxcvr_xch.v:38]
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTH4_CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter GTH4_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTH4_RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter GTH4_RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter GTY4_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTY4_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTY4_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTY4_RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_POLARITY bound to: 0 - type: integer 
	Parameter TX_PI_BIASSET bound to: 16'b0000000000000001 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter A_TXDIFFCTRL bound to: 16'b0000000000010110 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b011010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RX_POLARITY bound to: 0 - type: integer 
	Parameter GTXE2_TRANSCEIVERS bound to: 2 - type: integer 
	Parameter GTHE3_TRANSCEIVERS bound to: 5 - type: integer 
	Parameter GTHE4_TRANSCEIVERS bound to: 8 - type: integer 
	Parameter GTYE4_TRANSCEIVERS bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (425#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:7161]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b10110 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CAPBYPASS_FORCE bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK1 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK2 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK3 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK4 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK5 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK6 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK7 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK8 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK9 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK0 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK1 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000011111111 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK6 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK7 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK8 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK9 bound to: 16'b1111111111111111 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter LPBK_RG_CTRL bound to: 4'b1110 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001100101 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001100101 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b011010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_PWR_SAVING bound to: 1'b0 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_SEL_LC bound to: 2'b00 
	Parameter RXPI_STARTCODE bound to: 2'b00 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b011 
	Parameter RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIV2_MODE_B bound to: 1'b0 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0100 
	Parameter RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0110 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter RX_VREG_CTRL bound to: 3'b101 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b01 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b0 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATURE_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter TX_PI_BIASSET bound to: 1 - type: integer 
	Parameter TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b000 
	Parameter TX_VREG_PDB bound to: 1'b0 
	Parameter TX_VREG_VREFSEL bound to: 2'b00 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (426#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:7161]
WARNING: [Synth 8-689] width (6) of port connection 'TXDIFFCTRL' does not match port width (5) of module 'GTHE4_CHANNEL' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/fb15/util_adxcvr_xch.v:2341]
INFO: [Synth 8-6155] done synthesizing module 'util_adxcvr_xch' (427#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/fb15/util_adxcvr_xch.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_adxcvr' (428#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/fb15/util_adxcvr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_util_adrv9009_xcvr_0' (429#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/synth/system_util_adrv9009_xcvr_0.v:57]
WARNING: [Synth 8-350] instance 'util_adrv9009_xcvr' of module 'system_util_adrv9009_xcvr_0' requires 230 connections, but only 225 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6750]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system' (430#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:4081]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (431#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_top' (432#1) [c:/github/hdl/projects/adrv9009/zcu102/system_top.v:38]
INFO: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_tx_lpm_dfe_n
INFO: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_tx_diffctrl[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_5_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_5_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_6_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_6_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_7_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_7_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_8_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_8_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_9_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_9_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_10_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_10_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_11_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_11_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_12_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_12_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_13_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_13_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_14_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_14_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_14
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_14[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_15
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_15
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_15_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_15_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_15
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_15
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_15
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_15[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_15[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_15[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_15[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_15[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:50 ; elapsed = 00:02:57 . Memory (MB): peak = 1287.477 ; gain = 823.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:03:06 . Memory (MB): peak = 1287.477 ; gain = 823.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:58 ; elapsed = 00:03:06 . Memory (MB): peak = 1287.477 ; gain = 823.617
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/github/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc]
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc]
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/github/hdl/projects/common/zcu102/zcu102_system_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/common/zcu102/zcu102_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/hdl/projects/common/zcu102/zcu102_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 4270.398 ; gain = 2.035
write_xdc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4270.398 ; gain = 35.059
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 4270.824 ; gain = 0.426
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 4280.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  BUFG => BUFGCE: 12 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 128 instances
  FDR => FDRE: 120 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 3 instances
  SRL16 => SRL16E: 10 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 4280.465 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4280.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:47 ; elapsed = 00:08:00 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:48 ; elapsed = 00:08:00 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8/inst/PS8_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc, line 27).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_xfer_out_fifo_d_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_xfer_out_fifo_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_xfer_out_fifo_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_xfer_out_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dma_bypass_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dma_bypass_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_bypass_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_bypass_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_xfer_req_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dac_mem_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dac_mem_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dac_mem_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dac_mem_waddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dac_mem_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dac_mem_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dac_mem_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dac_mem_waddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dma_mem_raddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dma_mem_raddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dma_mem_raddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dma_mem_raddr_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dma_mem_raddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dma_mem_raddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dma_mem_raddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dma_mem_raddr_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_dacfifo_bypass/dma_rst_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_sync_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_sync_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_sync_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/up_rx_rst_done_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/up_rx_rst_done_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/up_rx_rst_done_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/up_rx_rst_done_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/up_rx_rst_done_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/up_rx_rst_done_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/up_rx_rst_done_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/up_rx_rst_done_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/up_tx_rst_done_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/up_tx_rst_done_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/up_tx_rst_done_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/up_tx_rst_done_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/up_tx_rst_done_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/up_tx_rst_done_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/up_tx_rst_done_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/up_tx_rst_done_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/\cdc_sync_stage1_reg[0] . (constraint file  C:/github/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/\cdc_sync_stage1_reg[0] . (constraint file  C:/github/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/\cdc_sync_stage2_reg[0] . (constraint file  C:/github/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/\cdc_sync_stage2_reg[0] . (constraint file  C:/github/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc, line 4).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 529).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 532).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_250m_rstgen/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 538).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_500m_rstgen/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 544).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 604).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 612).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 615).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 618).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 621).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 624).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 627).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 627).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 627).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 627).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 627).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 627).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 630).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 633).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 633).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 633).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 633).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 633).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 633).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 633).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 633).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 633).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[2].i_up_dac_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/\g_channel[3].i_up_dac_channel /i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 636).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 639).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 644).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 647).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 655).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 670).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 673).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 676).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 679).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 682).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 685).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 693).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 708).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_adrv9009_xcvr/inst. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 711).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 714).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 720).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0. (constraint file  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc, line 726).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc, line 2).
Applied set_property IOB = TRUE for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc, line 2).
Applied set_property IOB = TRUE for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_d1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_d2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc, line 2).
Applied set_property IOB = TRUE for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 204).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc, line 209).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_250m_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_500m_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/spi0_csn_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/VCC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/spi1_csn_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_adrv9009_tx_upack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/rate_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/logic_and_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/out_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/logic_and_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/out_mux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/logic_and_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/out_mux_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/logic_and_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/out_mux_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/data_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/enable_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/valid_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/enable_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/valid_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/enable_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/valid_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/enable_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_adrv9009_tpl_core/valid_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_tx_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_dacfifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_adrv9009_rx_cpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/data_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/enable_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/valid_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/data_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/enable_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/valid_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/data_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/enable_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/valid_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/data_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/enable_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_adrv9009_tpl_core/valid_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/out_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/out_mux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/out_mux_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/out_mux_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_adrv9009_rx_os_cpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/data_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/enable_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/valid_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/data_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/enable_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/valid_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/data_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/enable_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/valid_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/data_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/enable_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/valid_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_adrv9009_rx_os_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_adrv9009_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/logic_or. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:53 ; elapsed = 00:08:06 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__xdcDup__2'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_ctrl'
INFO: [Synth 8-5544] ROM "status_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deglitch_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_align" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_cgs'
INFO: [Synth 8-5544] ROM "rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'up_fsm_reg' in module 'axi_adxcvr_es'
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "up_wr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "up_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__xdcDup__1'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_charisk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_skip_ilas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_ies_voffset_step_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:394]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_max_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:395]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_min_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:396]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_min_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:398]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_step_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:399]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_mux_return1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized1'
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lut_rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_sym_buff_read" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_sym_buff_read" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_sym_buff_read" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_sym_buff_read" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "end_of_period_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "gen_pack.gen_output_buffer.sync" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "qpll_sel_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 2 for RAM m_ram_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                              000 |                              000
      STATE_WAIT_FOR_PHY |                              001 |                              001
               STATE_CGS |                              010 |                              010
          STATE_DEGLITCH |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          CGS_STATE_INIT |                              001 |                               00
         CGS_STATE_CHECK |                              010 |                               01
          CGS_STATE_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_rx_cgs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ES_FSM_IDLE |         000000000000000000000001 |                            00000
     ES_FSM_HOFFSET_READ |         000000000000000000000010 |                            00001
     ES_FSM_HOFFSET_RRDY |         000000000000000000000100 |                            00010
    ES_FSM_HOFFSET_WRITE |         000000000000000000001000 |                            00011
     ES_FSM_HOFFSET_WRDY |         000000000000000000010000 |                            00100
     ES_FSM_VOFFSET_READ |         000000000000000000100000 |                            00101
     ES_FSM_VOFFSET_RRDY |         000000000000000001000000 |                            00110
    ES_FSM_VOFFSET_WRITE |         000000000000000010000000 |                            00111
     ES_FSM_VOFFSET_WRDY |         000000000000000100000000 |                            01000
        ES_FSM_CTRL_READ |         000000000000001000000000 |                            01001
        ES_FSM_CTRL_RRDY |         000000000000010000000000 |                            01010
      ES_FSM_START_WRITE |         000000000000100000000000 |                            01011
       ES_FSM_START_WRDY |         000000000001000000000000 |                            01100
      ES_FSM_STATUS_READ |         000000000010000000000000 |                            01101
      ES_FSM_STATUS_RRDY |         000000000100000000000000 |                            01110
       ES_FSM_STOP_WRITE |         000000001000000000000000 |                            01111
        ES_FSM_STOP_WRDY |         000000010000000000000000 |                            10000
        ES_FSM_SCNT_READ |         000000100000000000000000 |                            10001
        ES_FSM_SCNT_RRDY |         000001000000000000000000 |                            10010
        ES_FSM_ECNT_READ |         000010000000000000000000 |                            10011
        ES_FSM_ECNT_RRDY |         000100000000000000000000 |                            10100
        ES_FSM_AXI_WRITE |         001000000000000000000000 |                            10101
        ES_FSM_AXI_READY |         010000000000000000000000 |                            10110
           ES_FSM_UPDATE |         100000000000000000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'up_fsm_reg' using encoding 'one-hot' in module 'axi_adxcvr_es'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:43 ; elapsed = 00:09:03 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |          34|      6610|
|2     |sc_exit_v1_0_8_top__GC0                 |           1|       545|
|3     |sc_mmu_v1_0_7_top__GC0                  |           1|      1982|
|4     |s00_entry_pipeline_imp_1DL9FW5__GC0     |           1|       246|
|5     |s01_entry_pipeline_imp_BLEPUP__GC0      |           1|       246|
|6     |bd_a17c__GC0                            |           1|     34263|
|7     |sc_exit_v1_0_8_top__parameterized0__GC0 |           1|       541|
|8     |sc_mmu_v1_0_7_top__parameterized0__GC0  |           1|      2149|
|9     |s00_entry_pipeline_imp_12BBSXA__GC0     |           1|       202|
|10    |bd_31bd__GC0                            |           1|      1758|
|11    |s00_entry_pipeline_imp_A6NOOV__GC0      |           1|       202|
|12    |bd_c0fd__GC0                            |           1|      1758|
|13    |sc_exit_v1_0_8_top__parameterized1__GC0 |           1|       539|
|14    |sc_mmu_v1_0_7_top__parameterized1__GC0  |           1|      1938|
|15    |s00_entry_pipeline_imp_14X5NCJ__GC0     |           1|       192|
|16    |bd_503c__GC0                            |           1|      1298|
|17    |ad_dds_2                                |           2|      7918|
|18    |ad_dds__GC0                             |           1|       291|
|19    |ad_ip_jesd204_tpl_dac_channel__GC0      |           1|       364|
|20    |ad_ip_jesd204_tpl_dac_core__GC0         |           1|       216|
|21    |ad_ip_jesd204_tpl_dac_regmap            |           1|      9175|
|22    |system__GCB0                            |           1|     37093|
|23    |system__GCB1                            |           1|     21632|
|24    |system__GCB2                            |           1|     14295|
|25    |system__GCB3                            |           1|     17999|
|26    |system__GCB4                            |           1|     19953|
|27    |system__GCB5                            |           1|     29899|
|28    |system_top__GC0                         |           1|        58|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_enb_reg' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:220]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:254]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_dac_channel/up_dac_iqcor_enb_reg' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:220]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:254]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_dac_channel/up_dac_iqcor_enb_reg' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:220]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:254]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:368]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:368]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:368]
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_wready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_awready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "i_dds_sine/x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dac_dds_incr_0_reg[15:0]' into 'dac_dds_incr_0_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:92]
INFO: [Synth 8-4471] merging register 'dac_dds_incr_1_reg[15:0]' into 'dac_dds_incr_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:93]
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[1]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[0]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top__parameterized0:/i_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top__parameterized0:/i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top__parameterized0:/i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_hp1_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp2_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_hp2_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_hp3_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/y0_reg[0] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[14]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[12]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[13]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/y0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[0] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[2]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[2]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[3] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[4]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[6] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[7]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[9] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[10]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[11]' (FD) to 'ad_dds_2:/i_dds_1_0/i_dds_sine/x0_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/y0_reg[0] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[14]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[12]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[13]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/y0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[0] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[2]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[2]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[3] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[4]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[6] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[7]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[9] )
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[10]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[11]' (FD) to 'ad_dds_2:/i_dds_1_1/i_dds_sine/x0_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[13] )
INFO: [Synth 8-3886] merging instance 'ad_dds__GC0:/dac_dds_incr_1_reg[0]' (FD) to 'ad_dds__GC0:/dac_dds_incr_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds__GC0:/\dac_dds_incr_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/i_21/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/i_21/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/i_21/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/i_21/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_afull_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/i_21/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/i_21/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/i_21/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/i_21/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1096] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1096] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[135] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1026]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[136]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1027]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[137]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1028]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[138]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[144]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[145]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[146]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1132]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[268] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[275] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[276] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[284] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[286] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[298] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[300] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[301] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[302] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[305] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[306] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[307] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[308] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[328] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[329] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[330] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[331] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[332] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[409] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[410] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[411] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[412] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[513] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[514] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[515] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[516] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[517] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[518] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[519] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[520] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[521] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[522] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[523] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[524] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[525] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[526] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[527] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[528] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[529] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[530] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[531] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[532] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[533] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[534] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[535] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[536] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[537] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[538] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[539] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[540] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[541] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[542] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[543] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[544] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[545] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[546] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[547] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[548] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[549] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[550] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[551] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[552] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[553] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[554] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[555] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[556] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[557] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[558] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[559] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[560] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[561] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[562] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[563] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[564] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[565] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[566] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[567] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[568] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[569] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[570] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[571] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[572] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[573] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[574] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[575] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[576] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[577] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[578] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[579] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[580] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[581] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[582] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[583] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[584] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[585] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[586] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[587] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[588] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[589] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[590] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[591] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[592] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[593] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[594] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[595] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[596] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[597] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[598] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[599] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[600] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[601] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[602] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[603] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[604] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[605] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[606] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[607] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[608] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[609] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[610] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[611] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[612] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[613] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[614] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[615] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[616] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[617] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[618] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[619] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[620] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[621] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[622] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[623] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[624] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[625] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[626] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[627] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[628] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[629] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[630] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[631] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[632] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[633] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[634] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[635] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[636] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[637] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[638] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[639] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[640] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[641] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[642] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[643] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[644] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[645] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[646] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[647] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[648] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[649] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[650] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[651] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[652] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[653] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[654] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[655] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[656] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[657] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[658] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[659] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[660] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[661] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[662] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[663] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[664] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[665] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[666] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[667] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[668] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[669] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[670] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[671] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[672] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[673] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[674] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[675] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[676] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[677] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[678] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[679] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[680] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[681] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[682] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[683] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[684] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[685] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[686] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[687] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[688] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[689] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[690] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[691] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[692] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[693] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[694] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[695] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[696] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[697] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[135] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[144]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[145]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[146]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1132]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[268] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[275] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[276] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[284] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[286] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[298] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[300] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[301] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[302] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[305] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[306] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[307] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[308] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[328] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[329] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[330] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[331] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[332] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[409] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[410] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[411] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[412] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[513] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[514] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[515] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[516] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[517] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[518] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[519] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[520] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[521] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[522] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[523] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[524] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[525] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[526] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[527] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[528] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[529] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[530] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[531] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[532] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[533] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[534] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[535] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[536] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[537] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[538] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[539] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[540] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[541] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[542] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[543] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[544] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[545] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[546] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[547] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[548] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[549] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[550] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[551] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[552] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[553] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[554] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[555] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[556] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[557] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[558] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[559] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[560] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[561] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[562] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[563] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[564] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[565] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[566] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[567] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[568] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[569] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[570] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[571] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[572] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[573] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[574] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[575] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[576] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[577] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[578] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[579] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[580] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[581] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[582] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[583] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[584] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[585] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[586] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[587] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[588] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[589] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[590] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[591] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[592] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[593] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[594] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[595] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[596] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[597] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[598] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[599] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[600] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[601] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[602] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[603] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[604] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[605] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[606] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[607] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[608] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[609] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[610] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[611] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[612] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[613] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[614] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[615] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[616] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[617] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[618] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[619] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[620] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[621] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[622] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[623] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[624] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[625] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[626] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[627] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[628] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[629] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[630] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[631] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[632] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[633] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[634] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[635] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[636] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[637] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[638] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[639] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[640] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[641] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[642] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[643] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[644] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[645] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[646] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[647] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[648] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[649] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[650] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[651] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[652] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[653] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[654] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[655] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[656] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[657] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[658] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[659] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[660] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[661] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[662] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[663] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[664] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[665] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[666] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[667] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[668] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[669] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[670] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[671] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[672] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[673] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[674] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[675] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[676] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[677] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[678] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[679] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[680] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[681] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[682] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[683] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[684] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[685] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[686] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[687] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[688] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[689] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[690] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[691] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[692] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[693] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[694] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[695] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[696] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[697] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1026] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1137] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1138] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1140] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1141] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[1144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1026] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1137] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1138] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1140] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1141] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[1144] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1096] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1096] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__10:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[144]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[145]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[146]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1132]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__13:/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__14:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__14:/\m_vector_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /aw_sreg/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /w_sreg/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /w_sreg/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_tpl_dac/up_rdata_int_reg[2]' (FDC) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_tpl_dac/up_rdata_int_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_tpl_dac/up_rdata_int_reg[4]' (FDC) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_tpl_dac/up_rdata_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_tpl_dac/up_rdata_int_reg[10]' (FDC) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_tpl_dac/up_rdata_int_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_tpl_dac/up_rdata_int_reg[16]' (FDC) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_tpl_dac/up_rdata_int_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_tpl_dac/up_rdata_int_reg[31] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[136]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[138]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[137] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[186]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[186]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1125]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1126]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1127]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1128]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1129]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1130]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1131]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1132]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1132]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1133]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1133]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1137]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1137]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1138]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1139]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1140]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1141]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1142]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1143]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1144]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[1144] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[136]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[138]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[137] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[186]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[186]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1125]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1126]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1127]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1128]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1129]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1130]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1131]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1132]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1132]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1133]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1133]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1137]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1137]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1138]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1139]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1140]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1141]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1142]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1143]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1144]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[1144] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1125]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1126]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1127]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1128]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1129]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1130]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1131]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/skid_buffer_reg[1132]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__12:/\skid_buffer_reg[1132] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1125]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1126]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1127]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1128]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1129]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1130]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1131]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__12:/m_vector_i_reg[1132]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__12:/\m_vector_i_reg[1132] )
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][2]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][5]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][12]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][2]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][5]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][12]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s01_nodes/s01_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s01_nodes/s01_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s01_nodes/s01_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s01_nodes/s01_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[0]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[1]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[2]' (FDSE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[0]' (FDSE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[1]' (FDSE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[5]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[6]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[7]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[3]'
INFO: [Synth 8-3886] merging instance 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[3]' (FDRE) to 's01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[0]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[1]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[2]' (FDSE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[0]' (FDSE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[1]' (FDSE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[5]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[6]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[7]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[3]'
INFO: [Synth 8-3886] merging instance 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[3]' (FDRE) to 's00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][2]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][3]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][17]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][19]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][21]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][22]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][23]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][25]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][27]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][28]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][31]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][32]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][32]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][33]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][34]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][34]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][35]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][38]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][39]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][40]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][40]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][41]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][41]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][45]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][45]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][46]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][46]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][49]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][55]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][55]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][56]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][56]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][57]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][57]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][58]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][58]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[0]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[1]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[2]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[3]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[4]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[5]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[6]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[7]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[8]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[9]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[10]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[11]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[12]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[13]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[14]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/up_rdata_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_0/\up_rdata_i_reg[15] )
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[4]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[8]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[9]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[10]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[0]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[1]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[2]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[3]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[4]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[5]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[6]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[7]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[8]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[9]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[10]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[11]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[12]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[13]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[14]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_2/\up_rdata_m_reg[15] )
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[5]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[6]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[7]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[11]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[12]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[13]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[14]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[15]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[3]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[1]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[2]' (FDCE) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/up_rdata_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_0/\up_rdata_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[0]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[1]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[2]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[3]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[4]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[5]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[6]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[7]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[8]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[9]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[10]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[11]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[12]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[13]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[14]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_3/\up_rdata_m_reg[15] )
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[4]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[8]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[9]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[10]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[0]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[1]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[2]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[3]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[4]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[5]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[6]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[7]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[8]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[9]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[10]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[11]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[12]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[13]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[14]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/up_rdata_m_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_4/\up_rdata_m_reg[15] )
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[5]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[6]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[7]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[11]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[12]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[13]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[14]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[15]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[3]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[1]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[2]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/up_rdata_m_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_2/\up_rdata_m_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_3/up_rdata_m_reg[4]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_3/up_rdata_m_reg[8]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_3/up_rdata_m_reg[9]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_3/up_rdata_m_reg[10]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_es_3/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[0]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[1]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[2]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[3]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[4]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[5]' (FDC) to 'axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/up_rdata_m_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_5/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_3/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_6/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_4/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_7/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_5/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_8/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_6/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_9/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_7/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_10/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_8/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_11/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_9/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_12/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_10/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_13/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_11/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_14/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_12/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_ch_15/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_13/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_14/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_up/\up_icm_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_mdrp_es_15/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_xcvr/inst/i_es/\up_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_0/\up_rdata_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_2/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_0/\up_rdata_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_3/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_4/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_2/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_5/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_3/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_6/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_4/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_7/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_5/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_8/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_6/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_9/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_7/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_10/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_8/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_11/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_9/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_12/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_10/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_13/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_11/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_14/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_12/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_ch_15/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_13/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_14/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_up/\up_icm_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_mdrp_es_15/\up_rdata_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_xcvr/inst/i_es/\up_addr_reg[11] )
INFO: [Synth 8-5544] ROM "i_tx_ctrl/ilas_charisk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_0/\up_rdata_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_4/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_5/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_6/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_7/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_8/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_9/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_10/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_11/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_12/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_cm_0/\up_rdata_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_13/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_cm_4/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_14/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_cm_8/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_15/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_mdrp_cm_12/\up_rdata_m_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_xcvr/inst/i_up/\up_ies_start_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_adrv9009_tx_jesd/tx /inst/\i_tx_ctrl/ilas_charisk_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_adrv9009_tx_jesd/tx_axi /inst/\i_up_tx/up_cfg_mframes_per_ilas_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_adrv9009_tx_jesd/tx_axi /inst/\i_up_tx/up_cfg_mframes_per_ilas_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_adrv9009_tx_jesd/tx_axi /inst/\i_up_tx/core_ilas_config_data_reg[109] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_adrv9009_tx_jesd/tx_axi /inst/\i_up_common/core_extra_cfg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_adrv9009_tx_jesd/tx_axi /inst/\i_up_common/core_extra_cfg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_dma/inst/\i_transfer/i_request_arb/i_src_slice/fwd_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_adrv9009_rx_os_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_adrv9009_rx_os_dma/inst/\i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_dma/inst/\i_regmap/i_regmap_request/up_dma_cyclic_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_adrv9009_rx_os_dma/inst/\i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_rx_os_dma/inst/\i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[7] )
INFO: [Synth 8-5546] ROM "i_up_rx/up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_up_rx/up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_up_rx/up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_up_rx/up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '28' to '1' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:97]
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'inst/i_core/i_deframer/g_xcvr_if[1].i_xcvr_if/rx_ip_sof_d_reg[3:0]' into 'inst/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/rx_ip_sof_d_reg[3:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:74]
INFO: [Synth 8-4471] merging register 'inst/i_core/i_deframer/g_xcvr_if[1].i_xcvr_if/rx_ip_sof_hold_reg[3:0]' into 'inst/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/rx_ip_sof_hold_reg[3:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:76]
INFO: [Synth 8-4471] merging register 'inst/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:86]
INFO: [Synth 8-4471] merging register 'inst/i_core/g_channel[2].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:86]
INFO: [Synth 8-4471] merging register 'inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:86]
INFO: [Synth 8-5546] ROM "inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i_core/g_channel[2].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 2 for RAM m_ram_reg
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[5]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[4]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[3]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[2]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[1]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[0]) is unused and will be removed from module axi_dmac__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_dma/inst/\i_transfer/i_request_arb/i_src_slice/fwd_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_dma/inst/\i_transfer/i_request_arb/i_response_manager/req_response_partial_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_adrv9009_tx_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inst/end_of_period_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_fir_interpolator/fir_interpolation_0 /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_fir_interpolator/fir_interpolation_0 /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_fir_interpolator/fir_interpolation_0 /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_fir_interpolator/fir_interpolation_0 /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_fir_interpolator/fir_interpolation_0 /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_fir_interpolator/fir_interpolation_0 /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_fir_interpolator/fir_interpolation_0 /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_fir_interpolator/fir_interpolation_0 /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
INFO: [Synth 8-4471] merging register 'inst/i_core/i_deframer/g_xcvr_if[1].i_xcvr_if/rx_ip_sof_d_reg[3:0]' into 'inst/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/rx_ip_sof_d_reg[3:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:74]
INFO: [Synth 8-4471] merging register 'inst/i_core/i_deframer/g_xcvr_if[1].i_xcvr_if/rx_ip_sof_hold_reg[3:0]' into 'inst/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/rx_ip_sof_hold_reg[3:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:76]
INFO: [Synth 8-4471] merging register 'inst/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:86]
INFO: [Synth 8-4471] merging register 'inst/i_core/g_channel[2].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:86]
INFO: [Synth 8-4471] merging register 'inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:86]
INFO: [Synth 8-5546] ROM "inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i_core/g_channel[2].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inst/i_cpack/i_pack_shell/gen_pack.gen_output_buffer.sync" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/i_cpack/i_pack_shell/gen_pack.gen_output_buffer.sync" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_adrv9009_tpl_core/tpl_core /\inst/i_regmap/i_up_tpl_adc/up_rdata_int_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_adrv9009_tpl_core/tpl_core /\inst/i_regmap/g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.rfd_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_0 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.rfd_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_1 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.rfd_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_2 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_last_madd_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.rfd_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_fir_decimator/fir_decimation_3 /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rom_sys_0/\inst/rom_data_reg[31] )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:13:12 ; elapsed = 00:14:19 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_adrv9009_rx_os_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_adrv9009_rx_os_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_adrv9009_rx_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_adrv9009_rx_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_tx_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_tx_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_139 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_147 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_155 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_163 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_171 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_179 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_187 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_195 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_203 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_211 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_219 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_227 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_235 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_243 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_251 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_259 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_267 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_275 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_283 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_291 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_299 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_307 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_315 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_323 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_331 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_339 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_347 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_355 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_363 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_371 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_379 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_387 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_398 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_406 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_414 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_422 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_430 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_438 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_446 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_454 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_462 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           2|       317|
|2     |sc_exit_v1_0_8_top__GC0                 |           1|       286|
|3     |sc_mmu_v1_0_7_top__GC0                  |           2|       317|
|4     |s00_entry_pipeline_imp_1DL9FW5__GC0     |           1|       121|
|5     |s01_entry_pipeline_imp_BLEPUP__GC0      |           1|       121|
|6     |bd_a17c__GC0                            |           1|     13170|
|7     |sc_exit_v1_0_8_top__parameterized0__GC0 |           2|       126|
|8     |sc_mmu_v1_0_7_top__parameterized0__GC0  |           2|       361|
|9     |s00_entry_pipeline_imp_12BBSXA__GC0     |           1|       184|
|10    |bd_31bd__GC0                            |           1|      1401|
|11    |s00_entry_pipeline_imp_A6NOOV__GC0      |           1|       184|
|12    |bd_c0fd__GC0                            |           1|      1401|
|13    |sc_exit_v1_0_8_top__parameterized1__GC0 |           1|       189|
|14    |sc_mmu_v1_0_7_top__parameterized1__GC0  |           1|       156|
|15    |s00_entry_pipeline_imp_14X5NCJ__GC0     |           1|        11|
|16    |bd_503c__GC0                            |           1|      1049|
|17    |ad_dds_2                                |           8|      4645|
|18    |ad_dds__GC0                             |           4|       414|
|19    |ad_ip_jesd204_tpl_dac_channel__GC0      |           4|       362|
|20    |ad_ip_jesd204_tpl_dac_core__GC0         |           1|       323|
|21    |ad_ip_jesd204_tpl_dac_regmap            |           1|      5271|
|22    |system__GCB0                            |           1|     19092|
|23    |system__GCB1                            |           1|     10429|
|24    |system__GCB2                            |           1|     11210|
|25    |system__GCB3                            |           1|     11199|
|26    |system__GCB4                            |           1|     18990|
|27    |system__GCB5                            |           1|     23781|
|28    |system_top__GC0                         |           1|        57|
|29    |sc_util_v1_0_4_axi_reg_stall__1         |           5|       772|
|30    |sc_util_v1_0_4_axi_reg_stall__2         |           3|       702|
|31    |sc_util_v1_0_4_axi_reg_stall__3         |           3|        57|
|32    |sc_util_v1_0_4_axi_reg_stall__4         |           4|       234|
|33    |sc_util_v1_0_4_axi_reg_stall__5         |           4|       222|
|34    |sc_util_v1_0_4_axi_reg_stall__6         |           2|       227|
|35    |sc_util_v1_0_4_axi_reg_stall__7         |           2|       217|
|36    |sc_util_v1_0_4_axi_reg_stall__8         |           4|        57|
|37    |sc_util_v1_0_4_axi_reg_stall__10        |           3|       312|
|38    |sc_util_v1_0_4_axi_reg_stall__12        |           2|        41|
|39    |sc_util_v1_0_4_axi_reg_stall__13        |           2|        30|
|40    |sc_util_v1_0_4_axi_reg_stall__14        |           3|       317|
|41    |sc_util_v1_0_4_axi_reg_stall__15        |           2|        28|
|42    |sc_util_v1_0_4_axi_reg_stall__18        |           1|        41|
|43    |sc_util_v1_0_4_axi_reg_stall__19        |           1|        30|
|44    |sc_util_v1_0_4_axi_reg_stall__20        |           1|        30|
|45    |sc_util_v1_0_4_axi_reg_stall__21        |           1|        28|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc:74]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc:74]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc:74]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:13:40 ; elapsed = 00:14:53 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp0_interconnect/insti_2/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][0]' (FDRE) to 'i_system_wrapper/system_i/axi_hp0_interconnect/insti_2/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp0_interconnect/insti_2/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][0]' (FDRE) to 'i_system_wrapper/system_i/axi_hp0_interconnect/insti_2/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][1]'
INFO: [Synth 8-5582] The block RAM m_ram_reg originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:14:24 ; elapsed = 00:15:39 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           2|       317|
|2     |sc_exit_v1_0_8_top__GC0                 |           1|       286|
|3     |sc_mmu_v1_0_7_top__GC0                  |           2|       317|
|4     |s00_entry_pipeline_imp_1DL9FW5__GC0     |           1|       121|
|5     |s01_entry_pipeline_imp_BLEPUP__GC0      |           1|       121|
|6     |bd_a17c__GC0                            |           1|     13132|
|7     |sc_exit_v1_0_8_top__parameterized0__GC0 |           2|       126|
|8     |sc_mmu_v1_0_7_top__parameterized0__GC0  |           2|       361|
|9     |sc_exit_v1_0_8_top__parameterized1__GC0 |           1|       189|
|10    |sc_mmu_v1_0_7_top__parameterized1__GC0  |           1|       156|
|11    |s00_entry_pipeline_imp_14X5NCJ__GC0     |           1|        11|
|12    |bd_503c__GC0                            |           1|      1049|
|13    |ad_dds_2                                |           8|      4645|
|14    |ad_dds__GC0                             |           4|       414|
|15    |ad_ip_jesd204_tpl_dac_channel__GC0      |           4|       362|
|16    |ad_ip_jesd204_tpl_dac_core__GC0         |           1|       323|
|17    |ad_ip_jesd204_tpl_dac_regmap            |           1|      5271|
|18    |system__GCB0                            |           1|     19092|
|19    |system__GCB1                            |           1|     10429|
|20    |system__GCB2                            |           1|     11210|
|21    |system__GCB3                            |           1|     11199|
|22    |system__GCB4                            |           1|     19606|
|23    |system__GCB5                            |           1|     24061|
|24    |system_top__GC0                         |           1|        57|
|25    |sc_util_v1_0_4_axi_reg_stall__1         |           5|       772|
|26    |sc_util_v1_0_4_axi_reg_stall__2         |           3|       702|
|27    |sc_util_v1_0_4_axi_reg_stall__3         |           3|        57|
|28    |sc_util_v1_0_4_axi_reg_stall__4         |           4|       234|
|29    |sc_util_v1_0_4_axi_reg_stall__5         |           4|       222|
|30    |sc_util_v1_0_4_axi_reg_stall__6         |           2|       227|
|31    |sc_util_v1_0_4_axi_reg_stall__7         |           2|       217|
|32    |sc_util_v1_0_4_axi_reg_stall__8         |           4|        57|
|33    |sc_util_v1_0_4_axi_reg_stall__10        |           3|       312|
|34    |sc_util_v1_0_4_axi_reg_stall__12        |           2|        41|
|35    |sc_util_v1_0_4_axi_reg_stall__13        |           2|        30|
|36    |sc_util_v1_0_4_axi_reg_stall__14        |           3|       317|
|37    |sc_util_v1_0_4_axi_reg_stall__15        |           2|        28|
|38    |sc_util_v1_0_4_axi_reg_stall__18        |           1|        41|
|39    |sc_util_v1_0_4_axi_reg_stall__19        |           1|        30|
|40    |sc_util_v1_0_4_axi_reg_stall__20        |           1|        30|
|41    |sc_util_v1_0_4_axi_reg_stall__21        |           1|        28|
|42    |system_axi_hp1_interconnect_0_GT0       |           1|      1585|
|43    |system_axi_hp2_interconnect_0_GT0       |           1|      1585|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__127) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__128) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__129) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__130) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__131) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__132) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__133) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__134) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__135) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__136) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__137) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__138) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__139) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__140) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__141) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__142) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__143) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__144) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__145) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__146) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__147) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__148) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__149) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__150) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__151) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__152) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__153) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__154) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__155) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__156) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__157) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__158) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__159) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__160) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__161) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__162) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__163) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__164) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__165) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__166) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__167) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__168) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__169) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__170) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__171) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__172) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__173) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__174) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__175) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__176) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__177) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__178) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__179) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__180) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__181) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__182) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__183) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__184) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__185) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__186) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__187) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__188) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__189) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__190) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__191) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__192) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__193) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__194) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__195) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__196) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__197) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__198) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__199) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__200) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__201) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__202) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__203) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__204) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__205) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__206) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__207) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__208) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__209) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__210) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__211) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__212) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__213) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__214) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__215) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__216) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__217) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__218) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__219) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__220) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__221) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__222) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__223) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__224) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__225) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__226) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__227) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__228) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__229) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__230) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__231) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__232) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__233) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__234) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__235) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__236) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__237) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__238) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__239) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__240) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__241) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__242) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__243) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__244) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__245) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__246) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__247) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__248) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__249) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__250) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__251) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__252) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__253) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__254) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__383) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__384) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__385) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__386) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__387) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__388) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__389) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__390) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__391) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__392) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__393) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__394) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__395) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__396) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__397) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__398) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__399) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__400) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__401) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__402) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__403) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__404) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__405) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__406) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__407) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__408) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__409) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__410) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__411) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__412) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__413) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__414) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__415) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__416) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__417) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__418) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__419) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__420) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__421) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__422) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__423) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__424) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__425) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__426) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__427) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__428) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__429) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__430) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__431) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__432) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__433) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__434) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__435) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__436) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__437) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__438) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__439) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__440) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__441) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__442) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__443) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__444) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__445) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__446) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__447) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__448) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__449) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__450) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__451) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__452) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__453) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__454) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__455) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__456) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__457) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__458) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__459) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__460) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__461) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__462) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__463) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__464) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__465) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__466) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__467) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__468) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__469) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__470) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__471) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__472) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__473) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__474) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__475) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__476) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__477) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__478) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__479) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__480) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__481) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__482) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__483) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__484) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__485) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__486) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__487) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__488) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__489) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__490) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__491) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__492) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__493) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__494) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__495) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__496) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__497) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__498) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__499) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__500) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__501) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__502) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__503) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__504) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__505) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__506) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__507) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__508) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__509) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__510) is unused and will be removed from module util_dacfifo.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_7_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_7_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_7_top__parameterized1.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[0]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[1]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[2]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[3]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[4]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[5]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[6]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[7]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[8]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[9]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[10]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[11]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[12]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[13]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_1_d_reg[15]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_1_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[0]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[2]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[3]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[4]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[5]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[6]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[7]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[8]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[9]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[10]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[11]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[12]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[13]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[14]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[15]' (FD) to 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/dds_scale_0_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[136]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[137]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[137]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[138]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[138]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[139]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[140]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[141]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[142]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[143]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[136]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[137]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[137]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[138]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[138]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[139]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[140]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[141]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[142]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[143]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[2]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[0]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[3]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[4]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[6]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[5]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_eof_gen/sof_reg[2]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_eof_gen/eof_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_eof_gen/sof_reg[3]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_eof_gen/eof_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[2]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[0]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[3]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[4]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[6]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/rd_addr_reg[5]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/rd_addr_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_eof_gen/sof_reg[2]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_eof_gen/eof_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_eof_gen/sof_reg[3]' (FDR) to 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_eof_gen/eof_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[136]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[137]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[137]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[138]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[138]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[139]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[140]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[141]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[142]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/bwd_data_reg[143]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[136]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[137]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[137]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[138]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[138]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[139]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[140]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[141]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[142]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[143]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__255' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__256'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__511' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__256'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__256' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__257'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__512' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__257'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__257' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__258'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__513' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__258'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__258' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__259'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__514' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__259'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__259' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__260'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__515' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__260'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__260' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__261'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__516' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__261'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__261' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__262'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__517' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__262'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__262' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__263'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__518' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__263'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__263' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__264'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__519' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__264'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__264' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__265'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__520' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__265'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__265' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__266'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__521' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__266'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__266' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__267'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__522' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__267'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__267' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__268'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__523' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__268'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__268' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__269'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__524' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__269'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__269' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__270'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__525' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__270'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__270' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__271'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__526' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__271'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__271' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__272'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__527' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__272'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__272' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__273'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__528' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__273'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__273' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__274'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__529' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__274'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__274' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__275'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__530' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__275'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__275' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__276'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__531' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__276'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__276' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__277'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__532' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__277'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__277' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__278'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__533' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__278'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__278' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__279'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__534' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__279'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__279' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__280'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__535' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__280'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__280' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__281'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__536' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__281'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__281' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__282'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__537' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__282'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__282' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__283'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__538' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__283'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__283' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__284'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__539' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__284'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__284' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__285'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__540' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__285'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__285' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__286'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__541' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__286'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__286' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__287'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__542' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__287'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__287' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__288'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__543' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__288'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__288' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__289'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__544' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__289'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__289' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__290'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__545' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__290'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__290' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__291'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__546' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__291'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__291' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__292'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__547' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__292'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__292' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__293'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__548' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__293'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__293' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__294'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__549' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__294'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__294' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__295'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__550' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__295'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__295' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__296'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__551' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__296'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__296' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__297'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__552' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__297'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__297' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__298'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__553' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__298'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__298' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__299'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__554' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__299'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__299' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__300'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__555' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__300'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__300' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__301'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__556' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__301'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__301' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__302'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__557' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__302'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__302' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__303'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__558' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__303'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__303' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__304'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__559' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__304'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__304' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__305'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__560' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__305'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__305' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__306'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__561' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__306'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__306' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__307'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__562' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__307'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__307' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__308'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__563' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__308'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__308' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__309'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__564' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__309'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__309' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__310'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__565' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__310'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__310' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__311'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__566' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__311'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__311' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__312'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__567' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__312'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__312' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__313'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__568' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__313'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__313' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__314'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__569' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__314'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__314' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__315'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__570' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__315'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__315' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__316'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__571' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__316'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__316' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__317'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__572' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__317'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__317' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__318'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__573' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__318'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__318' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__319'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__574' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__319'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__319' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__320'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__575' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__320'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__320' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__321'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__576' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__321'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__321' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__322'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__577' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__322'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__322' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__323'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__578' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__323'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__323' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__324'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__579' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__324'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__324' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__325'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__580' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__325'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__325' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__326'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__581' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__326'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__326' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__327'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__582' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__327'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__327' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__328'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__583' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__328'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__328' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__329'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__584' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__329'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__329' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__330'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__585' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__330'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__330' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__331'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__586' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__331'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__331' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__332'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__587' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__332'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__332' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__333'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__588' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__333'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__333' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__334'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__589' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__334'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__334' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__335'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__590' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__335'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__335' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__336'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__591' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__336'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__336' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__337'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__592' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__337'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__337' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__338'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__593' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__338'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__338' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__339'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__594' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__339'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__339' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__340'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__595' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__340'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__340' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__341'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__596' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__341'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__341' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__342'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__597' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__342'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__342' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__343'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__598' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__343'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__343' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__344'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__599' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__344'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__344' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__345'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__600' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__345'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__345' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__346'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__601' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__346'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__346' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__347'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__602' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__347'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__347' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__348'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__603' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__348'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__348' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__349'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__604' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__349'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__349' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__350'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__605' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__350'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__350' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__351'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__606' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__351'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__351' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__352'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__607' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__352'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__352' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__353'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__608' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__353'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__353' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__354'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__609' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__354'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__354' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__355'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__610' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__355'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__355' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__356'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__611' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__356'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__356' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__357'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__612' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__357'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__357' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__358'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__613' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__358'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__358' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__359'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__614' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__359'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__359' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__360'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__615' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__360'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__360' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__361'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__616' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__361'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__361' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__362'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__617' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__362'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__362' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__363'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__618' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__363'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__363' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__364'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__619' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__364'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__364' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__365'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__620' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__365'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__365' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__366'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__621' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__366'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__366' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__367'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__622' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__367'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__367' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__368'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__623' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__368'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__368' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__369'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__624' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__369'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__369' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__370'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__625' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__370'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__370' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__371'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__626' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__371'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__371' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__372'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__627' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__372'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__372' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__373'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__628' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__373'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__373' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__374'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__629' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__374'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__374' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__375'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__630' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__375'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__375' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__376'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__631' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__376'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__376' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__377'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__632' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__377'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__377' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__378'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__633' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__378'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__378' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__379'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__634' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__379'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__379' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__380'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__635' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__380'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__380' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__381'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__636' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__381'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__381' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__382'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__637' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__382'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__382' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__638'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__0'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__0' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__1' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__2'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__2' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__3'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__3' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__4' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__5' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__6' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__7'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__7' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__8'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__8' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__9' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__10' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__11'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__11' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__12'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__12' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__13'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__13' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__14' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__15'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__15' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__16' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__17'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__17' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__18'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__18' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__19'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__19' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__20'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__20' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__21'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__21' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__22' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__23'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__23' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__24'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__24' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__25'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__25' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__26'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__26' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__27'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__27' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__28'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__28' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__29' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__30' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__31'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__31' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__32'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__32' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__33'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__33' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__34'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__34' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__35'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__35' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__36'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__36' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__37'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__37' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__38' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__39'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__39' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__40'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__40' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__41'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__41' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__42'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__42' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__43'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__43' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__44'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__44' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__45'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__45' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__46' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__47'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__47' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__48'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__48' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__49'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__49' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__50'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__50' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__51'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__51' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__52'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__52' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__53' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__54'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__54' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__55'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__55' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__56'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__56' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__57'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__57' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__58' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__59'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__59' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__60' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__61'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__61' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__62' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__63'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__63' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__64'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__64' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__65'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__65' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__66'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__66' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__67'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__67' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__68'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__68' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__69'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__69' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__70' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__71'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__71' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__72'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__72' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__73' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__74'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__74' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__75'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__75' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__76'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__76' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__77'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__77' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__78' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__79'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__79' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__80'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__80' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__81'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__81' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__82'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__82' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__83'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__83' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__84'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__84' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__85'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__85' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__86'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__86' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__87'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__87' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__88'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__88' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__89'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__89' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__90'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__90' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__91'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__91' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__92'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__92' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__93'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__93' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__94' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__95'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__95' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__96'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__96' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__97'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__97' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__98'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__98' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__99'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__99' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__100'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__100' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__101'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__101' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__102'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__102' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__103'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__103' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__104'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__104' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__105'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__105' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__106' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__107'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__107' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__108'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__108' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__109'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__109' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__110'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__110' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__111'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__111' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__112'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__112' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__113'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__113' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__114'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__114' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__115'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__115' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__116'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__116' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__117'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__117' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__118' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__119'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__119' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__120'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__120' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__121'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__121' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__122'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__122' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__123'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__123' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__124'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__124' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__125'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__125' (FD) to 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_adrv9009_dacfifo/inst/dac_dunf_reg)
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_100 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_101 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_102 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_104 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_105 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_106 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_108 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_109 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_110 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_111 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_112 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_113 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_114 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_116 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_117 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_118 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_120 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_121 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_122 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_124 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_125 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_126 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_127 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_100 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_101 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_102 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_104 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_105 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_106 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_108 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_109 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_110 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_111 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_112 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_113 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_114 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_116 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_117 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_118 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_120 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_121 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_122 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_124 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_125 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_126 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_127 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_100 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_101 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_102 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_104 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_105 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_106 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_108 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_109 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_110 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_111 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_112 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_113 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_114 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_116 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_117 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_118 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_120 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_121 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_122 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_124 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_125 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_126 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_127 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_100 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_101 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_102 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_104 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_105 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_106 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_108 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_109 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_110 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_111 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_112 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_113 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_114 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_116 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_117 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_118 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_120 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_121 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_122 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_124 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_125 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_126 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_127 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:16:26 ; elapsed = 00:17:47 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-6064] Net n_0_163 is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_295 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_294 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_293 is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_504 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_502 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_292 is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_501 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_499 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_160 is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net dac_raddr_reg[3] is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net dac_raddr_reg[4] is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net dac_raddr_reg[9] is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net dac_raddr_reg[10] is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_162 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_161 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[5]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[4]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[3]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[2]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[1]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:41 ; elapsed = 00:18:03 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:43 ; elapsed = 00:18:05 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:17:18 ; elapsed = 00:18:40 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:17:19 ; elapsed = 00:18:40 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:17:23 ; elapsed = 00:18:45 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:17:24 ; elapsed = 00:18:46 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |DSP48E            |     1|
|2     |DSP48E__1         |     1|
|3     |DSP48E__10        |     1|
|4     |DSP48E__11        |     1|
|5     |DSP48E__12        |     1|
|6     |DSP48E__13        |     1|
|7     |DSP48E__14        |     1|
|8     |DSP48E__15        |     1|
|9     |DSP48E__2         |     1|
|10    |DSP48E__3         |     1|
|11    |DSP48E__4         |     1|
|12    |DSP48E__5         |     1|
|13    |DSP48E__6         |     1|
|14    |DSP48E__7         |     1|
|15    |DSP48E__8         |     1|
|16    |DSP48E__9         |     1|
|17    |BUFG              |    12|
|18    |BUFG_GT           |     8|
|19    |BUFG_PS           |     3|
|20    |CARRY8            |  1616|
|21    |DSP_ALU           |     8|
|22    |DSP_ALU_1         |    72|
|23    |DSP_ALU_2         |     8|
|24    |DSP_ALU_3         |    40|
|25    |DSP_A_B_DATA      |   128|
|26    |DSP_C_DATA        |   128|
|27    |DSP_MULTIPLIER    |    12|
|28    |DSP_MULTIPLIER_1  |   108|
|29    |DSP_MULTIPLIER_2  |     8|
|30    |DSP_M_DATA        |   120|
|31    |DSP_M_DATA_1      |     8|
|32    |DSP_OUTPUT        |   128|
|33    |DSP_PREADD        |   128|
|34    |DSP_PREADD_DATA   |    12|
|35    |DSP_PREADD_DATA_1 |   108|
|36    |DSP_PREADD_DATA_2 |     8|
|37    |GTHE4_CHANNEL     |     4|
|38    |GTHE4_COMMON      |     1|
|39    |IBUFDS_GTE4       |     1|
|40    |LUT1              |  5185|
|41    |LUT2              |  5314|
|42    |LUT3              | 18067|
|43    |LUT4              |  3750|
|44    |LUT5              |  3874|
|45    |LUT6              |  5234|
|46    |MMCME4_ADV        |     3|
|47    |MUXF7             |    13|
|48    |PS8               |     1|
|49    |RAM16X1D          |   194|
|50    |RAM32M16          |   254|
|51    |RAM32X1D          |     7|
|52    |RAM64M8           |     4|
|53    |RAM64X1D          |     9|
|54    |RAMB18E2_1        |     4|
|55    |RAMB36E2_1        |     2|
|56    |RAMB36E2_11       |   512|
|57    |RAMB36E2_12       |     4|
|58    |RAMB36E2_13       |     2|
|59    |SRL16             |    10|
|60    |SRL16E            |  3004|
|61    |SRLC32E           |    99|
|62    |FDCE              |  7758|
|63    |FDPE              |   135|
|64    |FDR               |    64|
|65    |FDRE              | 45349|
|66    |FDSE              |   800|
|67    |IBUF              |    14|
|68    |IBUFDS            |     3|
|69    |IOBUF             |    28|
|70    |OBUF              |    12|
|71    |OBUFDS            |     3|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:17:24 ; elapsed = 00:18:46 . Memory (MB): peak = 4283.238 ; gain = 3819.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6785 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:46 ; elapsed = 00:14:07 . Memory (MB): peak = 4283.238 ; gain = 823.617
Synthesis Optimization Complete : Time (s): cpu = 00:17:25 ; elapsed = 00:18:51 . Memory (MB): peak = 4283.238 ; gain = 3819.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2378 Unisim elements for replacement
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Illegal to place instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg on site BITSLICE_RX_TX_X0Y0. The location site type (BITSLICE_RX_TX) and bel type (IPFF_S) do not match the cell type (FDRE)..
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Illegal to place instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg on site BITSLICE_RX_TX_X0Y0. The location site type (BITSLICE_RX_TX) and bel type (IPFF_S) do not match the cell type (FDRE)..
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_tx_bufg
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 4398.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 746 instances were transformed.
  BUFG => BUFGCE: 12 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 128 instances
  FDR => FDRE: 64 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 194 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 254 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 9 instances
  SRL16 => SRL16E: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
8137 Infos, 822 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:18:38 ; elapsed = 00:20:17 . Memory (MB): peak = 4398.609 ; gain = 3946.922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 4398.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 4398.609 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 21 18:18:31 2020...
[Mon Sep 21 18:18:38 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:21:59 . Memory (MB): peak = 1346.953 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e
INFO: [Netlist 29-17] Analyzing 2292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Illegal to place instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg on site BITSLICE_RX_TX_X0Y0. The location site type (BITSLICE_RX_TX) and bel type (IPFF_S) do not match the cell type (FDRE)..
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Illegal to place instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg on site BITSLICE_RX_TX_X0Y0. The location site type (BITSLICE_RX_TX) and bel type (IPFF_S) do not match the cell type (FDRE)..
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/github/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc]
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc]
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc]
Parsing XDC File [C:/github/hdl/projects/common/zcu102/zcu102_system_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/common/zcu102/zcu102_system_constr.xdc]
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
INFO: [Timing 38-2] Deriving generated clocks [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
get_clocks: Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3614.469 ; gain = 530.691
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3614.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 660 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 128 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 28 instances
  OBUFDS => OBUFDS: 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 194 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 254 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 9 instances

open_run: Time (s): cpu = 00:02:31 ; elapsed = 00:02:28 . Memory (MB): peak = 3614.469 ; gain = 2267.516
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:03:08 ; elapsed = 00:02:05 . Memory (MB): peak = 5221.508 ; gain = 1607.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 5221.508 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.536 . Memory (MB): peak = 5221.508 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 5221.508 ; gain = 0.000
[Mon Sep 21 18:23:48 2020] Launched impl_1...
Run output will be captured here: C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 5221.508 ; gain = 0.000
[Mon Sep 21 18:23:48 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 249.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 2279.051 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 2279.051 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2279.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 657 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 128 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 28 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 194 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 254 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 9 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 2279.051 ; gain = 2029.234
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/Xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2279.051 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1679d58a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2279.051 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 159 inverter(s) to 10381 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14fdb2377

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2299.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 594 cells and removed 5433 cells
INFO: [Opt 31-1021] In phase Retarget, 113 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 131e557a0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2299.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3777 cells and removed 4962 cells
INFO: [Opt 31-1021] In phase Constant propagation, 816 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18972ef36

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2299.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6672 cells
INFO: [Opt 31-1021] In phase Sweep, 116 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFG_inst to drive 0 load(s) on clock net i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFG_inst to drive 0 load(s) on clock net i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFG_inst to drive 0 load(s) on clock net i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFGCE
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1504eb235

Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 2299.754 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12f56d77a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:22 . Memory (MB): peak = 2299.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1310accfb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:26 . Memory (MB): peak = 2299.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             594  |            5433  |                                            113  |
|  Constant propagation         |            3777  |            4962  |                                            816  |
|  Sweep                        |               0  |            6672  |                                            116  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             92  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2299.754 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1502bc8d7

Time (s): cpu = 00:01:32 ; elapsed = 00:01:26 . Memory (MB): peak = 2299.754 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.752 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 524 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 408 WE to EN ports
Number of BRAM Ports augmented: 104 newly gated: 414 Total Ports: 1048
Ending PowerOpt Patch Enables Task | Checksum: c78d2b8c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5295.188 ; gain = 0.000
Ending Power Optimization Task | Checksum: c78d2b8c

Time (s): cpu = 00:04:41 ; elapsed = 00:03:11 . Memory (MB): peak = 5295.188 ; gain = 2995.434

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 1caa84779

Time (s): cpu = 00:01:26 ; elapsed = 00:00:51 . Memory (MB): peak = 5295.188 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1caa84779

Time (s): cpu = 00:01:29 ; elapsed = 00:00:54 . Memory (MB): peak = 5295.188 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5295.188 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1caa84779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:55 ; elapsed = 00:06:02 . Memory (MB): peak = 5295.188 ; gain = 3016.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.840 . Memory (MB): peak = 5295.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 5295.188 ; gain = 0.000
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11321d89e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 5295.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11587b37b

Time (s): cpu = 00:01:19 ; elapsed = 00:01:13 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ed4ea94d

Time (s): cpu = 00:02:41 ; elapsed = 00:02:10 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ed4ea94d

Time (s): cpu = 00:02:42 ; elapsed = 00:02:10 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ed4ea94d

Time (s): cpu = 00:02:43 ; elapsed = 00:02:11 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23875af98

Time (s): cpu = 00:04:47 ; elapsed = 00:03:41 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 5295.188 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 204b6169b

Time (s): cpu = 00:09:33 ; elapsed = 00:08:23 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11ff16b9a

Time (s): cpu = 00:10:17 ; elapsed = 00:09:08 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ff16b9a

Time (s): cpu = 00:10:19 ; elapsed = 00:09:10 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c59c3224

Time (s): cpu = 00:11:02 ; elapsed = 00:09:48 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15daa8053

Time (s): cpu = 00:11:05 ; elapsed = 00:09:51 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1f49590df

Time (s): cpu = 00:11:16 ; elapsed = 00:10:00 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 192dd08b6

Time (s): cpu = 00:11:18 ; elapsed = 00:10:02 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1328a52a9

Time (s): cpu = 00:11:31 ; elapsed = 00:10:15 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1a3aef407

Time (s): cpu = 00:12:05 ; elapsed = 00:10:35 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: e1dcc6be

Time (s): cpu = 00:12:21 ; elapsed = 00:10:56 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 14a282168

Time (s): cpu = 00:12:23 ; elapsed = 00:10:58 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14a282168

Time (s): cpu = 00:12:24 ; elapsed = 00:10:59 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17fdb3937

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0], inserted BUFG to drive 8847 loads.
INFO: [Place 46-45] Replicated bufg driver i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fd5188b5

Time (s): cpu = 00:15:08 ; elapsed = 00:13:00 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.747. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 203636a6d

Time (s): cpu = 00:15:15 ; elapsed = 00:13:07 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 203636a6d

Time (s): cpu = 00:15:15 ; elapsed = 00:13:08 . Memory (MB): peak = 5295.188 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: 283033f8c
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.747. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 246ac78c2

Time (s): cpu = 00:16:52 ; elapsed = 00:14:05 . Memory (MB): peak = 5295.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.713 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2f8babfcf

Time (s): cpu = 00:17:10 ; elapsed = 00:14:23 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2f0ff6632

Time (s): cpu = 00:17:11 ; elapsed = 00:14:24 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2f0ff6632

Time (s): cpu = 00:17:11 ; elapsed = 00:14:24 . Memory (MB): peak = 5295.188 ; gain = 0.000
Ending Placer Task | Checksum: 24304fc11

Time (s): cpu = 00:17:12 ; elapsed = 00:14:25 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:17:27 ; elapsed = 00:14:36 . Memory (MB): peak = 5295.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 5295.188 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 5295.188 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 5295.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.131 . Memory (MB): peak = 5295.188 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 5295.188 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c144e04b ConstDB: 0 ShapeSum: cfb1d4b9 RouteDB: b20e470d

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: db6700ab

Time (s): cpu = 00:03:02 ; elapsed = 00:01:44 . Memory (MB): peak = 5295.188 ; gain = 0.000
Post Restoration Checksum: NetGraph: f360ccc1 NumContArr: 351dab6e Constraints: cb04cb98 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f38343c7

Time (s): cpu = 00:03:03 ; elapsed = 00:01:46 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f38343c7

Time (s): cpu = 00:03:04 ; elapsed = 00:01:46 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f38343c7

Time (s): cpu = 00:03:04 ; elapsed = 00:01:47 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: c50dc9ff

Time (s): cpu = 00:03:13 ; elapsed = 00:01:56 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 10908d73c

Time (s): cpu = 00:04:48 ; elapsed = 00:02:48 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.790  | TNS=0.000  | WHS=-0.151 | THS=-32.688|

Phase 2 Router Initialization | Checksum: 9f7fc931

Time (s): cpu = 00:06:15 ; elapsed = 00:03:41 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b3c6f75e

Time (s): cpu = 00:07:14 ; elapsed = 00:04:19 . Memory (MB): peak = 5295.188 ; gain = 0.000

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.04|   16x16|      1.01|     2x2|      0.03|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     4x4|      0.44|     1x1|      0.01|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     2x2|      0.04|     2x2|      0.03|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.03|     2x2|      0.05|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X24Y136->INT_X27Y187 (PSS_ALTO_X0Y0->DSP_X27Y185)
	INT_X24Y184->INT_X27Y187 (CLEM_X24Y184->DSP_X27Y185)
	INT_X24Y180->INT_X27Y183 (CLEM_X24Y180->DSP_X27Y180)
	INT_X24Y176->INT_X27Y179 (PSS_ALTO_X0Y0->DSP_X27Y175)
	INT_X24Y172->INT_X27Y175 (PSS_ALTO_X0Y0->DSP_X27Y175)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7337
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=-0.025 | THS=-0.160 |

Phase 4.1 Global Iteration 0 | Checksum: 1b8050d4f

Time (s): cpu = 00:09:58 ; elapsed = 00:05:58 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25a967e86

Time (s): cpu = 00:10:20 ; elapsed = 00:06:14 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 25a967e86

Time (s): cpu = 00:10:21 ; elapsed = 00:06:14 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e26f5b0d

Time (s): cpu = 00:11:05 ; elapsed = 00:06:40 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1e26f5b0d

Time (s): cpu = 00:11:06 ; elapsed = 00:06:40 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e26f5b0d

Time (s): cpu = 00:11:06 ; elapsed = 00:06:41 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1e26f5b0d

Time (s): cpu = 00:11:06 ; elapsed = 00:06:41 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f0975ba8

Time (s): cpu = 00:11:45 ; elapsed = 00:07:04 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2609511db

Time (s): cpu = 00:11:45 ; elapsed = 00:07:04 . Memory (MB): peak = 5295.188 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2609511db

Time (s): cpu = 00:11:46 ; elapsed = 00:07:05 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.81358 %
  Global Horizontal Routing Utilization  = 4.81143 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21193334f

Time (s): cpu = 00:11:48 ; elapsed = 00:07:06 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21193334f

Time (s): cpu = 00:11:48 ; elapsed = 00:07:07 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y13/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y14/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y12/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y15/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/i_gthe4_common/GTREFCLK00 to physical pin GTHE4_COMMON_X0Y3/COM0_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/i_gthe4_common/GTREFCLK01 to physical pin GTHE4_COMMON_X0Y3/COM2_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 21193334f

Time (s): cpu = 00:11:59 ; elapsed = 00:07:21 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 21193334f

Time (s): cpu = 00:12:00 ; elapsed = 00:07:22 . Memory (MB): peak = 5295.188 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.656  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 28d63ea45

Time (s): cpu = 00:13:38 ; elapsed = 00:08:15 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:38 ; elapsed = 00:08:15 . Memory (MB): peak = 5295.188 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:01 ; elapsed = 00:08:29 . Memory (MB): peak = 5295.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 5295.188 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:56 ; elapsed = 00:01:10 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See c:/github/hdl/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
126 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:19 ; elapsed = 00:01:27 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_10 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_100 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_105 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_110 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_115 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_120 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_125 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_15 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_20 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_25 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_30 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_35 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_40 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_45 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_5 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_50 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_55 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_60 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_65 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_70 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_75 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_80 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_85 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_90 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_95 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_10 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_100 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_105 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_110 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_115 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_120 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_125 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_15 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_20 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_25 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_30 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_35 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_40 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_5 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_50 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_55 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_60 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_65 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_70 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_75 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_80 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_85 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_90 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_95 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_10 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_100 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_105 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_110 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_115 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_120 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_125 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_15 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_20 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_25 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_30 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_35 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_40 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_45 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_5 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_50 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_55 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_60 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_65 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_70 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_75 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_80 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_85 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_90 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_95 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_10 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_100 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_105 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_110 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_115 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_120 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_125 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_15 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_20 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_25 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_30 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_35 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_40 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_45 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_5 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_50 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_55 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_60 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_65 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_70 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_75 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_80 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_85 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_90 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_95 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 104 Warnings, 62 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 96737728 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
235 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:40 ; elapsed = 00:03:51 . Memory (MB): peak = 5295.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 21 19:05:32 2020...
[Mon Sep 21 19:05:39 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:41:50 . Memory (MB): peak = 5221.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 5290.887 ; gain = 69.379
Restored from archive | CPU: 17.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 5290.887 ; gain = 69.379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 5290.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 549 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 56 instances
  DSP48E2 => DSP48E2 (inverted pins: INMODE[3]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 72 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 28 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 194 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 154 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 9 instances

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 5290.887 ; gain = 69.379
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:36 ; elapsed = 00:00:53 . Memory (MB): peak = 5493.328 ; gain = 202.441
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5499.266 ; gain = 5.938
INFO: [Common 17-206] Exiting Vivado at Mon Sep 21 19:07:50 2020...
