
AVRASM ver. 2.2.8  D:\VUB\MA1\Sensors and Microsystem Electronics\Project Microcontroller\Tasks\Themerin\main.asm Sat May 27 16:07:30 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\VUB\MA1\Sensors and Microsystem Electronics\Project Microcontroller\Tasks\Themerin\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\VUB\MA1\Sensors and Microsystem Electronics\Project Microcontroller\Tasks\Themerin\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Themerin.asm
                                 ;
                                 ; Created: 8/05/2023 14:05:11
                                 ; Author : warre
                                 ;
                                 
                                 ;
                                 ; Task_1.asm
                                 ;
                                 ; Created: 15/02/2023 14:14:20
                                 ; Author : warre
                                 ;
                                 
                                 ; Definition file of the ATmega328P
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;register definitions
                                 
                                 ; constants
                                 
                                 ;Boot code
000000 c02a                      .org 0x000 rjmp init
000020 c239                      .org 0x0020 rjmp TIM0_OVF_ISR
00002a c23b                      .org 0x002A rjmp ADC_COMPLETE 
                                 
                                 
                                 ; Interrupt address vectors
                                 
                                 init:
                                 	//keyboard
00002b 9a50                      	SBI DDRD, 0
00002c 9a58                      	SBI PORTD, 0
                                 
00002d 9a51                      	SBI DDRD, 1
00002e 9a59                      	SBI PORTD, 1
                                 
00002f 9a52                      	SBI DDRD, 2
000030 9a5a                      	SBI PORTD, 2
                                 
000031 9a53                      	SBI DDRD, 3
000032 9a5b                      	SBI PORTD, 3
                                 
000033 9854                      	CBI DDRD, 4
000034 9a5c                      	SBI PORTD, 4
                                 
000035 9855                      	CBI DDRD, 5
000036 9a5d                      	SBI PORTD, 5
                                 
000037 9856                      	CBI DDRD, 6
000038 9a5e                      	SBI PORTD, 6
                                 
000039 9857                      	CBI DDRD, 7
00003a 9a5f                      	SBI PORTD, 7
                                 
00003b 9a21                      	SBI DDRB, 1 ; activate buzzer
00003c 9a29                      	SBI PORTB, 1
                                 
00003d 9822                      	CBI DDRB, 2 ; set up joystick button
00003e 9a2a                      	SBI PORTB, 2
                                 
                                 	// display
00003f 9a23                      	sbi DDRB, 3
000040 9a2b                      	sbi PORTB, 3
                                 
000041 9a25                      	sbi DDRB, 5
000042 9a2d                      	sbi PORTB, 5
                                 
000043 9a24                      	sbi DDRB, 4
000044 9a2c                      	sbi PORTB, 4
                                 
                                 /*	CBI DDRC, 0 ; set ADC input
                                 	CBI PORTC, 0
                                 
                                 	CBI DDRC, 1
                                 	CBI PORTC, 1*/
                                 
000045 9a3a                      	SBI DDRC, 2
000046 9a42                      	SBI PORTC, 2
                                 
000047 9a3b                      	SBI DDRC, 3
000048 9a43                      	SBI PORTC, 3
                                 
                                 	;set c pins as input
000049 9839                      	cbi ddrc, 1
00004a 9838                      	cbi ddrc ,0
                                 
                                 
                                 
                                 
00004b eb49                      	LDI R20, 185 ; register 31 controls frequency
00004c bd46                      	out TCNT0, R20
                                 
00004d e004                      	ldi r16, 0b00000100
00004e bd05                      	out TCCR0B,r16 ; Timer clock = system clock / 256
00004f e001                      	ldi r16,1<<TOV0
000050 bb05                      	out TIFR0,r16 ; Clear TOV0/ Clear pending interrupts
000051 e001                      	ldi r16,1<<TOIE0
000052 9300 006e                 	sts TIMSK0,r16 ; Enable Timer/Counter0 Overflow Interrupt
                                 
000054 ef0f                      	ldi r16, 0b11111111
000055 9300 007e                 	sts didr0, r16
                                 
000057 ef0f                      	ldi r16, 0b11111111
000058 9300 007f                 	sts didr1, r16
                                 
00005a e000                      	ldi r16, 0b00000000
00005b 9300 0064                 	sts prr, r16
                                 
00005d ee0a                      	ldi r16, 0b11101010
00005e 9300 007a                 	sts ADCSRA, r16
                                 
000060 e600                      	ldi r16, 0b01100000 ; last 0011 for adc3
000061 9300 007c                 	sts ADMUX, r16
                                 	
000063 e000                      	ldi r16, 0b00000000
000064 9300 007b                 	sts ADCSRB, r16
                                 
                                 
                                 
000066 9478                      	SEI
                                 
                                 
000067 c000                      	rjmp main
                                 
                                 
                                 
                                 // register use:
                                 
                                 // display: r19, r18, r17
                                 // buzzer: r20
                                 // configs: r16
                                 // for showing number on display: r21
                                 // number display: r25, r26, r22, r24, r23, r27
                                 // herz calculator: r10 -> r15
                                 
                                 main:
                                 // ------------------ DISPLAY --------------------------
000068 e028                      	ldi r18, 8
                                 	outer_loop:
000069 e510                      		ldi r17, 80
00006a 9a2b                      		SBI PORTB, 3
00006b 2f32                      		mov r19, r18
                                 		loop:
00006c 9a1b                      			sbi PINB, 3
00006d 953a                      			dec r19
00006e f7e9                      			brne loop
                                 
                                 		loop1:
00006f 940e 0082                 			call drawing
000071 f7e9                      			brne loop1
                                 		next_loop:
000072 e018                      		ldi r17, 8
                                 		loop2:
000073 1712                      			cp r17, r18
000074 f411                      			brne skip
000075 9a2b                      			sbi PORTB, 3
000076 c001                      			rjmp setrow
                                 			skip:
000077 982b                      			cbi PORTB, 3
                                 			setrow:
000078 982d                      			cbi PORTB, 5
000079 9a2d                      			sbi PORTB, 5
00007a 951a                      			dec r17
00007b f7b9                      			brne loop2
                                 
00007c 982c                      		CBI PORTB, 4
00007d 9a2c                      		SBI PORTB, 4
00007e 982c                      		CBI PORTB, 4
00007f 952a                      		dec r18
000080 f741                      	brne outer_loop
                                 
000081 cfe6                          rjmp main
                                 
                                 
                                 	drawing:
                                 
                                 	// ---------- TURN VALUE FROM BUZZER INTO DISPLAYABLE VALUE ----------------------
                                 
                                 		//how to get get frequency:
                                 		// f_clk = 16 Mhz/ 256 = 62500 Hz
                                 		// f_buzzer = f_clk/r20
                                 
000082 940e 0251                 		call get_hertz
                                 
                                 		// result stored in r1:r0
                                 
                                 		;mov r30, r0
                                 		;mov r31, r1
                                 
                                 		;ldi r30, 0b11010010 ;  testers
                                 		;ldi r31, 0b00000100
                                 
000084 2fe4                      		mov r30, r20
000085 e0f0                      		ldi r31, 0
                                 
                                 
                                 		// new result: r24, r23, r22, r21
                                 
                                 		check22:
000086 e080                      		ldi r24, 0
                                 		check2:
000087 50f3                      		subi r31, 0b00000011
000088 30f0                      		cpi r31, 0
000089 f01a                      		brmi check33
00008a 5ee8                      		subi r30, 0b11101000
00008b 9583                      		inc r24  ; houdt cijfer van de eenheid bij
00008c cffa                      		rjmp check2
                                 
                                 		check33:
00008d e674                      		ldi r23, 100
00008e 0fe7                      		add r30, r23
00008f e070                      		ldi r23, 0
                                 		check3:
000090 56e4                      		subi r30, 100
000091 36e4                      		cpi r30, 100
000092 f010                      		brlo check44
000093 9573                      		inc r23  ; houdt cijfer van de eenheid bij
000094 cffb                      		rjmp check3
                                 
                                 		check44:
000095 e06a                      		ldi r22, 10
000096 0fe6                      		add r30, r22
000097 e060                      		ldi r22, 0
                                 		check4:
000098 50ea                      		subi r30, 10
000099 30ea                      		cpi r30, 10
00009a f010                      		brlo check55
00009b 9563                      		inc r22  ; houdt cijfer van de eenheid bij
00009c cffb                      		rjmp check4
                                 
                                 		check55:
00009d e050                      		ldi r21, 0
                                 		check5:
00009e 50e1                      		subi r30, 1
00009f 30e0                      		cpi r30, 0
0000a0 f012                      		brmi check66
0000a1 9553                      		inc r21  ; houdt cijfer van de eenheid bij
0000a2 cffb                      		rjmp check5
                                 
                                 		check66:
                                 
                                 		// ------------- DRAW NUMBERS -------------------
                                 
0000a3 e4a6                      		ldi r26, 70
0000a4 940e 00f5                 		call draw1
                                 
0000a6 30b1                      		cpi r27, 1
0000a7 f099                      		breq temp_pixel
                                 
0000a8 2f56                      		mov r21, r22
0000a9 e4a1                      		ldi r26, 65
0000aa 940e 00f5                 		call draw1
                                 
0000ac 30b1                      		cpi r27, 1
0000ad f069                      		breq temp_pixel
                                 
0000ae 2f57                      		mov r21, r23
0000af e3ac                      		ldi r26, 60
0000b0 940e 00f5                 		call draw1
                                 
0000b2 30b1                      		cpi r27, 1
0000b3 f1d1                      		breq pixel
                                 
0000b4 2f58                      		mov r21, r24
0000b5 e3a7                      		ldi r26, 55
0000b6 940e 00f5                 		call draw1
                                 
0000b8 30b1                      		cpi r27, 1
0000b9 f1a1                      		breq pixel
0000ba c001                      		rjmp skip_pixel
                                 		
                                 
                                 		temp_pixel:
0000bb c032                      		rjmp pixel
                                 
                                 		skip_pixel:
                                 
                                 
                                 		// ------------ DRAW "Hz" -------------------------------------------
0000bc 3027                      		cpi r18, 7
0000bd f149                      		breq Hz_row_7
0000be 3026                      		cpi r18, 6
0000bf f101                      		breq Hz_row_6
0000c0 3025                      		cpi r18, 5
0000c1 f0b9                      		breq Hz_row_5
0000c2 3024                      		cpi r18, 4
0000c3 f071                      		breq Hz_row_4
0000c4 3023                      		cpi r18, 3
0000c5 f029                      		breq Hz_row_3
                                 
                                 		Hz_row_1:
0000c6 3417                      		cpi r17, 71
0000c7 f131                      		breq pixel
0000c8 341b                      		cpi r17, 75
0000c9 f121                      		breq pixel
0000ca c025                      		rjmp no_pixel
                                 
                                 		Hz_row_3:
0000cb 3417                      		cpi r17, 71
0000cc f109                      		breq pixel
0000cd 3510                      		cpi r17, 80
0000ce f109                      		breq no_pixel
0000cf 341b                      		cpi r17, 75
0000d0 f4ec                      		brge pixel
0000d1 c01e                      		rjmp no_pixel
                                 
                                 		Hz_row_4:
0000d2 341e                      		cpi r17, 78
0000d3 f0d1                      		breq pixel
0000d4 341c                      		cpi r17, 76
0000d5 f4d4                      		brge no_pixel
0000d6 3417                      		cpi r17, 71
0000d7 f4b4                      		brge pixel
0000d8 c017                      		rjmp no_pixel
                                 
                                 		Hz_row_5:
0000d9 3417                      		cpi r17, 71
0000da f099                      		breq pixel
0000db 341b                      		cpi r17, 75
0000dc f089                      		breq pixel
0000dd 341d                      		cpi r17, 77
0000de f079                      		breq pixel
0000df c010                      		rjmp no_pixel
                                 
                                 		Hz_row_6:
0000e0 3417                      		cpi r17, 71
0000e1 f061                      		breq pixel
0000e2 341b                      		cpi r17, 75
0000e3 f051                      		breq pixel
0000e4 341c                      		cpi r17, 76
0000e5 f041                      		breq pixel
0000e6 c009                      		rjmp no_pixel
                                 
                                 		Hz_row_7:
0000e7 3510                      		cpi r17, 80
0000e8 f039                      		breq no_pixel
0000e9 3417                      		cpi r17, 71
0000ea f019                      		breq pixel
0000eb 341b                      		cpi r17, 75
0000ec f40c                      		brge pixel
0000ed c002                      		rjmp no_pixel
                                 
                                 		pixel:
0000ee 9a2b                      		sbi portb, 3
0000ef c001                      		rjmp set_pixel_value
                                 		no_pixel:
0000f0 982b                      		cbi portb, 3
                                 		set_pixel_value:
0000f1 982d                      		cbi PORTB, 5
0000f2 9a2d                      		sbi PORTB, 5
0000f3 951a                      		dec r17
0000f4 9518                      		reti
                                 
                                 		draw1:
0000f5 3050                      		cpi r21, 0
0000f6 f099                      		breq draw_0
0000f7 3051                      		cpi r21, 1
0000f8 f0a1                      		breq draw_1
0000f9 3052                      		cpi r21, 2
0000fa f0a9                      		breq draw_2
0000fb 3053                      		cpi r21, 3
0000fc f0b1                      		breq draw_3
0000fd 3054                      		cpi r21, 4
0000fe f0b9                      		breq draw_4
0000ff 3055                      		cpi r21, 5
000100 f0c1                      		breq draw_5
000101 3056                      		cpi r21, 6
000102 f0c9                      		breq draw_6
000103 3057                      		cpi r21, 7
000104 f0d1                      		breq draw_7
000105 3058                      		cpi r21, 8
000106 f0d9                      		breq draw_8
000107 3059                      		cpi r21, 9
000108 f0e1                      		breq draw_9
                                 		//rjmp draw_0
000109 9518                      		reti
                                 
                                 		draw_0:
00010a 940e 0128                 		call draw_zero
00010c 9518                      		reti
                                 		draw_1:
00010d 940e 013d                 		call draw_one
00010f 9518                      		reti
                                 		draw_2:
000110 940e 014e                 		call draw_two
000112 9518                      		reti
                                 		draw_3:
000113 940e 0178                 		call draw_three
000115 9518                      		reti
                                 		draw_4:
000116 940e 0193                 		call draw_four
000118 9518                      		reti
                                 		draw_5:
000119 940e 01b3                 		call draw_five
00011b 9518                      		reti
                                 		draw_6:
00011c 940e 01d5                 		call draw_six
00011e 9518                      		reti
                                 		draw_7:
00011f 940e 01f8                 		call draw_seven
000121 9518                      		reti
                                 		draw_8:
000122 940e 0215                 		call draw_eight
000124 9518                      		reti
                                 		draw_9:
000125 940e 022c                 		call draw_nine
000127 9518                      		reti
                                 
                                 // ------------- ZERO --------------------------
                                 draw_zero:
000128 2f9a                      mov r25, r26
000129 3027                      cpi r18, 7
00012a f041                      breq hor_line
00012b 3021                      cpi r18, 1
00012c f031                      breq hor_line
                                 
                                 vert_line:
00012d 1719                      cp r17, r25
00012e f051                      breq pixel0
00012f 5094                      subi r25, 4
000130 1719                      cp r17, r25
000131 f039                      breq pixel0
000132 c008                      rjmp skip_pixel0
                                 
                                 hor_line:
000133 1719                      cp r17, r25
000134 f434                      brge skip_pixel0
000135 5093                      subi r25, 3
000136 1719                      cp r17, r25
000137 f40c                      brge pixel0
000138 c002                      rjmp skip_pixel0
                                 
                                 pixel0:
000139 e0b1                      ldi r27, 1
00013a c001                      rjmp set_pixel_value0
                                 skip_pixel0:
00013b e0b2                      ldi r27, 2
                                 set_pixel_value0:
00013c 9518                      reti
                                 
                                 // --------------------- ONE ----------------------------------
                                 draw_one:
00013d 2f9a                      mov r25, r26
00013e 5092                      subi r25, 2
00013f 3022                      cpi r18, 2
000140 f019                      breq part1_1
000141 1719                      cp r17, r25
000142 f039                      breq pixel1
000143 c008                      rjmp skip_pixel1
                                 
                                 part1_1:
000144 1719                      cp r17, r25
000145 f021                      breq pixel1
000146 5091                      subi r25, 1
000147 1719                      cp r17, r25
000148 f009                      breq pixel1
000149 c002                      rjmp skip_pixel1
                                 
                                 pixel1:
00014a e0b1                      ldi r27, 1
00014b c001                      rjmp set_pixel_value1
                                 skip_pixel1:
00014c e0b2                      ldi r27, 2
                                 set_pixel_value1:
00014d 9518                      reti
                                 // --------------------- TWO ------------------------------------
                                 draw_two:
00014e 2f9a                      mov r25, r26
00014f 3021                      cpi r18, 1
000150 f051                      breq topline2
000151 3027                      cpi r18, 7
000152 f071                      breq bottomline2
000153 3024                      cpi r18, 4
000154 f0e0                      brlo part2_1
000155 3024                      cpi r18, 4
000156 f091                      breq middleline2
                                 
                                 part2_2:
000157 5094                      subi r25, 4
000158 1719                      cp r17, r25
000159 f0d1                      breq pixel2
00015a c01b                      rjmp skip_pixel2
                                 
                                 topline2:
00015b 1719                      cp r17, r25
00015c f4cc                      brge skip_pixel2
00015d 5094                      subi r25, 4
00015e 1719                      cp r17, r25
00015f f4a4                      brge pixel2
000160 c015                      rjmp skip_pixel2
                                 
                                 bottomline2:
000161 e001                      ldi r16, 1
000162 0f90                      add r25, r16
000163 1719                      cp r17, r25
000164 f48c                      brge skip_pixel2
000165 5095                      subi r25, 5
000166 1719                      cp r17, r25
000167 f464                      brge pixel2
000168 c00d                      rjmp skip_pixel2
                                 
                                 middleline2:
000169 e001                      ldi r16, 1
00016a 0f90                      add r25, r16
00016b 1719                      cp r17, r25
00016c f44c                      brge skip_pixel2
00016d 5094                      subi r25, 4
00016e 1719                      cp r17, r25
00016f f424                      brge pixel2
000170 c005                      rjmp skip_pixel2
                                 
                                 part2_1:
000171 1719                      cp r17, r25
000172 f009                      breq pixel2
000173 c002                      rjmp skip_pixel2
                                 
                                 pixel2:
000174 e0b1                      ldi r27, 1
000175 c001                      rjmp set_pixel_value2
                                 skip_pixel2:
000176 e0b2                      ldi r27, 2
                                 set_pixel_value2:
000177 9518                      reti
                                 
                                 // ------------------ THREE -----------------------------------------
                                 draw_three:
000178 2f9a                      mov r25, r26
000179 3021                      cpi r18, 1
00017a f039                      breq vert_3
00017b 3024                      cpi r18, 4
00017c f059                      breq vert_3_middle
00017d 3027                      cpi r18, 7
00017e f019                      breq vert_3
                                 
                                 hor_3:
00017f 1719                      cp r17, r25
000180 f071                      breq pixel3
000181 c00f                      rjmp skip_pixel3
                                 
                                 vert_3:
000182 1719                      cp r17, r25
000183 f46c                      brge skip_pixel3
000184 5094                      subi r25, 4
000185 1719                      cp r17, r25
000186 f444                      brge pixel3
000187 c009                      rjmp skip_pixel3
                                 
                                 vert_3_middle:
000188 1719                      cp r17, r25
000189 f029                      breq pixel3
00018a f434                      brge skip_pixel3
00018b 5094                      subi r25, 4
00018c 1719                      cp r17, r25
00018d f40c                      brge pixel3
00018e c002                      rjmp skip_pixel3
                                 
                                 pixel3:
00018f e0b1                      ldi r27, 1
000190 c001                      rjmp set_pixel_value3
                                 skip_pixel3:
000191 e0b2                      ldi r27, 2
                                 set_pixel_value3:
000192 9518                      reti
                                 
                                 // ----------------- FOUR -------------------------------------------
                                 draw_four:
000193 2f9a                      mov r25, r26
000194 3025                      cpi r18, 5
000195 f444                      brge part1_4
000196 3024                      cpi r18, 4
000197 f051                      breq part2_4
000198 3023                      cpi r18, 3
000199 f071                      breq part3_4
                                 
                                 part4_4:
00019a 5094                      subi r25, 4
00019b 1719                      cp r17, r25
00019c f091                      breq pixel4
00019d c013                      rjmp skip_pixel4
                                 
                                 part1_4:
00019e 5092                      subi r25, 2
00019f 1719                      cp r17, r25
0001a0 f071                      breq pixel4
0001a1 c00f                      rjmp skip_pixel4
                                 
                                 part2_4:
0001a2 1719                      cp r17, r25
0001a3 f46c                      brge skip_pixel4
0001a4 5094                      subi r25, 4
0001a5 1719                      cp r17, r25
0001a6 f444                      brge pixel4
0001a7 c009                      rjmp skip_pixel4
                                 
                                 part3_4:
0001a8 5092                      subi r25, 2
0001a9 1719                      cp r17, r25
0001aa f021                      breq pixel4
0001ab 5092                      subi r25, 2
0001ac 1719                      cp r17, r25
0001ad f009                      breq pixel4
0001ae c002                      rjmp skip_pixel4
                                 
                                 
                                 pixel4:
0001af e0b1                      ldi r27, 1
0001b0 c001                      rjmp set_pixel_value4
                                 skip_pixel4:
0001b1 e0b2                      ldi r27, 2
                                 set_pixel_value4:
0001b2 9518                      reti
                                 
                                 // ----------------- FIVE ------------------------------------------
                                 draw_five:
0001b3 2f9a                      mov r25, r26
0001b4 3021                      cpi r18, 1
0001b5 f049                      breq topline5
0001b6 3024                      cpi r18, 4
0001b7 f0a8                      brlo part1_5
0001b8 3024                      cpi r18, 4
0001b9 f069                      breq middleline5
0001ba 3027                      cpi r18, 7
0001bb f059                      breq middleline5
                                 
                                 part2_5:
0001bc 1719                      cp r17, r25
0001bd f099                      breq pixel5
0001be c014                      rjmp skip_pixel5
                                 
                                 topline5:
0001bf 1719                      cp r17, r25
0001c0 f081                      breq pixel5
0001c1 1719                      cp r17, r25
0001c2 f484                      brge skip_pixel5
0001c3 5094                      subi r25, 4
0001c4 1719                      cp r17, r25
0001c5 f45c                      brge pixel5
0001c6 c00c                      rjmp skip_pixel5
                                 
                                 middleline5:
0001c7 1719                      cp r17, r25
0001c8 f454                      brge skip_pixel5
0001c9 5094                      subi r25, 4
0001ca 1719                      cp r17, r25
0001cb f42c                      brge pixel5
0001cc c006                      rjmp skip_pixel5
                                 
                                 part1_5:
0001cd 5094                      subi r25, 4
0001ce 1719                      cp r17, r25
0001cf f009                      breq pixel5
0001d0 c002                      rjmp skip_pixel5
                                 
                                 pixel5:
0001d1 e0b1                      ldi r27, 1
0001d2 c001                      rjmp set_pixel_value5
                                 skip_pixel5:
0001d3 e0b2                      ldi r27, 2
                                 set_pixel_value5:
0001d4 9518                      reti
                                 
                                 // ------------------ SIX ---------------------------------------------
                                 draw_six:
0001d5 2f9a                      mov r25, r26
0001d6 3021                      cpi r18, 1
0001d7 f081                      breq horiz_6
0001d8 3024                      cpi r18, 4
0001d9 f0a1                      breq horizmiddle_6
0001da 3027                      cpi r18, 7
0001db f061                      breq horiz_6
0001dc 3025                      cpi r18, 5
0001dd f030                      brlo vert1_6
                                 
                                 vert2_6:
0001de 1719                      cp r17, r25
0001df f0a1                      breq pixel6
0001e0 5094                      subi r25, 4
0001e1 1719                      cp r17, r25
0001e2 f089                      breq pixel6
0001e3 c012                      rjmp skip_pixel6
                                 
                                 vert1_6:
0001e4 5094                      subi r25, 4
0001e5 1719                      cp r17, r25
0001e6 f069                      breq pixel6
0001e7 c00e                      rjmp skip_pixel6
                                 
                                 horiz_6:
0001e8 1719                      cp r17, r25
0001e9 f464                      brge skip_pixel6
0001ea 5093                      subi r25, 3
0001eb 1719                      cp r17, r25
0001ec f43c                      brge pixel6
0001ed c008                      rjmp skip_pixel6
                                 
                                 horizmiddle_6:
0001ee 1719                      cp r17, r25
0001ef f434                      brge skip_pixel6
0001f0 5094                      subi r25, 4
0001f1 1719                      cp r17, r25
0001f2 f40c                      brge pixel6
0001f3 c002                      rjmp skip_pixel6
                                 
                                 
                                 pixel6:
0001f4 e0b1                      ldi r27, 1
0001f5 c001                      rjmp set_pixel_value6
                                 skip_pixel6:
0001f6 e0b2                      ldi r27, 2
                                 set_pixel_value6:
0001f7 9518                      reti
                                 // ------------------- SEVEN --------------------------------------------
                                 draw_seven:
0001f8 2f9a                      mov r25, r26
0001f9 3021                      cpi r18, 1
0001fa f041                      breq top7
0001fb 3022                      cpi r18, 2
0001fc f069                      breq part6_7
0001fd 3024                      cpi r18, 4
0001fe f070                      brlo part5_7
                                 
                                 part4_7:
0001ff 5092                      subi r25, 2
000200 1719                      cp r17, r25
000201 f079                      breq pixel7
000202 c010                      rjmp skip_pixel7
                                 
                                 top7:
000203 1719                      cp r17, r25
000204 f061                      breq pixel7
000205 f46c                      brge skip_pixel7
000206 5094                      subi r25, 4
000207 1719                      cp r17, r25
000208 f444                      brge pixel7
000209 c009                      rjmp skip_pixel7
                                 
                                 part6_7:
00020a 1719                      cp r17, r25
00020b f029                      breq pixel7
00020c c006                      rjmp skip_pixel7
                                 
                                 part5_7:
00020d 5091                      subi r25, 1
00020e 1719                      cp r17, r25
00020f f009                      breq pixel7
000210 c002                      rjmp skip_pixel7
                                 
                                 pixel7:
000211 e0b1                      ldi r27, 1
000212 c001                      rjmp set_pixel_value7
                                 skip_pixel7:
000213 e0b2                      ldi r27, 2
                                 set_pixel_value7:
000214 9518                      reti
                                 
                                 // ---------------------- EIGHT ----------------------------------------
                                 draw_eight:
000215 2f9a                      mov r25, r26
000216 3021                      cpi r18, 1
000217 f051                      breq horiz_8
000218 3027                      cpi r18, 7
000219 f041                      breq horiz_8
00021a 3024                      cpi r18, 4
00021b f031                      breq horiz_8
                                 
                                 vert_8:
00021c 1719                      cp r17, r25
00021d f051                      breq pixel8
00021e 5094                      subi r25, 4
00021f 1719                      cp r17, r25
000220 f039                      breq pixel8
000221 c008                      rjmp skip_pixel8
                                 
                                 horiz_8:
000222 1719                      cp r17, r25
000223 f434                      brge skip_pixel8
000224 5093                      subi r25, 3
000225 1719                      cp r17, r25
000226 f40c                      brge pixel8
000227 c002                      rjmp skip_pixel8
                                 
                                 pixel8:
000228 e0b1                      ldi r27, 1
000229 c001                      rjmp set_pixel_value8
                                 skip_pixel8:
00022a e0b2                      ldi r27, 2
                                 set_pixel_value8:
00022b 9518                      reti
                                 
                                 // ---------------------- NINE ---------------------------------------
                                 draw_nine:
                                 
00022c 2f9a                      mov r25, r26
00022d 3021                      cpi r18, 1
00022e f089                      breq horiz_9
00022f 3027                      cpi r18, 7
000230 f079                      breq horiz_9
000231 3024                      cpi r18, 4
000232 f099                      breq horiz_middle_9
000233 3025                      cpi r18, 5
000234 f028                      brlo vert_top_9
000235 3026                      cpi r18, 6
000236 f019                      breq vert_top_9
                                 
                                 vert_bottom_9:
000237 1719                      cp r17, r25
000238 f0a1                      breq pixel9
000239 c015                      rjmp skip_pixel9
                                 
                                 vert_top_9:
00023a 1719                      cp r17, r25
00023b f089                      breq pixel9
00023c 5094                      subi r25, 4
00023d 1719                      cp r17, r25
00023e f071                      breq pixel9
00023f c00f                      rjmp skip_pixel9
                                 
                                 horiz_9:
000240 1719                      cp r17, r25
000241 f46c                      brge skip_pixel9
000242 5093                      subi r25, 3
000243 1719                      cp r17, r25
000244 f444                      brge pixel9
000245 c009                      rjmp skip_pixel9
                                 
                                 horiz_middle_9:
000246 1719                      cp r17, r25
000247 f029                      breq pixel9
000248 f434                      brge skip_pixel9
000249 5093                      subi r25, 3
00024a 1719                      cp r17, r25
00024b f40c                      brge pixel9
00024c c002                      rjmp skip_pixel9
                                 
                                 
                                 pixel9:
00024d e0b1                      ldi r27, 1
00024e c001                      rjmp set_pixel_value9
                                 skip_pixel9:
00024f e0b2                      ldi r27, 2
                                 set_pixel_value9:
000250 9518                      reti
                                 	
                                 // -------------- GET HERZ VALUE FROM REGISTER -----------------
                                 
                                 		//how to get get frequency:
                                 		// f_clk = 16 Mhz/ 256 = 62500 Hz
                                 		// f_buzzer = f_clk/r20
                                 
                                 get_hertz:
000251 2f54                      mov r21, r20
000252 9550                      com r21
000253 9551                      neg r21
                                 
000254 ef7a                      ldi r23, 250
                                 
000255 9f57                      mul r21, r23
000256 9401                      neg r0
000257 9411                      neg r1
000258 9d90                      mul r25, r0 // result in frequency stored across 2 registers
                                 
                                 
                                 
                                 
                                 
                                 
000259 9518                      reti
                                 
                                 
                                 // ------------ TIMER INTERRUPT ----------------------------
                                 TIM0_OVF_ISR:
00025a 9858                      	CBI PORTD, 0 //check row 0
00025b 9a59                      	SBI PORTD, 1
00025c 9a5a                      	SBI PORTD, 2
00025d 9a5b                      	SBI PORTD, 3
00025e 9b4c                      		SBIS PIND, 4
00025f c002                      		rjmp output_C
000260 9a43                      		sbi portc, 3
                                 
                                 
000261 9518                      	reti
                                 
                                 	output_C:
000262 9843                      	CBI portc, 3
                                 		
000263 bd46                      	out TCNT0, R20
000264 9a19                      	SBI PINB, 1
000265 9518                      	reti
                                 
                                 // --------------------- ADC CONVERSION INTERRUPT ---------------------
                                 
                                 ADC_COMPLETE:
                                 /*	CBI PORTC, 3 ;led 3 on
                                 	CBI PORTC, 2 ; led 2 on*/
000266 9140 0078                 	lds r20, ADCL
000268 9140 0079                 	lds r20, ADCH
                                 
                                 	
                                 	
                                 	
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   2 r1 :   1 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  22 r17:  78 r18:  41 r19:   2 r20:   7 
r21:  19 r22:   5 r23:   7 r24:   3 r25:  99 r26:  14 r27:  24 r28:   0 
r29:   0 r30:  10 r31:   3 
Registers used: 16 out of 35 (45.7%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  87 brge  :  35 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   7 brlt  :   0 brmi  :   2 
brne  :   5 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  16 cbi   :  15 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :  57 cpc   :   0 
cpi   :  72 cpse  :   0 dec   :   4 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   4 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  47 lds   :   2 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :  16 movw  :   0 mul   :   2 muls  :   0 mulsu :   0 
neg   :   3 nop   :   0 or    :   0 ori   :   0 out   :   4 pop   :   0 
push  :   0 rcall :   0 ret   :   0 reti  :  26 rjmp  :  64 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  37 sbic  :   0 sbis  :   1 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   7 
sub   :   0 subi  :  35 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 113 (23.0%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004d6   1158      0   1158   32768   3.5%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
