building MIPS architecutre in VHDL, with a little python compiler as an extra step :)
