This is the readme for EE272 LAB ASSIGNMENTS
TASK: DESIGN DDR3 CONTROLLER
PHASE: SYNTHESIZE

command to run: ./sv_vcs top.sv ddr3_controller.sv ddr3.v

