module tb_genDone;


reg clk, rst, gen_en;
wire [9:0] addr;
wire done;

reg lock;
reg [9:0] c_addr;

initial lock = 1'b0;


addressGen addresses(clk, rst, gen_en, addr, done);


reg  SW;
reg gen_done; 
wire gray_en, w_en2, w_en3;
wire [9:0] LEDR;
wire [5:0] state;

//module FSM(clk, rst, SW, w_en1, w_en2, w_en3);
 FSM fsmm(clk, rst, SW , gen_done, gray_en, w_en2, w_en3, LEDR, state);


initial begin
	rst = 1'b1;
	#300;
	rst =1'b0;
	#200;
	SW = 1'b1;
	#2000;
   #50000;
	#1000;
	#50000;
	#50000;// gets to 10000_00000 
	#50000;// 1111110111
	#2000;
	SW = 1'b0;
	en_ram = 1'b1;
	#2000;
	$stop;
end

always @(*) begin
	gen_done = done;
end


always begin
	if(rst == 1'b1) begin
		clk = 1'b0;
	#1;
	end
	else begin
	#100;
	clk = ~clk;
	end
end
endmodule
