Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a462e503ac142dfa18c38e370c6905f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GPP_Simulation_behav xil_defaultlib.GPP_Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'W_addr' [G:/My Drive/GPP/GPP.srcs/sources_1/new/MPP.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'R_addr_a' [G:/My Drive/GPP/GPP.srcs/sources_1/new/MPP.v:62]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'R_addr_b' [G:/My Drive/GPP/GPP.srcs/sources_1/new/MPP.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PushButton_Debouncer
Compiling module xil_defaultlib.Input_Select
Compiling module xil_defaultlib.Data_ALU
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Control_ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_ROM
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Flags
Compiling module xil_defaultlib.MPP
Compiling module xil_defaultlib.GPP_circuit
Compiling module xil_defaultlib.GPP_Simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot GPP_Simulation_behav
