{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "07", "@year": "2021", "@timestamp": "2021-10-07T09:44:48.000048-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2006", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2017-11-06T08:20:50.113Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/nlp"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics and Telecommunications"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Louliia", "preferred-name": {"ce:given-name": "Louliia", "ce:initials": "L.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova L."}, "@seq": "1", "ce:initials": "L.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova L."}]}, "citation-title": "Intelligent systems engineering with reconfigurable computing", "abstracts": "\u00a9 2006 by International Federation for Information Processing. All rights reserved.Intelligent computing systems comprising microprocessor cores, memory and reconfigurable user-programmable logic represent a promising technology which is well-suited for applications such as digital signal and image processing, cryptography and encryption, etc. These applications employ frequently recursive algorithms which are particularly appropriate when the underlying problem is defined in recursive terms and it is difficult to reformulate it as an iterative procedure. It is known, however, that hardware description languages (such as VHDL) as well as system-level specification languages (such as Handel-C) that are usually employed for specifying the required functionality of reconfigurable systems do not provide a direct support for recursion. In this paper a method allowing recursive algorithms to be easily described in Handel-C and implemented in an FPGA (field-programmable gate array) is proposed. The recursive search algorithm for the knapsack problem is considered as an example.", "correspondence": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@country": "prt", "city": "Aveiro", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics and Telecommunications"}, {"$": "IEETA"}]}, "person": {"ce:given-name": "Louliia", "ce:initials": "L.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova L."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "http://www.springer.com/series/6102", "@type": "email"}}, "translated-sourcetitle": {"$": "IFIP Advances in Information and Communication Technology", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "218"}, "pagerange": {"@first": "161", "@last": "170"}}, "@type": "k", "isbn": {"@level": "volume", "$": "9780387346557", "@type": "print", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1 of 1"}, "confevent": {"confname": "2nd Symposium on Professional Practice in Artificial Intelligence, 2006", "confsponsors": {"confsponsor": null, "@complete": "n"}, "confnumber": "2nd", "confseriestitle": "Symposium on Professional Practice in Artificial Intelligence", "conflocation": {"@country": "chl", "city": "Santiago"}, "confcode": "200519", "confdate": {"enddate": {"@day": "24", "@year": "2006", "@month": "08"}, "startdate": {"@day": "21", "@year": "2006", "@month": "08"}}}}}, "sourcetitle": "IFIP Advances in Information and Communication Technology", "contributor-group": {"contributor": {"ce:given-name": "John", "@seq": "1", "ce:initials": "J.", "ce:surname": "Debenham", "@role": "edit", "ce:indexed-name": "Debenham J."}}, "publicationdate": {"year": "2006", "date-text": {"@xfab-added": "true", "$": "2006"}}, "sourcetitle-abbrev": "IFIP Advances in Information and Communication Technology", "@country": "usa", "issuetitle": "Professional Practice in Artificial Intelligence - IFIP 19th World Computer Congress, TC 12: Professional Practice Stream", "issn": {"$": "18684238", "@type": "print"}, "publicationyear": {"@first": "2006"}, "publisher": {"publishername": "Springer New York LLC", "ce:e-address": {"$": "barbara.b.bertram@gsk.com", "@type": "email"}}, "@srcid": "19400157163"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723.1.1", "classification-description": "Computer Programming Languages"}, {"classification-code": "723.4", "classification-description": "Artificial Intelligence"}, {"classification-code": "901.1", "classification-description": "Engineering Professional Aspects"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "1710"}, {"$": "1705"}, {"$": "1802"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "DECI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "29", "@year": "2017", "@timestamp": "BST 17:05:11", "@month": "10"}}, "itemidlist": {"itemid": [{"$": "618950721", "@idtype": "PUI"}, {"$": "764938099", "@idtype": "CAR-ID"}, {"$": "20174404315956", "@idtype": "CPX"}, {"$": "20170783788", "@idtype": "SCOPUS"}, {"$": "85032185000", "@idtype": "SCP"}, {"$": "85032185000", "@idtype": "SGR"}], "ce:doi": "10.1007/978-0-387-34749-3_17"}}, "tail": {"bibliography": {"@refcount": "15", "reference": [{"ref-fulltext": "B. Schott, S. Crago, C. Chen, J. Czarnaski, M. French, I. Horn, T. Tho, and T. Valenti, Reconfigurable Architectures for System Level Applications of Adaptive Computing, [Online], Available: http://slaac.east.isi.edu/papers/sehott_vlsi_99.pdf", "@id": "1", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://slaac.east.isi.edu/papers/sehott_vlsi_99.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "4243505567", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Schott", "ce:indexed-name": "Schott B."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Crago", "ce:indexed-name": "Crago S."}, {"@seq": "3", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen C."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Czarnaski", "ce:indexed-name": "Czarnaski J."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "French", "ce:indexed-name": "French M."}, {"@seq": "6", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Horn", "ce:indexed-name": "Horn I."}, {"@seq": "7", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Tho", "ce:indexed-name": "Tho T."}, {"@seq": "8", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Valenti", "ce:indexed-name": "Valenti T."}]}, "ref-sourcetitle": "Reconfigurable Architectures for System Level Applications of Adaptive Computing"}}, {"ref-fulltext": "I. Skliarova and A.B Ferrari, Reconfigurable Hardware SAT Solvers: A Survey of Systems, IEEE Trans. on Computers, vol. 53, issue 11 (2004) 1449-1461", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable Hardware SAT Solvers: A Survey of Systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. On Computers"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices, Proc. of Int. Conf. on Engineering of Reconfigurable Systems and Algorithms \u2014 ERSA (2003) 127-133", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices"}, "refd-itemidlist": {"itemid": {"$": "1642322114", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "127", "@last": "133"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. Of Int. Conf. On Engineering of Reconfigurable Systems and Algorithms \u2014 ERSA"}}, {"ref-fulltext": "P. Zhong, Using Configurable Computing to Accelerate Boolean Satisfiability, Ph.D. dissertation, Department of Electrical Engineering, Princeton University (1999)", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0141977504", "@idtype": "SGR"}}, "ref-text": "Ph.D. dissertation, Department of Electrical Engineering, Princeton University", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}]}, "ref-sourcetitle": "Using Configurable Computing to Accelerate Boolean Satisfiability"}}, {"ref-fulltext": "O. Mencer and M. Platzner, Dynamic Circuit Generation for Boolean Satisfiability in an Object-Oriented Design Environment, Proc. of the 32nd Hawaii Int. Conf. on System Sciences (1999)", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Dynamic Circuit Generation for Boolean Satisfiability in an Object-Oriented Design Environment"}, "refd-itemidlist": {"itemid": {"$": "0032760882", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Mencer", "ce:indexed-name": "Mencer O."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "Proc. Of the 32Nd Hawaii Int. Conf. On System Sciences"}}, {"ref-fulltext": "Handel-C, [Online], Available: http://www.celoxica.com/", "@id": "6", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.celoxica.com/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85032171679", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Handel-C", "ce:indexed-name": "Handel-C"}}}}, {"ref-fulltext": "SystemC, [Online], Available: http://www.systemc.org/", "@id": "7", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.systemc.org/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85032188460", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "SystemC", "ce:indexed-name": "SystemC"}}}}, {"ref-fulltext": "E.M. Ortigosa, P.M. Ortigosa, A. Ca\u00f1as, E. Ros, R. Ag\u00eds, and J. Ortega, FPGA Implementation of Multi-layer Perceptrons for Speech Recognition, Proc. of the 13th Int. Conf. on Field-Programmable Logic and Applications \u2014 FPL (2003) 1048-1052", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "FPGA Implementation of Multi-layer Perceptrons for Speech Recognition, Proc. Of the 13th"}, "refd-itemidlist": {"itemid": {"$": "35248823665", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1048", "@last": "1052"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.M.", "@_fa": "true", "ce:surname": "Ortigosa", "ce:indexed-name": "Ortigosa E.M."}, {"@seq": "2", "ce:initials": "P.M.", "@_fa": "true", "ce:surname": "Ortigosa", "ce:indexed-name": "Ortigosa P.M."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ca\u00f1as", "ce:indexed-name": "Canas A."}, {"@seq": "4", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Ros", "ce:indexed-name": "Ros E."}, {"@seq": "5", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Ag\u00eds", "ce:indexed-name": "Agis R."}, {"@seq": "6", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Ortega", "ce:indexed-name": "Ortega J."}]}, "ref-sourcetitle": "Int. Conf. On Field-Programmable Logic and Applications \u2014 FPL"}}, {"ref-fulltext": "D.L. Kreher and D.R. Stinson, Combinatorial Algorithms. Generation, Enumeration, and Search, CRC Press (1999)", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0003460091", "@idtype": "SGR"}}, "ref-text": "Enumeration, and Search, CRC Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.L.", "@_fa": "true", "ce:surname": "Kreher", "ce:indexed-name": "Kreher D.L."}, {"@seq": "2", "ce:initials": "D.R.", "@_fa": "true", "ce:surname": "Stinson", "ce:indexed-name": "Stinson D.R."}]}, "ref-sourcetitle": "Combinatorial Algorithms. Generation"}}, {"ref-fulltext": "DK2, Handel-C Language Reference Manual, Celoxica Ltd (2003)", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "refd-itemidlist": {"itemid": {"$": "8744228813", "@idtype": "SGR"}}, "ref-text": "Celoxica Ltd", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "DK2", "ce:indexed-name": "DK2"}}, "ref-sourcetitle": "Handel-C Language Reference Manual"}}, {"ref-fulltext": "M. Wirth, Algorithms and Data Structures, Prentice-Hall, Inc. (1986)", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "1986"}, "refd-itemidlist": {"itemid": {"$": "0003702219", "@idtype": "SGR"}}, "ref-text": "Prentice-Hall, Inc", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Wirth", "ce:indexed-name": "Wirth M."}]}, "ref-sourcetitle": "Algorithms and Data Structures"}}, {"ref-fulltext": "A. Ejioui and N. Ranganathan, Routing on Field-Programmable Switch Matrices, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 11, n. 2 (2003) 283-287", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Routing on Field-Programmable Switch Matrices"}, "refd-itemidlist": {"itemid": {"$": "0042769403", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11", "@issue": "2"}, "pagerange": {"@first": "283", "@last": "287"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ejioui", "ce:indexed-name": "Ejioui A."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ranganathan", "ce:indexed-name": "Ranganathan N."}]}, "ref-sourcetitle": "IEEE Trans. On Very Large Scale Integration (VLSI) Systems"}}, {"ref-fulltext": "M. Zhao, R.V. Panda, S.S. Sapatnekar, and D. Blaauw, Hierarchical Analysis of Power Distribution Networks, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, n. 2 (2002) 159-168", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Hierarchical Analysis of Power Distribution Networks"}, "refd-itemidlist": {"itemid": {"$": "0036474411", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "2"}, "pagerange": {"@first": "159", "@last": "168"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zhao", "ce:indexed-name": "Zhao M."}, {"@seq": "2", "ce:initials": "R.V.", "@_fa": "true", "ce:surname": "Panda", "ce:indexed-name": "Panda R.V."}, {"@seq": "3", "ce:initials": "S.S.", "@_fa": "true", "ce:surname": "Sapatnekar", "ce:indexed-name": "Sapatnekar S.S."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Blaauw", "ce:indexed-name": "Blaauw D."}]}, "ref-sourcetitle": "IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems"}}, {"ref-fulltext": "V. Sklyarov, FPGA-based Implementation of Recursive Algorithms, Microprocessors and Microsystems, n. 28 (2004) 197-211", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based Implementation of Recursive Algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "Spartan-IIE FPGA Family, [Online], Available: http://www.xilmx.com.", "@id": "15", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilmx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85032190632", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Spartan-IIE FPGA Family", "ce:indexed-name": "Spartan-IIE FPGA Family"}}}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-85032185000", "dc:description": "\u00a9 2006 by International Federation for Information Processing. All rights reserved.Intelligent computing systems comprising microprocessor cores, memory and reconfigurable user-programmable logic represent a promising technology which is well-suited for applications such as digital signal and image processing, cryptography and encryption, etc. These applications employ frequently recursive algorithms which are particularly appropriate when the underlying problem is defined in recursive terms and it is difficult to reformulate it as an iterative procedure. It is known, however, that hardware description languages (such as VHDL) as well as system-level specification languages (such as Handel-C) that are usually employed for specifying the required functionality of reconfigurable systems do not provide a direct support for recursion. In this paper a method allowing recursive algorithms to be easily described in Handel-C and implemented in an FPGA (field-programmable gate array) is proposed. The recursive search algorithm for the knapsack problem is considered as an example.", "prism:coverDate": "2006-01-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85032185000", "dc:creator": {"author": [{"ce:given-name": "Louliia", "preferred-name": {"ce:given-name": "Louliia", "ce:initials": "L.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova L."}, "@seq": "1", "ce:initials": "L.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova L."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85032185000"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85032185000&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85032185000&origin=inward"}], "prism:isbn": "9780387346557", "source-id": "19400157163", "citedby-count": "0", "prism:volume": "218", "subtype": "cp", "dc:title": "Intelligent systems engineering with reconfigurable computing", "openaccess": "1", "prism:issn": "18684238", "subtypeDescription": "Conference Paper", "prism:publicationName": "IFIP Advances in Information and Communication Technology", "prism:pageRange": "161-170", "prism:endingPage": "170", "openaccessFlag": "true", "prism:doi": "10.1007/978-0-387-34749-3_17", "prism:startingPage": "161", "dc:identifier": "SCOPUS_ID:85032185000", "dc:publisher": "Springer New York LLCbarbara.b.bertram@gsk.com"}, "idxterms": {"mainterm": [{"$": "Fpga(field programmable gate array)", "@weight": "b", "@candidate": "n"}, {"$": "Microprocessor core", "@weight": "b", "@candidate": "n"}, {"$": "Programmable logic", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable computing", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable systems", "@weight": "b", "@candidate": "n"}, {"$": "Recursive algorithms", "@weight": "b", "@candidate": "n"}, {"$": "Required functionalities", "@weight": "b", "@candidate": "n"}, {"$": "System-level specifications", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Information Systems and Management", "@code": "1802", "@abbrev": "DECI"}]}, "authors": {"author": [{"ce:given-name": "Louliia", "preferred-name": {"ce:given-name": "Louliia", "ce:initials": "L.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova L."}, "@seq": "1", "ce:initials": "L.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova L."}]}}