
robotore3.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08008008  08008008  00018008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008404  08008404  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008404  08008404  00018404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800840c  0800840c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800840c  0800840c  0001840c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008410  08008410  00018410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008414  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00000334  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000510  20000510  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000149ec  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002772  00000000  00000000  00034bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012d8  00000000  00000000  00037370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011f8  00000000  00000000  00038648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021679  00000000  00000000  00039840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016348  00000000  00000000  0005aeb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d30cb  00000000  00000000  00071201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001442cc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006188  00000000  00000000  0014431c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007ff0 	.word	0x08007ff0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007ff0 	.word	0x08007ff0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <ControlMotor>:
#include "some.h"




void ControlMotor(double duty_L, double duty_R){
 8000eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eee:	b087      	sub	sp, #28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	ed87 0b04 	vstr	d0, [r7, #16]
 8000ef6:	ed87 1b02 	vstr	d1, [r7, #8]
    if (duty_L >= 0) {
 8000efa:	f04f 0200 	mov.w	r2, #0
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000f06:	f7ff fdfd 	bl	8000b04 <__aeabi_dcmpge>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d00e      	beq.n	8000f2e <ControlMotor+0x42>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET); // PH-HIGH(+)
 8000f10:	2201      	movs	r2, #1
 8000f12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f16:	4828      	ldr	r0, [pc, #160]	; (8000fb8 <ControlMotor+0xcc>)
 8000f18:	f002 fa60 	bl	80033dc <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE( &htim8,TIM_CHANNEL_4, duty_L);
 8000f1c:	4b27      	ldr	r3, [pc, #156]	; (8000fbc <ControlMotor+0xd0>)
 8000f1e:	681e      	ldr	r6, [r3, #0]
 8000f20:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000f24:	f7ff fe40 	bl	8000ba8 <__aeabi_d2uiz>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	6433      	str	r3, [r6, #64]	; 0x40
 8000f2c:	e013      	b.n	8000f56 <ControlMotor+0x6a>
    } else {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET); // PH-LOW(-)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f34:	4820      	ldr	r0, [pc, #128]	; (8000fb8 <ControlMotor+0xcc>)
 8000f36:	f002 fa51 	bl	80033dc <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE( &htim8,TIM_CHANNEL_4, -duty_L);
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	603b      	str	r3, [r7, #0]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	4b1d      	ldr	r3, [pc, #116]	; (8000fbc <ControlMotor+0xd0>)
 8000f48:	681e      	ldr	r6, [r3, #0]
 8000f4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f4e:	f7ff fe2b 	bl	8000ba8 <__aeabi_d2uiz>
 8000f52:	4603      	mov	r3, r0
 8000f54:	6433      	str	r3, [r6, #64]	; 0x40
    }
    if (duty_R >= 0) {
 8000f56:	f04f 0200 	mov.w	r2, #0
 8000f5a:	f04f 0300 	mov.w	r3, #0
 8000f5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f62:	f7ff fdcf 	bl	8000b04 <__aeabi_dcmpge>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d00e      	beq.n	8000f8a <ControlMotor+0x9e>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); // PH-HIGH(+)
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f72:	4813      	ldr	r0, [pc, #76]	; (8000fc0 <ControlMotor+0xd4>)
 8000f74:	f002 fa32 	bl	80033dc <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE( &htim1,TIM_CHANNEL_2, duty_R);
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <ControlMotor+0xd8>)
 8000f7a:	681c      	ldr	r4, [r3, #0]
 8000f7c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f80:	f7ff fe12 	bl	8000ba8 <__aeabi_d2uiz>
 8000f84:	4603      	mov	r3, r0
 8000f86:	63a3      	str	r3, [r4, #56]	; 0x38
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // PH-LOW(-)
        __HAL_TIM_SET_COMPARE( &htim1,TIM_CHANNEL_2, -duty_R);
        }
}
 8000f88:	e011      	b.n	8000fae <ControlMotor+0xc2>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // PH-LOW(-)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f90:	480b      	ldr	r0, [pc, #44]	; (8000fc0 <ControlMotor+0xd4>)
 8000f92:	f002 fa23 	bl	80033dc <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE( &htim1,TIM_CHANNEL_2, -duty_R);
 8000f96:	68bc      	ldr	r4, [r7, #8]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8000f9e:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <ControlMotor+0xd8>)
 8000fa0:	681e      	ldr	r6, [r3, #0]
 8000fa2:	4620      	mov	r0, r4
 8000fa4:	4629      	mov	r1, r5
 8000fa6:	f7ff fdff 	bl	8000ba8 <__aeabi_d2uiz>
 8000faa:	4603      	mov	r3, r0
 8000fac:	63b3      	str	r3, [r6, #56]	; 0x38
}
 8000fae:	bf00      	nop
 8000fb0:	371c      	adds	r7, #28
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40020800 	.word	0x40020800
 8000fbc:	2000046c 	.word	0x2000046c
 8000fc0:	40020000 	.word	0x40020000
 8000fc4:	2000034c 	.word	0x2000034c

08000fc8 <_write>:
void readSens(void);
void readSens2(void);
void ControlMotor(double duty_L, double duty_R);
void SpeedControl(void);

int _write(int file, char *ptr, int len) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	b29a      	uxth	r2, r3
 8000fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fdc:	68b9      	ldr	r1, [r7, #8]
 8000fde:	4804      	ldr	r0, [pc, #16]	; (8000ff0 <_write+0x28>)
 8000fe0:	f003 ff47 	bl	8004e72 <HAL_UART_Transmit>
    return len;
 8000fe4:	687b      	ldr	r3, [r7, #4]
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	200004b4 	.word	0x200004b4
 8000ff4:	00000000 	.word	0x00000000

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ffc:	f001 f982 	bl	8002304 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001000:	f000 f884 	bl	800110c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001004:	f000 fc8e 	bl	8001924 <MX_GPIO_Init>
  MX_DMA_Init();
 8001008:	f000 fc6c 	bl	80018e4 <MX_DMA_Init>
  MX_ADC1_Init();
 800100c:	f000 f8dc 	bl	80011c8 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001010:	f000 fa38 	bl	8001484 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001014:	f000 faba 	bl	800158c <MX_TIM2_Init>
  MX_TIM4_Init();
 8001018:	f000 fb64 	bl	80016e4 <MX_TIM4_Init>
  MX_TIM8_Init();
 800101c:	f000 fbb6 	bl	800178c <MX_TIM8_Init>
  MX_TIM3_Init();
 8001020:	f000 fb0c 	bl	800163c <MX_TIM3_Init>
  MX_I2C1_Init();
 8001024:	f000 f9ca 	bl	80013bc <MX_I2C1_Init>
  MX_SPI3_Init();
 8001028:	f000 f9f6 	bl	8001418 <MX_SPI3_Init>
  MX_USART6_UART_Init();
 800102c:	f000 fc30 	bl	8001890 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start_IT( &htim3,TIM_CHANNEL_ALL);//ENC1
 8001030:	213c      	movs	r1, #60	; 0x3c
 8001032:	482f      	ldr	r0, [pc, #188]	; (80010f0 <main+0xf8>)
 8001034:	f003 fa1c 	bl	8004470 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT( &htim4,TIM_CHANNEL_ALL);//ENC2
 8001038:	213c      	movs	r1, #60	; 0x3c
 800103a:	482e      	ldr	r0, [pc, #184]	; (80010f4 <main+0xfc>)
 800103c:	f003 fa18 	bl	8004470 <HAL_TIM_Encoder_Start_IT>

  HAL_TIM_PWM_Start_IT( &htim1,TIM_CHANNEL_2);//DRVR
 8001040:	2104      	movs	r1, #4
 8001042:	482d      	ldr	r0, [pc, #180]	; (80010f8 <main+0x100>)
 8001044:	f003 f858 	bl	80040f8 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT( &htim8,TIM_CHANNEL_4);//DRVL
 8001048:	210c      	movs	r1, #12
 800104a:	482c      	ldr	r0, [pc, #176]	; (80010fc <main+0x104>)
 800104c:	f003 f854 	bl	80040f8 <HAL_TIM_PWM_Start_IT>

  HAL_TIM_PWM_Start_IT( &htim2,TIM_CHANNEL_3);//fan
 8001050:	2108      	movs	r1, #8
 8001052:	482b      	ldr	r0, [pc, #172]	; (8001100 <main+0x108>)
 8001054:	f003 f850 	bl	80040f8 <HAL_TIM_PWM_Start_IT>


  //PW-re
  __HAL_TIM_SET_COMPARE( &htim1,TIM_CHANNEL_2, 0);
 8001058:	4b27      	ldr	r3, [pc, #156]	; (80010f8 <main+0x100>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2200      	movs	r2, #0
 800105e:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE( &htim8,TIM_CHANNEL_4, 0);
 8001060:	4b26      	ldr	r3, [pc, #152]	; (80010fc <main+0x104>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2200      	movs	r2, #0
 8001066:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_TIM_SET_COMPARE( &htim2,TIM_CHANNEL_3, 0);
 8001068:	4b25      	ldr	r3, [pc, #148]	; (8001100 <main+0x108>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2200      	movs	r2, #0
 800106e:	63da      	str	r2, [r3, #60]	; 0x3c


  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);//LED1
 8001070:	2201      	movs	r2, #1
 8001072:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001076:	4823      	ldr	r0, [pc, #140]	; (8001104 <main+0x10c>)
 8001078:	f002 f9b0 	bl	80033dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);//LED2
 800107c:	2201      	movs	r2, #1
 800107e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001082:	4820      	ldr	r0, [pc, #128]	; (8001104 <main+0x10c>)
 8001084:	f002 f9aa 	bl	80033dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);//LED3
 8001088:	2201      	movs	r2, #1
 800108a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800108e:	481d      	ldr	r0, [pc, #116]	; (8001104 <main+0x10c>)
 8001090:	f002 f9a4 	bl	80033dc <HAL_GPIO_WritePin>


  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);//R_1-2
 8001094:	2201      	movs	r2, #1
 8001096:	2120      	movs	r1, #32
 8001098:	481b      	ldr	r0, [pc, #108]	; (8001108 <main+0x110>)
 800109a:	f002 f99f 	bl	80033dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);//G_1-3
 800109e:	2201      	movs	r2, #1
 80010a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010a4:	4817      	ldr	r0, [pc, #92]	; (8001104 <main+0x10c>)
 80010a6:	f002 f999 	bl	80033dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);//B_1-4
 80010aa:	2201      	movs	r2, #1
 80010ac:	2110      	movs	r1, #16
 80010ae:	4816      	ldr	r0, [pc, #88]	; (8001108 <main+0x110>)
 80010b0:	f002 f994 	bl	80033dc <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);//R_2-2
 80010b4:	2201      	movs	r2, #1
 80010b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010ba:	4813      	ldr	r0, [pc, #76]	; (8001108 <main+0x110>)
 80010bc:	f002 f98e 	bl	80033dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);//G_2-3
 80010c0:	2201      	movs	r2, #1
 80010c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010c6:	4810      	ldr	r0, [pc, #64]	; (8001108 <main+0x110>)
 80010c8:	f002 f988 	bl	80033dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);//B_2-4
 80010cc:	2201      	movs	r2, #1
 80010ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010d2:	480d      	ldr	r0, [pc, #52]	; (8001108 <main+0x110>)
 80010d4:	f002 f982 	bl	80033dc <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ControlMotor(800,800);
 80010d8:	ed9f 1b03 	vldr	d1, [pc, #12]	; 80010e8 <main+0xf0>
 80010dc:	ed9f 0b02 	vldr	d0, [pc, #8]	; 80010e8 <main+0xf0>
 80010e0:	f7ff ff04 	bl	8000eec <ControlMotor>
 80010e4:	e7f8      	b.n	80010d8 <main+0xe0>
 80010e6:	bf00      	nop
 80010e8:	00000000 	.word	0x00000000
 80010ec:	40890000 	.word	0x40890000
 80010f0:	200003dc 	.word	0x200003dc
 80010f4:	20000424 	.word	0x20000424
 80010f8:	2000034c 	.word	0x2000034c
 80010fc:	2000046c 	.word	0x2000046c
 8001100:	20000394 	.word	0x20000394
 8001104:	40020000 	.word	0x40020000
 8001108:	40020400 	.word	0x40020400

0800110c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b094      	sub	sp, #80	; 0x50
 8001110:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001112:	f107 0320 	add.w	r3, r7, #32
 8001116:	2230      	movs	r2, #48	; 0x30
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f004 fa48 	bl	80055b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001120:	f107 030c 	add.w	r3, r7, #12
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	609a      	str	r2, [r3, #8]
 800112c:	60da      	str	r2, [r3, #12]
 800112e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001130:	2300      	movs	r3, #0
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <SystemClock_Config+0xb4>)
 8001136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001138:	4a21      	ldr	r2, [pc, #132]	; (80011c0 <SystemClock_Config+0xb4>)
 800113a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800113e:	6413      	str	r3, [r2, #64]	; 0x40
 8001140:	4b1f      	ldr	r3, [pc, #124]	; (80011c0 <SystemClock_Config+0xb4>)
 8001142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001144:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001148:	60bb      	str	r3, [r7, #8]
 800114a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800114c:	2300      	movs	r3, #0
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	4b1c      	ldr	r3, [pc, #112]	; (80011c4 <SystemClock_Config+0xb8>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a1b      	ldr	r2, [pc, #108]	; (80011c4 <SystemClock_Config+0xb8>)
 8001156:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800115a:	6013      	str	r3, [r2, #0]
 800115c:	4b19      	ldr	r3, [pc, #100]	; (80011c4 <SystemClock_Config+0xb8>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001168:	2302      	movs	r3, #2
 800116a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800116c:	2301      	movs	r3, #1
 800116e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001170:	2310      	movs	r3, #16
 8001172:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001174:	2300      	movs	r3, #0
 8001176:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001178:	f107 0320 	add.w	r3, r7, #32
 800117c:	4618      	mov	r0, r3
 800117e:	f002 fa8b 	bl	8003698 <HAL_RCC_OscConfig>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001188:	f000 fc98 	bl	8001abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118c:	230f      	movs	r3, #15
 800118e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001190:	2300      	movs	r3, #0
 8001192:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011a0:	f107 030c 	add.w	r3, r7, #12
 80011a4:	2100      	movs	r1, #0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f002 fcee 	bl	8003b88 <HAL_RCC_ClockConfig>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80011b2:	f000 fc83 	bl	8001abc <Error_Handler>
  }
}
 80011b6:	bf00      	nop
 80011b8:	3750      	adds	r7, #80	; 0x50
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40007000 	.word	0x40007000

080011c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ce:	463b      	mov	r3, r7
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011da:	4b75      	ldr	r3, [pc, #468]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 80011dc:	4a75      	ldr	r2, [pc, #468]	; (80013b4 <MX_ADC1_Init+0x1ec>)
 80011de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80011e0:	4b73      	ldr	r3, [pc, #460]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011e6:	4b72      	ldr	r3, [pc, #456]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80011ec:	4b70      	ldr	r3, [pc, #448]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011f2:	4b6f      	ldr	r3, [pc, #444]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011f8:	4b6d      	ldr	r3, [pc, #436]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001200:	4b6b      	ldr	r3, [pc, #428]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001202:	2200      	movs	r2, #0
 8001204:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001206:	4b6a      	ldr	r3, [pc, #424]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001208:	4a6b      	ldr	r2, [pc, #428]	; (80013b8 <MX_ADC1_Init+0x1f0>)
 800120a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800120c:	4b68      	ldr	r3, [pc, #416]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 800120e:	2200      	movs	r2, #0
 8001210:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 8001212:	4b67      	ldr	r3, [pc, #412]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001214:	220d      	movs	r2, #13
 8001216:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001218:	4b65      	ldr	r3, [pc, #404]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 800121a:	2201      	movs	r2, #1
 800121c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001220:	4b63      	ldr	r3, [pc, #396]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001222:	2201      	movs	r2, #1
 8001224:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001226:	4862      	ldr	r0, [pc, #392]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001228:	f001 f8de 	bl	80023e8 <HAL_ADC_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001232:	f000 fc43 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001236:	230f      	movs	r3, #15
 8001238:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800123a:	2301      	movs	r3, #1
 800123c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800123e:	2300      	movs	r3, #0
 8001240:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001242:	463b      	mov	r3, r7
 8001244:	4619      	mov	r1, r3
 8001246:	485a      	ldr	r0, [pc, #360]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001248:	f001 f912 	bl	8002470 <HAL_ADC_ConfigChannel>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001252:	f000 fc33 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800125a:	2302      	movs	r3, #2
 800125c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800125e:	463b      	mov	r3, r7
 8001260:	4619      	mov	r1, r3
 8001262:	4853      	ldr	r0, [pc, #332]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001264:	f001 f904 	bl	8002470 <HAL_ADC_ConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800126e:	f000 fc25 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001272:	2301      	movs	r3, #1
 8001274:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001276:	2303      	movs	r3, #3
 8001278:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127a:	463b      	mov	r3, r7
 800127c:	4619      	mov	r1, r3
 800127e:	484c      	ldr	r0, [pc, #304]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001280:	f001 f8f6 	bl	8002470 <HAL_ADC_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800128a:	f000 fc17 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800128e:	2302      	movs	r3, #2
 8001290:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001292:	2304      	movs	r3, #4
 8001294:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001296:	463b      	mov	r3, r7
 8001298:	4619      	mov	r1, r3
 800129a:	4845      	ldr	r0, [pc, #276]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 800129c:	f001 f8e8 	bl	8002470 <HAL_ADC_ConfigChannel>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80012a6:	f000 fc09 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80012aa:	2303      	movs	r3, #3
 80012ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80012ae:	2305      	movs	r3, #5
 80012b0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012b2:	463b      	mov	r3, r7
 80012b4:	4619      	mov	r1, r3
 80012b6:	483e      	ldr	r0, [pc, #248]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 80012b8:	f001 f8da 	bl	8002470 <HAL_ADC_ConfigChannel>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80012c2:	f000 fbfb 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80012c6:	2304      	movs	r3, #4
 80012c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80012ca:	2306      	movs	r3, #6
 80012cc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ce:	463b      	mov	r3, r7
 80012d0:	4619      	mov	r1, r3
 80012d2:	4837      	ldr	r0, [pc, #220]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 80012d4:	f001 f8cc 	bl	8002470 <HAL_ADC_ConfigChannel>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 80012de:	f000 fbed 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80012e2:	2305      	movs	r3, #5
 80012e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80012e6:	2307      	movs	r3, #7
 80012e8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ea:	463b      	mov	r3, r7
 80012ec:	4619      	mov	r1, r3
 80012ee:	4830      	ldr	r0, [pc, #192]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 80012f0:	f001 f8be 	bl	8002470 <HAL_ADC_ConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 80012fa:	f000 fbdf 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80012fe:	2308      	movs	r3, #8
 8001300:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001302:	2308      	movs	r3, #8
 8001304:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001306:	463b      	mov	r3, r7
 8001308:	4619      	mov	r1, r3
 800130a:	4829      	ldr	r0, [pc, #164]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 800130c:	f001 f8b0 	bl	8002470 <HAL_ADC_ConfigChannel>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8001316:	f000 fbd1 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800131a:	2309      	movs	r3, #9
 800131c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800131e:	2309      	movs	r3, #9
 8001320:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001322:	463b      	mov	r3, r7
 8001324:	4619      	mov	r1, r3
 8001326:	4822      	ldr	r0, [pc, #136]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001328:	f001 f8a2 	bl	8002470 <HAL_ADC_ConfigChannel>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 8001332:	f000 fbc3 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001336:	230b      	movs	r3, #11
 8001338:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 800133a:	230a      	movs	r3, #10
 800133c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133e:	463b      	mov	r3, r7
 8001340:	4619      	mov	r1, r3
 8001342:	481b      	ldr	r0, [pc, #108]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001344:	f001 f894 	bl	8002470 <HAL_ADC_ConfigChannel>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_ADC1_Init+0x18a>
  {
    Error_Handler();
 800134e:	f000 fbb5 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001352:	230c      	movs	r3, #12
 8001354:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001356:	230b      	movs	r3, #11
 8001358:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800135a:	463b      	mov	r3, r7
 800135c:	4619      	mov	r1, r3
 800135e:	4814      	ldr	r0, [pc, #80]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001360:	f001 f886 	bl	8002470 <HAL_ADC_ConfigChannel>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_ADC1_Init+0x1a6>
  {
    Error_Handler();
 800136a:	f000 fba7 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800136e:	230d      	movs	r3, #13
 8001370:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8001372:	230c      	movs	r3, #12
 8001374:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001376:	463b      	mov	r3, r7
 8001378:	4619      	mov	r1, r3
 800137a:	480d      	ldr	r0, [pc, #52]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 800137c:	f001 f878 	bl	8002470 <HAL_ADC_ConfigChannel>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_ADC1_Init+0x1c2>
  {
    Error_Handler();
 8001386:	f000 fb99 	bl	8001abc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800138a:	230e      	movs	r3, #14
 800138c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 800138e:	230d      	movs	r3, #13
 8001390:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001392:	463b      	mov	r3, r7
 8001394:	4619      	mov	r1, r3
 8001396:	4806      	ldr	r0, [pc, #24]	; (80013b0 <MX_ADC1_Init+0x1e8>)
 8001398:	f001 f86a 	bl	8002470 <HAL_ADC_ConfigChannel>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_ADC1_Init+0x1de>
  {
    Error_Handler();
 80013a2:	f000 fb8b 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200001f8 	.word	0x200001f8
 80013b4:	40012000 	.word	0x40012000
 80013b8:	0f000001 	.word	0x0f000001

080013bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013c0:	4b12      	ldr	r3, [pc, #72]	; (800140c <MX_I2C1_Init+0x50>)
 80013c2:	4a13      	ldr	r2, [pc, #76]	; (8001410 <MX_I2C1_Init+0x54>)
 80013c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013c6:	4b11      	ldr	r3, [pc, #68]	; (800140c <MX_I2C1_Init+0x50>)
 80013c8:	4a12      	ldr	r2, [pc, #72]	; (8001414 <MX_I2C1_Init+0x58>)
 80013ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013cc:	4b0f      	ldr	r3, [pc, #60]	; (800140c <MX_I2C1_Init+0x50>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013d2:	4b0e      	ldr	r3, [pc, #56]	; (800140c <MX_I2C1_Init+0x50>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013d8:	4b0c      	ldr	r3, [pc, #48]	; (800140c <MX_I2C1_Init+0x50>)
 80013da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013e0:	4b0a      	ldr	r3, [pc, #40]	; (800140c <MX_I2C1_Init+0x50>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013e6:	4b09      	ldr	r3, [pc, #36]	; (800140c <MX_I2C1_Init+0x50>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ec:	4b07      	ldr	r3, [pc, #28]	; (800140c <MX_I2C1_Init+0x50>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013f2:	4b06      	ldr	r3, [pc, #24]	; (800140c <MX_I2C1_Init+0x50>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013f8:	4804      	ldr	r0, [pc, #16]	; (800140c <MX_I2C1_Init+0x50>)
 80013fa:	f002 f809 	bl	8003410 <HAL_I2C_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001404:	f000 fb5a 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200002a0 	.word	0x200002a0
 8001410:	40005400 	.word	0x40005400
 8001414:	000186a0 	.word	0x000186a0

08001418 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800141c:	4b17      	ldr	r3, [pc, #92]	; (800147c <MX_SPI3_Init+0x64>)
 800141e:	4a18      	ldr	r2, [pc, #96]	; (8001480 <MX_SPI3_Init+0x68>)
 8001420:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001422:	4b16      	ldr	r3, [pc, #88]	; (800147c <MX_SPI3_Init+0x64>)
 8001424:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001428:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800142a:	4b14      	ldr	r3, [pc, #80]	; (800147c <MX_SPI3_Init+0x64>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001430:	4b12      	ldr	r3, [pc, #72]	; (800147c <MX_SPI3_Init+0x64>)
 8001432:	2200      	movs	r2, #0
 8001434:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001436:	4b11      	ldr	r3, [pc, #68]	; (800147c <MX_SPI3_Init+0x64>)
 8001438:	2200      	movs	r2, #0
 800143a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <MX_SPI3_Init+0x64>)
 800143e:	2200      	movs	r2, #0
 8001440:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001442:	4b0e      	ldr	r3, [pc, #56]	; (800147c <MX_SPI3_Init+0x64>)
 8001444:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001448:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800144a:	4b0c      	ldr	r3, [pc, #48]	; (800147c <MX_SPI3_Init+0x64>)
 800144c:	2200      	movs	r2, #0
 800144e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001450:	4b0a      	ldr	r3, [pc, #40]	; (800147c <MX_SPI3_Init+0x64>)
 8001452:	2200      	movs	r2, #0
 8001454:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001456:	4b09      	ldr	r3, [pc, #36]	; (800147c <MX_SPI3_Init+0x64>)
 8001458:	2200      	movs	r2, #0
 800145a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800145c:	4b07      	ldr	r3, [pc, #28]	; (800147c <MX_SPI3_Init+0x64>)
 800145e:	2200      	movs	r2, #0
 8001460:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001462:	4b06      	ldr	r3, [pc, #24]	; (800147c <MX_SPI3_Init+0x64>)
 8001464:	220a      	movs	r2, #10
 8001466:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001468:	4804      	ldr	r0, [pc, #16]	; (800147c <MX_SPI3_Init+0x64>)
 800146a:	f002 fd6d 	bl	8003f48 <HAL_SPI_Init>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001474:	f000 fb22 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	200002f4 	.word	0x200002f4
 8001480:	40003c00 	.word	0x40003c00

08001484 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b092      	sub	sp, #72	; 0x48
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800148a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001494:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
 80014a4:	615a      	str	r2, [r3, #20]
 80014a6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	2220      	movs	r2, #32
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f004 f87e 	bl	80055b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014b4:	4b33      	ldr	r3, [pc, #204]	; (8001584 <MX_TIM1_Init+0x100>)
 80014b6:	4a34      	ldr	r2, [pc, #208]	; (8001588 <MX_TIM1_Init+0x104>)
 80014b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80014ba:	4b32      	ldr	r3, [pc, #200]	; (8001584 <MX_TIM1_Init+0x100>)
 80014bc:	2200      	movs	r2, #0
 80014be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c0:	4b30      	ldr	r3, [pc, #192]	; (8001584 <MX_TIM1_Init+0x100>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4095;
 80014c6:	4b2f      	ldr	r3, [pc, #188]	; (8001584 <MX_TIM1_Init+0x100>)
 80014c8:	f640 72ff 	movw	r2, #4095	; 0xfff
 80014cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ce:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <MX_TIM1_Init+0x100>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014d4:	4b2b      	ldr	r3, [pc, #172]	; (8001584 <MX_TIM1_Init+0x100>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014da:	4b2a      	ldr	r3, [pc, #168]	; (8001584 <MX_TIM1_Init+0x100>)
 80014dc:	2200      	movs	r2, #0
 80014de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014e0:	4828      	ldr	r0, [pc, #160]	; (8001584 <MX_TIM1_Init+0x100>)
 80014e2:	f002 fdba 	bl	800405a <HAL_TIM_PWM_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80014ec:	f000 fae6 	bl	8001abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f0:	2300      	movs	r3, #0
 80014f2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014f8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014fc:	4619      	mov	r1, r3
 80014fe:	4821      	ldr	r0, [pc, #132]	; (8001584 <MX_TIM1_Init+0x100>)
 8001500:	f003 fb9c 	bl	8004c3c <HAL_TIMEx_MasterConfigSynchronization>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800150a:	f000 fad7 	bl	8001abc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800150e:	2360      	movs	r3, #96	; 0x60
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001512:	2300      	movs	r3, #0
 8001514:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001516:	2300      	movs	r3, #0
 8001518:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800151a:	2300      	movs	r3, #0
 800151c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800151e:	2300      	movs	r3, #0
 8001520:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001526:	2300      	movs	r3, #0
 8001528:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800152a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800152e:	2204      	movs	r2, #4
 8001530:	4619      	mov	r1, r3
 8001532:	4814      	ldr	r0, [pc, #80]	; (8001584 <MX_TIM1_Init+0x100>)
 8001534:	f003 f84a 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800153e:	f000 fabd 	bl	8001abc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001552:	2300      	movs	r3, #0
 8001554:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001556:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800155a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800155c:	2300      	movs	r3, #0
 800155e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	4619      	mov	r1, r3
 8001564:	4807      	ldr	r0, [pc, #28]	; (8001584 <MX_TIM1_Init+0x100>)
 8001566:	f003 fbe5 	bl	8004d34 <HAL_TIMEx_ConfigBreakDeadTime>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001570:	f000 faa4 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001574:	4803      	ldr	r0, [pc, #12]	; (8001584 <MX_TIM1_Init+0x100>)
 8001576:	f000 fcd9 	bl	8001f2c <HAL_TIM_MspPostInit>

}
 800157a:	bf00      	nop
 800157c:	3748      	adds	r7, #72	; 0x48
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	2000034c 	.word	0x2000034c
 8001588:	40010000 	.word	0x40010000

0800158c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	; 0x28
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001592:	f107 0320 	add.w	r3, r7, #32
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	611a      	str	r2, [r3, #16]
 80015aa:	615a      	str	r2, [r3, #20]
 80015ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015ae:	4b22      	ldr	r3, [pc, #136]	; (8001638 <MX_TIM2_Init+0xac>)
 80015b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015b6:	4b20      	ldr	r3, [pc, #128]	; (8001638 <MX_TIM2_Init+0xac>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015bc:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <MX_TIM2_Init+0xac>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4095;
 80015c2:	4b1d      	ldr	r3, [pc, #116]	; (8001638 <MX_TIM2_Init+0xac>)
 80015c4:	f640 72ff 	movw	r2, #4095	; 0xfff
 80015c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ca:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <MX_TIM2_Init+0xac>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d0:	4b19      	ldr	r3, [pc, #100]	; (8001638 <MX_TIM2_Init+0xac>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015d6:	4818      	ldr	r0, [pc, #96]	; (8001638 <MX_TIM2_Init+0xac>)
 80015d8:	f002 fd3f 	bl	800405a <HAL_TIM_PWM_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80015e2:	f000 fa6b 	bl	8001abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e6:	2300      	movs	r3, #0
 80015e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ea:	2300      	movs	r3, #0
 80015ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015ee:	f107 0320 	add.w	r3, r7, #32
 80015f2:	4619      	mov	r1, r3
 80015f4:	4810      	ldr	r0, [pc, #64]	; (8001638 <MX_TIM2_Init+0xac>)
 80015f6:	f003 fb21 	bl	8004c3c <HAL_TIMEx_MasterConfigSynchronization>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001600:	f000 fa5c 	bl	8001abc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001604:	2360      	movs	r3, #96	; 0x60
 8001606:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001614:	1d3b      	adds	r3, r7, #4
 8001616:	2208      	movs	r2, #8
 8001618:	4619      	mov	r1, r3
 800161a:	4807      	ldr	r0, [pc, #28]	; (8001638 <MX_TIM2_Init+0xac>)
 800161c:	f002 ffd6 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001626:	f000 fa49 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800162a:	4803      	ldr	r0, [pc, #12]	; (8001638 <MX_TIM2_Init+0xac>)
 800162c:	f000 fc7e 	bl	8001f2c <HAL_TIM_MspPostInit>

}
 8001630:	bf00      	nop
 8001632:	3728      	adds	r7, #40	; 0x28
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000394 	.word	0x20000394

0800163c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b08c      	sub	sp, #48	; 0x30
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001642:	f107 030c 	add.w	r3, r7, #12
 8001646:	2224      	movs	r2, #36	; 0x24
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f003 ffb0 	bl	80055b0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001658:	4b20      	ldr	r3, [pc, #128]	; (80016dc <MX_TIM3_Init+0xa0>)
 800165a:	4a21      	ldr	r2, [pc, #132]	; (80016e0 <MX_TIM3_Init+0xa4>)
 800165c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800165e:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <MX_TIM3_Init+0xa0>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001664:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <MX_TIM3_Init+0xa0>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800166a:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <MX_TIM3_Init+0xa0>)
 800166c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001670:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001672:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <MX_TIM3_Init+0xa0>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b18      	ldr	r3, [pc, #96]	; (80016dc <MX_TIM3_Init+0xa0>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800167e:	2301      	movs	r3, #1
 8001680:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001686:	2301      	movs	r3, #1
 8001688:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800168a:	2300      	movs	r3, #0
 800168c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001692:	2300      	movs	r3, #0
 8001694:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001696:	2301      	movs	r3, #1
 8001698:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800169a:	2300      	movs	r3, #0
 800169c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80016a2:	f107 030c 	add.w	r3, r7, #12
 80016a6:	4619      	mov	r1, r3
 80016a8:	480c      	ldr	r0, [pc, #48]	; (80016dc <MX_TIM3_Init+0xa0>)
 80016aa:	f002 fe3b 	bl	8004324 <HAL_TIM_Encoder_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80016b4:	f000 fa02 	bl	8001abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b8:	2300      	movs	r3, #0
 80016ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_TIM3_Init+0xa0>)
 80016c6:	f003 fab9 	bl	8004c3c <HAL_TIMEx_MasterConfigSynchronization>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80016d0:	f000 f9f4 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3730      	adds	r7, #48	; 0x30
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200003dc 	.word	0x200003dc
 80016e0:	40000400 	.word	0x40000400

080016e4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08c      	sub	sp, #48	; 0x30
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	2224      	movs	r2, #36	; 0x24
 80016f0:	2100      	movs	r1, #0
 80016f2:	4618      	mov	r0, r3
 80016f4:	f003 ff5c 	bl	80055b0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001700:	4b20      	ldr	r3, [pc, #128]	; (8001784 <MX_TIM4_Init+0xa0>)
 8001702:	4a21      	ldr	r2, [pc, #132]	; (8001788 <MX_TIM4_Init+0xa4>)
 8001704:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001706:	4b1f      	ldr	r3, [pc, #124]	; (8001784 <MX_TIM4_Init+0xa0>)
 8001708:	2200      	movs	r2, #0
 800170a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170c:	4b1d      	ldr	r3, [pc, #116]	; (8001784 <MX_TIM4_Init+0xa0>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001712:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <MX_TIM4_Init+0xa0>)
 8001714:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001718:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171a:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <MX_TIM4_Init+0xa0>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <MX_TIM4_Init+0xa0>)
 8001722:	2200      	movs	r2, #0
 8001724:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001726:	2301      	movs	r3, #1
 8001728:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800172a:	2300      	movs	r3, #0
 800172c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800172e:	2301      	movs	r3, #1
 8001730:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001732:	2300      	movs	r3, #0
 8001734:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800173a:	2300      	movs	r3, #0
 800173c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800173e:	2301      	movs	r3, #1
 8001740:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800174a:	f107 030c 	add.w	r3, r7, #12
 800174e:	4619      	mov	r1, r3
 8001750:	480c      	ldr	r0, [pc, #48]	; (8001784 <MX_TIM4_Init+0xa0>)
 8001752:	f002 fde7 	bl	8004324 <HAL_TIM_Encoder_Init>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800175c:	f000 f9ae 	bl	8001abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001760:	2300      	movs	r3, #0
 8001762:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001764:	2300      	movs	r3, #0
 8001766:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	4619      	mov	r1, r3
 800176c:	4805      	ldr	r0, [pc, #20]	; (8001784 <MX_TIM4_Init+0xa0>)
 800176e:	f003 fa65 	bl	8004c3c <HAL_TIMEx_MasterConfigSynchronization>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001778:	f000 f9a0 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800177c:	bf00      	nop
 800177e:	3730      	adds	r7, #48	; 0x30
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20000424 	.word	0x20000424
 8001788:	40000800 	.word	0x40000800

0800178c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b092      	sub	sp, #72	; 0x48
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001792:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800179c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
 80017ac:	615a      	str	r2, [r3, #20]
 80017ae:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	2220      	movs	r2, #32
 80017b4:	2100      	movs	r1, #0
 80017b6:	4618      	mov	r0, r3
 80017b8:	f003 fefa 	bl	80055b0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80017bc:	4b32      	ldr	r3, [pc, #200]	; (8001888 <MX_TIM8_Init+0xfc>)
 80017be:	4a33      	ldr	r2, [pc, #204]	; (800188c <MX_TIM8_Init+0x100>)
 80017c0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80017c2:	4b31      	ldr	r3, [pc, #196]	; (8001888 <MX_TIM8_Init+0xfc>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c8:	4b2f      	ldr	r3, [pc, #188]	; (8001888 <MX_TIM8_Init+0xfc>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4095;
 80017ce:	4b2e      	ldr	r3, [pc, #184]	; (8001888 <MX_TIM8_Init+0xfc>)
 80017d0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80017d4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d6:	4b2c      	ldr	r3, [pc, #176]	; (8001888 <MX_TIM8_Init+0xfc>)
 80017d8:	2200      	movs	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80017dc:	4b2a      	ldr	r3, [pc, #168]	; (8001888 <MX_TIM8_Init+0xfc>)
 80017de:	2200      	movs	r2, #0
 80017e0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017e2:	4b29      	ldr	r3, [pc, #164]	; (8001888 <MX_TIM8_Init+0xfc>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80017e8:	4827      	ldr	r0, [pc, #156]	; (8001888 <MX_TIM8_Init+0xfc>)
 80017ea:	f002 fc36 	bl	800405a <HAL_TIM_PWM_Init>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80017f4:	f000 f962 	bl	8001abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f8:	2300      	movs	r3, #0
 80017fa:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017fc:	2300      	movs	r3, #0
 80017fe:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001800:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001804:	4619      	mov	r1, r3
 8001806:	4820      	ldr	r0, [pc, #128]	; (8001888 <MX_TIM8_Init+0xfc>)
 8001808:	f003 fa18 	bl	8004c3c <HAL_TIMEx_MasterConfigSynchronization>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8001812:	f000 f953 	bl	8001abc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001816:	2360      	movs	r3, #96	; 0x60
 8001818:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800181a:	2300      	movs	r3, #0
 800181c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800181e:	2300      	movs	r3, #0
 8001820:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001822:	2300      	movs	r3, #0
 8001824:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001826:	2300      	movs	r3, #0
 8001828:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800182a:	2300      	movs	r3, #0
 800182c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800182e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001832:	220c      	movs	r2, #12
 8001834:	4619      	mov	r1, r3
 8001836:	4814      	ldr	r0, [pc, #80]	; (8001888 <MX_TIM8_Init+0xfc>)
 8001838:	f002 fec8 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM8_Init+0xba>
  {
    Error_Handler();
 8001842:	f000 f93b 	bl	8001abc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001846:	2300      	movs	r3, #0
 8001848:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800184a:	2300      	movs	r3, #0
 800184c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800184e:	2300      	movs	r3, #0
 8001850:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001856:	2300      	movs	r3, #0
 8001858:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800185a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800185e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001860:	2300      	movs	r3, #0
 8001862:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	4619      	mov	r1, r3
 8001868:	4807      	ldr	r0, [pc, #28]	; (8001888 <MX_TIM8_Init+0xfc>)
 800186a:	f003 fa63 	bl	8004d34 <HAL_TIMEx_ConfigBreakDeadTime>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 8001874:	f000 f922 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001878:	4803      	ldr	r0, [pc, #12]	; (8001888 <MX_TIM8_Init+0xfc>)
 800187a:	f000 fb57 	bl	8001f2c <HAL_TIM_MspPostInit>

}
 800187e:	bf00      	nop
 8001880:	3748      	adds	r7, #72	; 0x48
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	2000046c 	.word	0x2000046c
 800188c:	40010400 	.word	0x40010400

08001890 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <MX_USART6_UART_Init+0x4c>)
 8001896:	4a12      	ldr	r2, [pc, #72]	; (80018e0 <MX_USART6_UART_Init+0x50>)
 8001898:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <MX_USART6_UART_Init+0x4c>)
 800189c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018a0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80018a2:	4b0e      	ldr	r3, [pc, #56]	; (80018dc <MX_USART6_UART_Init+0x4c>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <MX_USART6_UART_Init+0x4c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80018ae:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <MX_USART6_UART_Init+0x4c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80018b4:	4b09      	ldr	r3, [pc, #36]	; (80018dc <MX_USART6_UART_Init+0x4c>)
 80018b6:	220c      	movs	r2, #12
 80018b8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ba:	4b08      	ldr	r3, [pc, #32]	; (80018dc <MX_USART6_UART_Init+0x4c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80018c0:	4b06      	ldr	r3, [pc, #24]	; (80018dc <MX_USART6_UART_Init+0x4c>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018c6:	4805      	ldr	r0, [pc, #20]	; (80018dc <MX_USART6_UART_Init+0x4c>)
 80018c8:	f003 fa86 	bl	8004dd8 <HAL_UART_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80018d2:	f000 f8f3 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200004b4 	.word	0x200004b4
 80018e0:	40011400 	.word	0x40011400

080018e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <MX_DMA_Init+0x3c>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	4a0b      	ldr	r2, [pc, #44]	; (8001920 <MX_DMA_Init+0x3c>)
 80018f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018f8:	6313      	str	r3, [r2, #48]	; 0x30
 80018fa:	4b09      	ldr	r3, [pc, #36]	; (8001920 <MX_DMA_Init+0x3c>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	2038      	movs	r0, #56	; 0x38
 800190c:	f001 f8a9 	bl	8002a62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001910:	2038      	movs	r0, #56	; 0x38
 8001912:	f001 f8c2 	bl	8002a9a <HAL_NVIC_EnableIRQ>

}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800

08001924 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08a      	sub	sp, #40	; 0x28
 8001928:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	60da      	str	r2, [r3, #12]
 8001938:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	613b      	str	r3, [r7, #16]
 800193e:	4b5a      	ldr	r3, [pc, #360]	; (8001aa8 <MX_GPIO_Init+0x184>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a59      	ldr	r2, [pc, #356]	; (8001aa8 <MX_GPIO_Init+0x184>)
 8001944:	f043 0304 	orr.w	r3, r3, #4
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b57      	ldr	r3, [pc, #348]	; (8001aa8 <MX_GPIO_Init+0x184>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0304 	and.w	r3, r3, #4
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	4b53      	ldr	r3, [pc, #332]	; (8001aa8 <MX_GPIO_Init+0x184>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a52      	ldr	r2, [pc, #328]	; (8001aa8 <MX_GPIO_Init+0x184>)
 8001960:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b50      	ldr	r3, [pc, #320]	; (8001aa8 <MX_GPIO_Init+0x184>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	60bb      	str	r3, [r7, #8]
 8001976:	4b4c      	ldr	r3, [pc, #304]	; (8001aa8 <MX_GPIO_Init+0x184>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	4a4b      	ldr	r2, [pc, #300]	; (8001aa8 <MX_GPIO_Init+0x184>)
 800197c:	f043 0301 	orr.w	r3, r3, #1
 8001980:	6313      	str	r3, [r2, #48]	; 0x30
 8001982:	4b49      	ldr	r3, [pc, #292]	; (8001aa8 <MX_GPIO_Init+0x184>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	607b      	str	r3, [r7, #4]
 8001992:	4b45      	ldr	r3, [pc, #276]	; (8001aa8 <MX_GPIO_Init+0x184>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	4a44      	ldr	r2, [pc, #272]	; (8001aa8 <MX_GPIO_Init+0x184>)
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	6313      	str	r3, [r2, #48]	; 0x30
 800199e:	4b42      	ldr	r3, [pc, #264]	; (8001aa8 <MX_GPIO_Init+0x184>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	607b      	str	r3, [r7, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	603b      	str	r3, [r7, #0]
 80019ae:	4b3e      	ldr	r3, [pc, #248]	; (8001aa8 <MX_GPIO_Init+0x184>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	4a3d      	ldr	r2, [pc, #244]	; (8001aa8 <MX_GPIO_Init+0x184>)
 80019b4:	f043 0308 	orr.w	r3, r3, #8
 80019b8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ba:	4b3b      	ldr	r3, [pc, #236]	; (8001aa8 <MX_GPIO_Init+0x184>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	603b      	str	r3, [r7, #0]
 80019c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_ARGB3_GPIO_OUT_Pin|LED2_ARGB4_GPIO_OUT_Pin|LED2_ARGB2_GPIO_OUT_Pin|LED_ARGB4_GPIO_OUT_Pin
 80019c6:	2200      	movs	r2, #0
 80019c8:	f247 0130 	movw	r1, #28720	; 0x7030
 80019cc:	4837      	ldr	r0, [pc, #220]	; (8001aac <MX_GPIO_Init+0x188>)
 80019ce:	f001 fd05 	bl	80033dc <HAL_GPIO_WritePin>
                          |LED_ARGB2_GPIO_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRVL_IN2_GPIO_GPIO_Port, DRVL_IN2_GPIO_Pin, GPIO_PIN_RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019d8:	4835      	ldr	r0, [pc, #212]	; (8001ab0 <MX_GPIO_Init+0x18c>)
 80019da:	f001 fcff 	bl	80033dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DRVR_IN2_GPIO_OUT_Pin|LED3_GPIO_OUT_Pin|LED2_GPIO_OUT_Pin|LED1_GPIO_OUT_Pin
 80019de:	2200      	movs	r2, #0
 80019e0:	f44f 411d 	mov.w	r1, #40192	; 0x9d00
 80019e4:	4833      	ldr	r0, [pc, #204]	; (8001ab4 <MX_GPIO_Init+0x190>)
 80019e6:	f001 fcf9 	bl	80033dc <HAL_GPIO_WritePin>
                          |LED_ARGB3_GPIO_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NCS_GPIO_OUT_GPIO_Port, NCS_GPIO_OUT_Pin, GPIO_PIN_RESET);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2104      	movs	r1, #4
 80019ee:	4832      	ldr	r0, [pc, #200]	; (8001ab8 <MX_GPIO_Init+0x194>)
 80019f0:	f001 fcf4 	bl	80033dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SW1_GPIO_IN_Pin SIDE_SENSOR_R_GPIO_IN_Pin */
  GPIO_InitStruct.Pin = SW1_GPIO_IN_Pin|SIDE_SENSOR_R_GPIO_IN_Pin;
 80019f4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80019f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	4619      	mov	r1, r3
 8001a08:	4829      	ldr	r0, [pc, #164]	; (8001ab0 <MX_GPIO_Init+0x18c>)
 8001a0a:	f001 fb4b 	bl	80030a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SIDE_SENSOR_L_GPIO_IN_Pin SW2_GPIO_IN_Pin */
  GPIO_InitStruct.Pin = SIDE_SENSOR_L_GPIO_IN_Pin|SW2_GPIO_IN_Pin;
 8001a0e:	f248 0304 	movw	r3, #32772	; 0x8004
 8001a12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	4822      	ldr	r0, [pc, #136]	; (8001aac <MX_GPIO_Init+0x188>)
 8001a24:	f001 fb3e 	bl	80030a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_ARGB3_GPIO_OUT_Pin LED2_ARGB4_GPIO_OUT_Pin LED2_ARGB2_GPIO_OUT_Pin LED_ARGB4_GPIO_OUT_Pin
                           LED_ARGB2_GPIO_OUT_Pin */
  GPIO_InitStruct.Pin = LED2_ARGB3_GPIO_OUT_Pin|LED2_ARGB4_GPIO_OUT_Pin|LED2_ARGB2_GPIO_OUT_Pin|LED_ARGB4_GPIO_OUT_Pin
 8001a28:	f247 0330 	movw	r3, #28720	; 0x7030
 8001a2c:	617b      	str	r3, [r7, #20]
                          |LED_ARGB2_GPIO_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a36:	2300      	movs	r3, #0
 8001a38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	4619      	mov	r1, r3
 8001a40:	481a      	ldr	r0, [pc, #104]	; (8001aac <MX_GPIO_Init+0x188>)
 8001a42:	f001 fb2f 	bl	80030a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRVL_IN2_GPIO_Pin */
  GPIO_InitStruct.Pin = DRVL_IN2_GPIO_Pin;
 8001a46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a54:	2300      	movs	r3, #0
 8001a56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRVL_IN2_GPIO_GPIO_Port, &GPIO_InitStruct);
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4814      	ldr	r0, [pc, #80]	; (8001ab0 <MX_GPIO_Init+0x18c>)
 8001a60:	f001 fb20 	bl	80030a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DRVR_IN2_GPIO_OUT_Pin LED3_GPIO_OUT_Pin LED2_GPIO_OUT_Pin LED1_GPIO_OUT_Pin
                           LED_ARGB3_GPIO_OUT_Pin */
  GPIO_InitStruct.Pin = DRVR_IN2_GPIO_OUT_Pin|LED3_GPIO_OUT_Pin|LED2_GPIO_OUT_Pin|LED1_GPIO_OUT_Pin
 8001a64:	f44f 431d 	mov.w	r3, #40192	; 0x9d00
 8001a68:	617b      	str	r3, [r7, #20]
                          |LED_ARGB3_GPIO_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2300      	movs	r3, #0
 8001a74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a76:	f107 0314 	add.w	r3, r7, #20
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	480d      	ldr	r0, [pc, #52]	; (8001ab4 <MX_GPIO_Init+0x190>)
 8001a7e:	f001 fb11 	bl	80030a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : NCS_GPIO_OUT_Pin */
  GPIO_InitStruct.Pin = NCS_GPIO_OUT_Pin;
 8001a82:	2304      	movs	r3, #4
 8001a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a86:	2301      	movs	r3, #1
 8001a88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NCS_GPIO_OUT_GPIO_Port, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	4807      	ldr	r0, [pc, #28]	; (8001ab8 <MX_GPIO_Init+0x194>)
 8001a9a:	f001 fb03 	bl	80030a4 <HAL_GPIO_Init>

}
 8001a9e:	bf00      	nop
 8001aa0:	3728      	adds	r7, #40	; 0x28
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	40020400 	.word	0x40020400
 8001ab0:	40020800 	.word	0x40020800
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	40020c00 	.word	0x40020c00

08001abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac0:	b672      	cpsid	i
}
 8001ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <Error_Handler+0x8>
	...

08001ac8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	4b10      	ldr	r3, [pc, #64]	; (8001b14 <HAL_MspInit+0x4c>)
 8001ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad6:	4a0f      	ldr	r2, [pc, #60]	; (8001b14 <HAL_MspInit+0x4c>)
 8001ad8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001adc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ade:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <HAL_MspInit+0x4c>)
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ae6:	607b      	str	r3, [r7, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	603b      	str	r3, [r7, #0]
 8001aee:	4b09      	ldr	r3, [pc, #36]	; (8001b14 <HAL_MspInit+0x4c>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af2:	4a08      	ldr	r2, [pc, #32]	; (8001b14 <HAL_MspInit+0x4c>)
 8001af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af8:	6413      	str	r3, [r2, #64]	; 0x40
 8001afa:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <HAL_MspInit+0x4c>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b02:	603b      	str	r3, [r7, #0]
 8001b04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	40023800 	.word	0x40023800

08001b18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08c      	sub	sp, #48	; 0x30
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 031c 	add.w	r3, r7, #28
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a49      	ldr	r2, [pc, #292]	; (8001c5c <HAL_ADC_MspInit+0x144>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	f040 808c 	bne.w	8001c54 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61bb      	str	r3, [r7, #24]
 8001b40:	4b47      	ldr	r3, [pc, #284]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b44:	4a46      	ldr	r2, [pc, #280]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b4a:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4c:	4b44      	ldr	r3, [pc, #272]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b54:	61bb      	str	r3, [r7, #24]
 8001b56:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	4b40      	ldr	r3, [pc, #256]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b60:	4a3f      	ldr	r2, [pc, #252]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b62:	f043 0304 	orr.w	r3, r3, #4
 8001b66:	6313      	str	r3, [r2, #48]	; 0x30
 8001b68:	4b3d      	ldr	r3, [pc, #244]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	617b      	str	r3, [r7, #20]
 8001b72:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b74:	2300      	movs	r3, #0
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	4b39      	ldr	r3, [pc, #228]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7c:	4a38      	ldr	r2, [pc, #224]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6313      	str	r3, [r2, #48]	; 0x30
 8001b84:	4b36      	ldr	r3, [pc, #216]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	613b      	str	r3, [r7, #16]
 8001b8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b90:	2300      	movs	r3, #0
 8001b92:	60fb      	str	r3, [r7, #12]
 8001b94:	4b32      	ldr	r3, [pc, #200]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b98:	4a31      	ldr	r2, [pc, #196]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001b9a:	f043 0302 	orr.w	r3, r3, #2
 8001b9e:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba0:	4b2f      	ldr	r3, [pc, #188]	; (8001c60 <HAL_ADC_MspInit+0x148>)
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = LINE_Sens13_ADC1_in11_Pin|LINE_Sens12_ADC1_in12_Pin|LINE_Sens11_ADC1_in13_Pin|LINE_Sens4_ADC1_in14_Pin
 8001bac:	233e      	movs	r3, #62	; 0x3e
 8001bae:	61fb      	str	r3, [r7, #28]
                          |LINE_Sens3_ADC1_in15_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb8:	f107 031c 	add.w	r3, r7, #28
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4829      	ldr	r0, [pc, #164]	; (8001c64 <HAL_ADC_MspInit+0x14c>)
 8001bc0:	f001 fa70 	bl	80030a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LINE_Sens10_ADC1_in0_Pin|LINE_Sens9_ADC1_in1_Pin|LINE_Sens8_ADC1_in2_Pin|LINE_Sens7_ADC1_in3_Pin
 8001bc4:	233f      	movs	r3, #63	; 0x3f
 8001bc6:	61fb      	str	r3, [r7, #28]
                          |LINE_Sens6_ADC1_in4_Pin|LINE_Sens5_ADC1_in5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd0:	f107 031c 	add.w	r3, r7, #28
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4824      	ldr	r0, [pc, #144]	; (8001c68 <HAL_ADC_MspInit+0x150>)
 8001bd8:	f001 fa64 	bl	80030a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LINE_Sens2_ADC1_in8_Pin|LINE_Sens1_ADC1_in9_Pin;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001be0:	2303      	movs	r3, #3
 8001be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be8:	f107 031c 	add.w	r3, r7, #28
 8001bec:	4619      	mov	r1, r3
 8001bee:	481f      	ldr	r0, [pc, #124]	; (8001c6c <HAL_ADC_MspInit+0x154>)
 8001bf0:	f001 fa58 	bl	80030a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001bf4:	4b1e      	ldr	r3, [pc, #120]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001bf6:	4a1f      	ldr	r2, [pc, #124]	; (8001c74 <HAL_ADC_MspInit+0x15c>)
 8001bf8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001bfa:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c00:	4b1b      	ldr	r3, [pc, #108]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c06:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c0c:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c12:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c14:	4b16      	ldr	r3, [pc, #88]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c1a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c1c:	4b14      	ldr	r3, [pc, #80]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c22:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c24:	4b12      	ldr	r3, [pc, #72]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c2a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c2c:	4b10      	ldr	r3, [pc, #64]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c32:	4b0f      	ldr	r3, [pc, #60]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c38:	480d      	ldr	r0, [pc, #52]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c3a:	f000 ff49 	bl	8002ad0 <HAL_DMA_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8001c44:	f7ff ff3a 	bl	8001abc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a09      	ldr	r2, [pc, #36]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c4c:	639a      	str	r2, [r3, #56]	; 0x38
 8001c4e:	4a08      	ldr	r2, [pc, #32]	; (8001c70 <HAL_ADC_MspInit+0x158>)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c54:	bf00      	nop
 8001c56:	3730      	adds	r7, #48	; 0x30
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40012000 	.word	0x40012000
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40020800 	.word	0x40020800
 8001c68:	40020000 	.word	0x40020000
 8001c6c:	40020400 	.word	0x40020400
 8001c70:	20000240 	.word	0x20000240
 8001c74:	40026410 	.word	0x40026410

08001c78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08a      	sub	sp, #40	; 0x28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 0314 	add.w	r3, r7, #20
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a19      	ldr	r2, [pc, #100]	; (8001cfc <HAL_I2C_MspInit+0x84>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d12c      	bne.n	8001cf4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
 8001c9e:	4b18      	ldr	r3, [pc, #96]	; (8001d00 <HAL_I2C_MspInit+0x88>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a17      	ldr	r2, [pc, #92]	; (8001d00 <HAL_I2C_MspInit+0x88>)
 8001ca4:	f043 0302 	orr.w	r3, r3, #2
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b15      	ldr	r3, [pc, #84]	; (8001d00 <HAL_I2C_MspInit+0x88>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	613b      	str	r3, [r7, #16]
 8001cb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LCD_3_I2C1_SCL_Pin|LCD2_I2C1_SDA_Pin;
 8001cb6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cbc:	2312      	movs	r3, #18
 8001cbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cc8:	2304      	movs	r3, #4
 8001cca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	480c      	ldr	r0, [pc, #48]	; (8001d04 <HAL_I2C_MspInit+0x8c>)
 8001cd4:	f001 f9e6 	bl	80030a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cd8:	2300      	movs	r3, #0
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <HAL_I2C_MspInit+0x88>)
 8001cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce0:	4a07      	ldr	r2, [pc, #28]	; (8001d00 <HAL_I2C_MspInit+0x88>)
 8001ce2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ce6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce8:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <HAL_I2C_MspInit+0x88>)
 8001cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001cf4:	bf00      	nop
 8001cf6:	3728      	adds	r7, #40	; 0x28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40005400 	.word	0x40005400
 8001d00:	40023800 	.word	0x40023800
 8001d04:	40020400 	.word	0x40020400

08001d08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08a      	sub	sp, #40	; 0x28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a19      	ldr	r2, [pc, #100]	; (8001d8c <HAL_SPI_MspInit+0x84>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d12c      	bne.n	8001d84 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	613b      	str	r3, [r7, #16]
 8001d2e:	4b18      	ldr	r3, [pc, #96]	; (8001d90 <HAL_SPI_MspInit+0x88>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d32:	4a17      	ldr	r2, [pc, #92]	; (8001d90 <HAL_SPI_MspInit+0x88>)
 8001d34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d38:	6413      	str	r3, [r2, #64]	; 0x40
 8001d3a:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <HAL_SPI_MspInit+0x88>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b11      	ldr	r3, [pc, #68]	; (8001d90 <HAL_SPI_MspInit+0x88>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a10      	ldr	r2, [pc, #64]	; (8001d90 <HAL_SPI_MspInit+0x88>)
 8001d50:	f043 0304 	orr.w	r3, r3, #4
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b0e      	ldr	r3, [pc, #56]	; (8001d90 <HAL_SPI_MspInit+0x88>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001d62:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d70:	2303      	movs	r3, #3
 8001d72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d74:	2306      	movs	r3, #6
 8001d76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d78:	f107 0314 	add.w	r3, r7, #20
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4805      	ldr	r0, [pc, #20]	; (8001d94 <HAL_SPI_MspInit+0x8c>)
 8001d80:	f001 f990 	bl	80030a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001d84:	bf00      	nop
 8001d86:	3728      	adds	r7, #40	; 0x28
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40003c00 	.word	0x40003c00
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020800 	.word	0x40020800

08001d98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a1f      	ldr	r2, [pc, #124]	; (8001e24 <HAL_TIM_PWM_MspInit+0x8c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d10e      	bne.n	8001dc8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <HAL_TIM_PWM_MspInit+0x90>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db2:	4a1d      	ldr	r2, [pc, #116]	; (8001e28 <HAL_TIM_PWM_MspInit+0x90>)
 8001db4:	f043 0301 	orr.w	r3, r3, #1
 8001db8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dba:	4b1b      	ldr	r3, [pc, #108]	; (8001e28 <HAL_TIM_PWM_MspInit+0x90>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	617b      	str	r3, [r7, #20]
 8001dc4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001dc6:	e026      	b.n	8001e16 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dd0:	d10e      	bne.n	8001df0 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	613b      	str	r3, [r7, #16]
 8001dd6:	4b14      	ldr	r3, [pc, #80]	; (8001e28 <HAL_TIM_PWM_MspInit+0x90>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	4a13      	ldr	r2, [pc, #76]	; (8001e28 <HAL_TIM_PWM_MspInit+0x90>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	6413      	str	r3, [r2, #64]	; 0x40
 8001de2:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <HAL_TIM_PWM_MspInit+0x90>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	613b      	str	r3, [r7, #16]
 8001dec:	693b      	ldr	r3, [r7, #16]
}
 8001dee:	e012      	b.n	8001e16 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM8)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a0d      	ldr	r2, [pc, #52]	; (8001e2c <HAL_TIM_PWM_MspInit+0x94>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d10d      	bne.n	8001e16 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	; (8001e28 <HAL_TIM_PWM_MspInit+0x90>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e02:	4a09      	ldr	r2, [pc, #36]	; (8001e28 <HAL_TIM_PWM_MspInit+0x90>)
 8001e04:	f043 0302 	orr.w	r3, r3, #2
 8001e08:	6453      	str	r3, [r2, #68]	; 0x44
 8001e0a:	4b07      	ldr	r3, [pc, #28]	; (8001e28 <HAL_TIM_PWM_MspInit+0x90>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]
}
 8001e16:	bf00      	nop
 8001e18:	371c      	adds	r7, #28
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	40010000 	.word	0x40010000
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40010400 	.word	0x40010400

08001e30 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08c      	sub	sp, #48	; 0x30
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	f107 031c 	add.w	r3, r7, #28
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a32      	ldr	r2, [pc, #200]	; (8001f18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d12c      	bne.n	8001eac <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	61bb      	str	r3, [r7, #24]
 8001e56:	4b31      	ldr	r3, [pc, #196]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	4a30      	ldr	r2, [pc, #192]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e5c:	f043 0302 	orr.w	r3, r3, #2
 8001e60:	6413      	str	r3, [r2, #64]	; 0x40
 8001e62:	4b2e      	ldr	r3, [pc, #184]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	61bb      	str	r3, [r7, #24]
 8001e6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	4b2a      	ldr	r3, [pc, #168]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	4a29      	ldr	r2, [pc, #164]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7e:	4b27      	ldr	r3, [pc, #156]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC1_6_TIM3_CH1_Pin|ENC1_8_TIM3_CH2_Pin;
 8001e8a:	23c0      	movs	r3, #192	; 0xc0
 8001e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8e:	2302      	movs	r3, #2
 8001e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e96:	2300      	movs	r3, #0
 8001e98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9e:	f107 031c 	add.w	r3, r7, #28
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	481e      	ldr	r0, [pc, #120]	; (8001f20 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001ea6:	f001 f8fd 	bl	80030a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001eaa:	e030      	b.n	8001f0e <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a1c      	ldr	r2, [pc, #112]	; (8001f24 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d12b      	bne.n	8001f0e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	4b18      	ldr	r3, [pc, #96]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebe:	4a17      	ldr	r2, [pc, #92]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001ec0:	f043 0304 	orr.w	r3, r3, #4
 8001ec4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec6:	4b15      	ldr	r3, [pc, #84]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	4a10      	ldr	r2, [pc, #64]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001edc:	f043 0302 	orr.w	r3, r3, #2
 8001ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_8_TIM4_CH1_Pin|ENC2_6_TIM4_CH2_Pin;
 8001eee:	23c0      	movs	r3, #192	; 0xc0
 8001ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efa:	2300      	movs	r3, #0
 8001efc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001efe:	2302      	movs	r3, #2
 8001f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f02:	f107 031c 	add.w	r3, r7, #28
 8001f06:	4619      	mov	r1, r3
 8001f08:	4807      	ldr	r0, [pc, #28]	; (8001f28 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001f0a:	f001 f8cb 	bl	80030a4 <HAL_GPIO_Init>
}
 8001f0e:	bf00      	nop
 8001f10:	3730      	adds	r7, #48	; 0x30
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40000400 	.word	0x40000400
 8001f1c:	40023800 	.word	0x40023800
 8001f20:	40020000 	.word	0x40020000
 8001f24:	40000800 	.word	0x40000800
 8001f28:	40020400 	.word	0x40020400

08001f2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08a      	sub	sp, #40	; 0x28
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 0314 	add.w	r3, r7, #20
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a37      	ldr	r2, [pc, #220]	; (8002028 <HAL_TIM_MspPostInit+0xfc>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d11f      	bne.n	8001f8e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	4b36      	ldr	r3, [pc, #216]	; (800202c <HAL_TIM_MspPostInit+0x100>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a35      	ldr	r2, [pc, #212]	; (800202c <HAL_TIM_MspPostInit+0x100>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b33      	ldr	r3, [pc, #204]	; (800202c <HAL_TIM_MspPostInit+0x100>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	613b      	str	r3, [r7, #16]
 8001f68:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = DRVR_IN1_TIM1_CH2_Pin;
 8001f6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f70:	2302      	movs	r3, #2
 8001f72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DRVR_IN1_TIM1_CH2_GPIO_Port, &GPIO_InitStruct);
 8001f80:	f107 0314 	add.w	r3, r7, #20
 8001f84:	4619      	mov	r1, r3
 8001f86:	482a      	ldr	r0, [pc, #168]	; (8002030 <HAL_TIM_MspPostInit+0x104>)
 8001f88:	f001 f88c 	bl	80030a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001f8c:	e048      	b.n	8002020 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM2)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f96:	d11f      	bne.n	8001fd8 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	4b23      	ldr	r3, [pc, #140]	; (800202c <HAL_TIM_MspPostInit+0x100>)
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa0:	4a22      	ldr	r2, [pc, #136]	; (800202c <HAL_TIM_MspPostInit+0x100>)
 8001fa2:	f043 0302 	orr.w	r3, r3, #2
 8001fa6:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa8:	4b20      	ldr	r3, [pc, #128]	; (800202c <HAL_TIM_MspPostInit+0x100>)
 8001faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = fan_PWM_1_TIM2_CH3_Pin;
 8001fb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(fan_PWM_1_TIM2_CH3_GPIO_Port, &GPIO_InitStruct);
 8001fca:	f107 0314 	add.w	r3, r7, #20
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4818      	ldr	r0, [pc, #96]	; (8002034 <HAL_TIM_MspPostInit+0x108>)
 8001fd2:	f001 f867 	bl	80030a4 <HAL_GPIO_Init>
}
 8001fd6:	e023      	b.n	8002020 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM8)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a16      	ldr	r2, [pc, #88]	; (8002038 <HAL_TIM_MspPostInit+0x10c>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d11e      	bne.n	8002020 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60bb      	str	r3, [r7, #8]
 8001fe6:	4b11      	ldr	r3, [pc, #68]	; (800202c <HAL_TIM_MspPostInit+0x100>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a10      	ldr	r2, [pc, #64]	; (800202c <HAL_TIM_MspPostInit+0x100>)
 8001fec:	f043 0304 	orr.w	r3, r3, #4
 8001ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	; (800202c <HAL_TIM_MspPostInit+0x100>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DRVL_IN1_TIM8_CH4_Pin;
 8001ffe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002004:	2302      	movs	r3, #2
 8002006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002010:	2303      	movs	r3, #3
 8002012:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DRVL_IN1_TIM8_CH4_GPIO_Port, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	4808      	ldr	r0, [pc, #32]	; (800203c <HAL_TIM_MspPostInit+0x110>)
 800201c:	f001 f842 	bl	80030a4 <HAL_GPIO_Init>
}
 8002020:	bf00      	nop
 8002022:	3728      	adds	r7, #40	; 0x28
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40010000 	.word	0x40010000
 800202c:	40023800 	.word	0x40023800
 8002030:	40020000 	.word	0x40020000
 8002034:	40020400 	.word	0x40020400
 8002038:	40010400 	.word	0x40010400
 800203c:	40020800 	.word	0x40020800

08002040 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b08a      	sub	sp, #40	; 0x28
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002048:	f107 0314 	add.w	r3, r7, #20
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a19      	ldr	r2, [pc, #100]	; (80020c4 <HAL_UART_MspInit+0x84>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d12b      	bne.n	80020ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	4b18      	ldr	r3, [pc, #96]	; (80020c8 <HAL_UART_MspInit+0x88>)
 8002068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206a:	4a17      	ldr	r2, [pc, #92]	; (80020c8 <HAL_UART_MspInit+0x88>)
 800206c:	f043 0320 	orr.w	r3, r3, #32
 8002070:	6453      	str	r3, [r2, #68]	; 0x44
 8002072:	4b15      	ldr	r3, [pc, #84]	; (80020c8 <HAL_UART_MspInit+0x88>)
 8002074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002076:	f003 0320 	and.w	r3, r3, #32
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <HAL_UART_MspInit+0x88>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	4a10      	ldr	r2, [pc, #64]	; (80020c8 <HAL_UART_MspInit+0x88>)
 8002088:	f043 0304 	orr.w	r3, r3, #4
 800208c:	6313      	str	r3, [r2, #48]	; 0x30
 800208e:	4b0e      	ldr	r3, [pc, #56]	; (80020c8 <HAL_UART_MspInit+0x88>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800209a:	23c0      	movs	r3, #192	; 0xc0
 800209c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209e:	2302      	movs	r3, #2
 80020a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a6:	2303      	movs	r3, #3
 80020a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80020aa:	2308      	movs	r3, #8
 80020ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ae:	f107 0314 	add.w	r3, r7, #20
 80020b2:	4619      	mov	r1, r3
 80020b4:	4805      	ldr	r0, [pc, #20]	; (80020cc <HAL_UART_MspInit+0x8c>)
 80020b6:	f000 fff5 	bl	80030a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80020ba:	bf00      	nop
 80020bc:	3728      	adds	r7, #40	; 0x28
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40011400 	.word	0x40011400
 80020c8:	40023800 	.word	0x40023800
 80020cc:	40020800 	.word	0x40020800

080020d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020d4:	e7fe      	b.n	80020d4 <NMI_Handler+0x4>

080020d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020da:	e7fe      	b.n	80020da <HardFault_Handler+0x4>

080020dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <MemManage_Handler+0x4>

080020e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <BusFault_Handler+0x4>

080020e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ec:	e7fe      	b.n	80020ec <UsageFault_Handler+0x4>

080020ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800211c:	f000 f944 	bl	80023a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}

08002124 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002128:	4802      	ldr	r0, [pc, #8]	; (8002134 <DMA2_Stream0_IRQHandler+0x10>)
 800212a:	f000 fd7f 	bl	8002c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000240 	.word	0x20000240

08002138 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  return 1;
 800213c:	2301      	movs	r3, #1
}
 800213e:	4618      	mov	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <_kill>:

int _kill(int pid, int sig)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002152:	f003 fa03 	bl	800555c <__errno>
 8002156:	4603      	mov	r3, r0
 8002158:	2216      	movs	r2, #22
 800215a:	601a      	str	r2, [r3, #0]
  return -1;
 800215c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002160:	4618      	mov	r0, r3
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <_exit>:

void _exit (int status)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002170:	f04f 31ff 	mov.w	r1, #4294967295
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff ffe7 	bl	8002148 <_kill>
  while (1) {}    /* Make sure we hang here */
 800217a:	e7fe      	b.n	800217a <_exit+0x12>

0800217c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	e00a      	b.n	80021a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800218e:	f3af 8000 	nop.w
 8002192:	4601      	mov	r1, r0
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	60ba      	str	r2, [r7, #8]
 800219a:	b2ca      	uxtb	r2, r1
 800219c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	3301      	adds	r3, #1
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	dbf0      	blt.n	800218e <_read+0x12>
  }

  return len;
 80021ac:	687b      	ldr	r3, [r7, #4]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
 80021d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021de:	605a      	str	r2, [r3, #4]
  return 0;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr

080021ee <_isatty>:

int _isatty(int file)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021f6:	2301      	movs	r3, #1
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
	...

08002220 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002228:	4a14      	ldr	r2, [pc, #80]	; (800227c <_sbrk+0x5c>)
 800222a:	4b15      	ldr	r3, [pc, #84]	; (8002280 <_sbrk+0x60>)
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002234:	4b13      	ldr	r3, [pc, #76]	; (8002284 <_sbrk+0x64>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d102      	bne.n	8002242 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <_sbrk+0x64>)
 800223e:	4a12      	ldr	r2, [pc, #72]	; (8002288 <_sbrk+0x68>)
 8002240:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <_sbrk+0x64>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4413      	add	r3, r2
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	429a      	cmp	r2, r3
 800224e:	d207      	bcs.n	8002260 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002250:	f003 f984 	bl	800555c <__errno>
 8002254:	4603      	mov	r3, r0
 8002256:	220c      	movs	r2, #12
 8002258:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800225a:	f04f 33ff 	mov.w	r3, #4294967295
 800225e:	e009      	b.n	8002274 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002260:	4b08      	ldr	r3, [pc, #32]	; (8002284 <_sbrk+0x64>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002266:	4b07      	ldr	r3, [pc, #28]	; (8002284 <_sbrk+0x64>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	4a05      	ldr	r2, [pc, #20]	; (8002284 <_sbrk+0x64>)
 8002270:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002272:	68fb      	ldr	r3, [r7, #12]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	20020000 	.word	0x20020000
 8002280:	00000400 	.word	0x00000400
 8002284:	200004f8 	.word	0x200004f8
 8002288:	20000510 	.word	0x20000510

0800228c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <SystemInit+0x20>)
 8002292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002296:	4a05      	ldr	r2, [pc, #20]	; (80022ac <SystemInit+0x20>)
 8002298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800229c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022b4:	480d      	ldr	r0, [pc, #52]	; (80022ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80022b6:	490e      	ldr	r1, [pc, #56]	; (80022f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80022b8:	4a0e      	ldr	r2, [pc, #56]	; (80022f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022bc:	e002      	b.n	80022c4 <LoopCopyDataInit>

080022be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022c2:	3304      	adds	r3, #4

080022c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022c8:	d3f9      	bcc.n	80022be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ca:	4a0b      	ldr	r2, [pc, #44]	; (80022f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80022cc:	4c0b      	ldr	r4, [pc, #44]	; (80022fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80022ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022d0:	e001      	b.n	80022d6 <LoopFillZerobss>

080022d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022d4:	3204      	adds	r2, #4

080022d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022d8:	d3fb      	bcc.n	80022d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022da:	f7ff ffd7 	bl	800228c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022de:	f003 f943 	bl	8005568 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022e2:	f7fe fe89 	bl	8000ff8 <main>
  bx  lr    
 80022e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80022f4:	08008414 	.word	0x08008414
  ldr r2, =_sbss
 80022f8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80022fc:	20000510 	.word	0x20000510

08002300 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002300:	e7fe      	b.n	8002300 <ADC_IRQHandler>
	...

08002304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002308:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <HAL_Init+0x40>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0d      	ldr	r2, [pc, #52]	; (8002344 <HAL_Init+0x40>)
 800230e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002312:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002314:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <HAL_Init+0x40>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0a      	ldr	r2, [pc, #40]	; (8002344 <HAL_Init+0x40>)
 800231a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800231e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002320:	4b08      	ldr	r3, [pc, #32]	; (8002344 <HAL_Init+0x40>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a07      	ldr	r2, [pc, #28]	; (8002344 <HAL_Init+0x40>)
 8002326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800232a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800232c:	2003      	movs	r0, #3
 800232e:	f000 fb8d 	bl	8002a4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002332:	200f      	movs	r0, #15
 8002334:	f000 f808 	bl	8002348 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002338:	f7ff fbc6 	bl	8001ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40023c00 	.word	0x40023c00

08002348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002350:	4b12      	ldr	r3, [pc, #72]	; (800239c <HAL_InitTick+0x54>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	4b12      	ldr	r3, [pc, #72]	; (80023a0 <HAL_InitTick+0x58>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	4619      	mov	r1, r3
 800235a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800235e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002362:	fbb2 f3f3 	udiv	r3, r2, r3
 8002366:	4618      	mov	r0, r3
 8002368:	f000 fba5 	bl	8002ab6 <HAL_SYSTICK_Config>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e00e      	b.n	8002394 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b0f      	cmp	r3, #15
 800237a:	d80a      	bhi.n	8002392 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800237c:	2200      	movs	r2, #0
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	f04f 30ff 	mov.w	r0, #4294967295
 8002384:	f000 fb6d 	bl	8002a62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002388:	4a06      	ldr	r2, [pc, #24]	; (80023a4 <HAL_InitTick+0x5c>)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	e000      	b.n	8002394 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000000 	.word	0x20000000
 80023a0:	20000008 	.word	0x20000008
 80023a4:	20000004 	.word	0x20000004

080023a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023ac:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <HAL_IncTick+0x20>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <HAL_IncTick+0x24>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4413      	add	r3, r2
 80023b8:	4a04      	ldr	r2, [pc, #16]	; (80023cc <HAL_IncTick+0x24>)
 80023ba:	6013      	str	r3, [r2, #0]
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	20000008 	.word	0x20000008
 80023cc:	200004fc 	.word	0x200004fc

080023d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  return uwTick;
 80023d4:	4b03      	ldr	r3, [pc, #12]	; (80023e4 <HAL_GetTick+0x14>)
 80023d6:	681b      	ldr	r3, [r3, #0]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	200004fc 	.word	0x200004fc

080023e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e033      	b.n	8002466 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	2b00      	cmp	r3, #0
 8002404:	d109      	bne.n	800241a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f7ff fb86 	bl	8001b18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	f003 0310 	and.w	r3, r3, #16
 8002422:	2b00      	cmp	r3, #0
 8002424:	d118      	bne.n	8002458 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800242e:	f023 0302 	bic.w	r3, r3, #2
 8002432:	f043 0202 	orr.w	r2, r3, #2
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 f93a 	bl	80026b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	f023 0303 	bic.w	r3, r3, #3
 800244e:	f043 0201 	orr.w	r2, r3, #1
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	641a      	str	r2, [r3, #64]	; 0x40
 8002456:	e001      	b.n	800245c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002464:	7bfb      	ldrb	r3, [r7, #15]
}
 8002466:	4618      	mov	r0, r3
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
	...

08002470 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002484:	2b01      	cmp	r3, #1
 8002486:	d101      	bne.n	800248c <HAL_ADC_ConfigChannel+0x1c>
 8002488:	2302      	movs	r3, #2
 800248a:	e105      	b.n	8002698 <HAL_ADC_ConfigChannel+0x228>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b09      	cmp	r3, #9
 800249a:	d925      	bls.n	80024e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68d9      	ldr	r1, [r3, #12]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	461a      	mov	r2, r3
 80024aa:	4613      	mov	r3, r2
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	3b1e      	subs	r3, #30
 80024b2:	2207      	movs	r2, #7
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43da      	mvns	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	400a      	ands	r2, r1
 80024c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68d9      	ldr	r1, [r3, #12]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	4618      	mov	r0, r3
 80024d4:	4603      	mov	r3, r0
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4403      	add	r3, r0
 80024da:	3b1e      	subs	r3, #30
 80024dc:	409a      	lsls	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	e022      	b.n	800252e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6919      	ldr	r1, [r3, #16]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	461a      	mov	r2, r3
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	2207      	movs	r2, #7
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43da      	mvns	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	400a      	ands	r2, r1
 800250a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6919      	ldr	r1, [r3, #16]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	b29b      	uxth	r3, r3
 800251c:	4618      	mov	r0, r3
 800251e:	4603      	mov	r3, r0
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	4403      	add	r3, r0
 8002524:	409a      	lsls	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2b06      	cmp	r3, #6
 8002534:	d824      	bhi.n	8002580 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	3b05      	subs	r3, #5
 8002548:	221f      	movs	r2, #31
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43da      	mvns	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	400a      	ands	r2, r1
 8002556:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	3b05      	subs	r3, #5
 8002572:	fa00 f203 	lsl.w	r2, r0, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	635a      	str	r2, [r3, #52]	; 0x34
 800257e:	e04c      	b.n	800261a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b0c      	cmp	r3, #12
 8002586:	d824      	bhi.n	80025d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	3b23      	subs	r3, #35	; 0x23
 800259a:	221f      	movs	r2, #31
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43da      	mvns	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	400a      	ands	r2, r1
 80025a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	4618      	mov	r0, r3
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	3b23      	subs	r3, #35	; 0x23
 80025c4:	fa00 f203 	lsl.w	r2, r0, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	631a      	str	r2, [r3, #48]	; 0x30
 80025d0:	e023      	b.n	800261a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	3b41      	subs	r3, #65	; 0x41
 80025e4:	221f      	movs	r2, #31
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43da      	mvns	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	400a      	ands	r2, r1
 80025f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	4618      	mov	r0, r3
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	3b41      	subs	r3, #65	; 0x41
 800260e:	fa00 f203 	lsl.w	r2, r0, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800261a:	4b22      	ldr	r3, [pc, #136]	; (80026a4 <HAL_ADC_ConfigChannel+0x234>)
 800261c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a21      	ldr	r2, [pc, #132]	; (80026a8 <HAL_ADC_ConfigChannel+0x238>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d109      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1cc>
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b12      	cmp	r3, #18
 800262e:	d105      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a19      	ldr	r2, [pc, #100]	; (80026a8 <HAL_ADC_ConfigChannel+0x238>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d123      	bne.n	800268e <HAL_ADC_ConfigChannel+0x21e>
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2b10      	cmp	r3, #16
 800264c:	d003      	beq.n	8002656 <HAL_ADC_ConfigChannel+0x1e6>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2b11      	cmp	r3, #17
 8002654:	d11b      	bne.n	800268e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b10      	cmp	r3, #16
 8002668:	d111      	bne.n	800268e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800266a:	4b10      	ldr	r3, [pc, #64]	; (80026ac <HAL_ADC_ConfigChannel+0x23c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a10      	ldr	r2, [pc, #64]	; (80026b0 <HAL_ADC_ConfigChannel+0x240>)
 8002670:	fba2 2303 	umull	r2, r3, r2, r3
 8002674:	0c9a      	lsrs	r2, r3, #18
 8002676:	4613      	mov	r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	4413      	add	r3, r2
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002680:	e002      	b.n	8002688 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3b01      	subs	r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f9      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	40012300 	.word	0x40012300
 80026a8:	40012000 	.word	0x40012000
 80026ac:	20000000 	.word	0x20000000
 80026b0:	431bde83 	.word	0x431bde83

080026b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026bc:	4b79      	ldr	r3, [pc, #484]	; (80028a4 <ADC_Init+0x1f0>)
 80026be:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	431a      	orrs	r2, r3
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	6859      	ldr	r1, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	021a      	lsls	r2, r3, #8
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800270c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6859      	ldr	r1, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800272e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6899      	ldr	r1, [r3, #8]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002746:	4a58      	ldr	r2, [pc, #352]	; (80028a8 <ADC_Init+0x1f4>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d022      	beq.n	8002792 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800275a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6899      	ldr	r1, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800277c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6899      	ldr	r1, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	e00f      	b.n	80027b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 0202 	bic.w	r2, r2, #2
 80027c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6899      	ldr	r1, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	7e1b      	ldrb	r3, [r3, #24]
 80027cc:	005a      	lsls	r2, r3, #1
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d01b      	beq.n	8002818 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80027fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6859      	ldr	r1, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280a:	3b01      	subs	r3, #1
 800280c:	035a      	lsls	r2, r3, #13
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	e007      	b.n	8002828 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002826:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002836:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	3b01      	subs	r3, #1
 8002844:	051a      	lsls	r2, r3, #20
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800285c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6899      	ldr	r1, [r3, #8]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800286a:	025a      	lsls	r2, r3, #9
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689a      	ldr	r2, [r3, #8]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002882:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6899      	ldr	r1, [r3, #8]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	029a      	lsls	r2, r3, #10
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	609a      	str	r2, [r3, #8]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	40012300 	.word	0x40012300
 80028a8:	0f000001 	.word	0x0f000001

080028ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028bc:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <__NVIC_SetPriorityGrouping+0x44>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028c8:	4013      	ands	r3, r2
 80028ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028de:	4a04      	ldr	r2, [pc, #16]	; (80028f0 <__NVIC_SetPriorityGrouping+0x44>)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	60d3      	str	r3, [r2, #12]
}
 80028e4:	bf00      	nop
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028f8:	4b04      	ldr	r3, [pc, #16]	; (800290c <__NVIC_GetPriorityGrouping+0x18>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	0a1b      	lsrs	r3, r3, #8
 80028fe:	f003 0307 	and.w	r3, r3, #7
}
 8002902:	4618      	mov	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	e000ed00 	.word	0xe000ed00

08002910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	4603      	mov	r3, r0
 8002918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	2b00      	cmp	r3, #0
 8002920:	db0b      	blt.n	800293a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	f003 021f 	and.w	r2, r3, #31
 8002928:	4907      	ldr	r1, [pc, #28]	; (8002948 <__NVIC_EnableIRQ+0x38>)
 800292a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292e:	095b      	lsrs	r3, r3, #5
 8002930:	2001      	movs	r0, #1
 8002932:	fa00 f202 	lsl.w	r2, r0, r2
 8002936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000e100 	.word	0xe000e100

0800294c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	6039      	str	r1, [r7, #0]
 8002956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295c:	2b00      	cmp	r3, #0
 800295e:	db0a      	blt.n	8002976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	b2da      	uxtb	r2, r3
 8002964:	490c      	ldr	r1, [pc, #48]	; (8002998 <__NVIC_SetPriority+0x4c>)
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	0112      	lsls	r2, r2, #4
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	440b      	add	r3, r1
 8002970:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002974:	e00a      	b.n	800298c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	b2da      	uxtb	r2, r3
 800297a:	4908      	ldr	r1, [pc, #32]	; (800299c <__NVIC_SetPriority+0x50>)
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	3b04      	subs	r3, #4
 8002984:	0112      	lsls	r2, r2, #4
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	440b      	add	r3, r1
 800298a:	761a      	strb	r2, [r3, #24]
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	e000e100 	.word	0xe000e100
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b089      	sub	sp, #36	; 0x24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f1c3 0307 	rsb	r3, r3, #7
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	bf28      	it	cs
 80029be:	2304      	movcs	r3, #4
 80029c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3304      	adds	r3, #4
 80029c6:	2b06      	cmp	r3, #6
 80029c8:	d902      	bls.n	80029d0 <NVIC_EncodePriority+0x30>
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3b03      	subs	r3, #3
 80029ce:	e000      	b.n	80029d2 <NVIC_EncodePriority+0x32>
 80029d0:	2300      	movs	r3, #0
 80029d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d4:	f04f 32ff 	mov.w	r2, #4294967295
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43da      	mvns	r2, r3
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	401a      	ands	r2, r3
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029e8:	f04f 31ff 	mov.w	r1, #4294967295
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa01 f303 	lsl.w	r3, r1, r3
 80029f2:	43d9      	mvns	r1, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f8:	4313      	orrs	r3, r2
         );
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3724      	adds	r7, #36	; 0x24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a18:	d301      	bcc.n	8002a1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e00f      	b.n	8002a3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a1e:	4a0a      	ldr	r2, [pc, #40]	; (8002a48 <SysTick_Config+0x40>)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a26:	210f      	movs	r1, #15
 8002a28:	f04f 30ff 	mov.w	r0, #4294967295
 8002a2c:	f7ff ff8e 	bl	800294c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a30:	4b05      	ldr	r3, [pc, #20]	; (8002a48 <SysTick_Config+0x40>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a36:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <SysTick_Config+0x40>)
 8002a38:	2207      	movs	r2, #7
 8002a3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	e000e010 	.word	0xe000e010

08002a4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7ff ff29 	bl	80028ac <__NVIC_SetPriorityGrouping>
}
 8002a5a:	bf00      	nop
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b086      	sub	sp, #24
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	4603      	mov	r3, r0
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a70:	2300      	movs	r3, #0
 8002a72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a74:	f7ff ff3e 	bl	80028f4 <__NVIC_GetPriorityGrouping>
 8002a78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	68b9      	ldr	r1, [r7, #8]
 8002a7e:	6978      	ldr	r0, [r7, #20]
 8002a80:	f7ff ff8e 	bl	80029a0 <NVIC_EncodePriority>
 8002a84:	4602      	mov	r2, r0
 8002a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ff5d 	bl	800294c <__NVIC_SetPriority>
}
 8002a92:	bf00      	nop
 8002a94:	3718      	adds	r7, #24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b082      	sub	sp, #8
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7ff ff31 	bl	8002910 <__NVIC_EnableIRQ>
}
 8002aae:	bf00      	nop
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7ff ffa2 	bl	8002a08 <SysTick_Config>
 8002ac4:	4603      	mov	r3, r0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002adc:	f7ff fc78 	bl	80023d0 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e099      	b.n	8002c20 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2202      	movs	r2, #2
 8002af0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f022 0201 	bic.w	r2, r2, #1
 8002b0a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b0c:	e00f      	b.n	8002b2e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b0e:	f7ff fc5f 	bl	80023d0 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b05      	cmp	r3, #5
 8002b1a:	d908      	bls.n	8002b2e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2203      	movs	r2, #3
 8002b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e078      	b.n	8002c20 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1e8      	bne.n	8002b0e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	4b38      	ldr	r3, [pc, #224]	; (8002c28 <HAL_DMA_Init+0x158>)
 8002b48:	4013      	ands	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	691b      	ldr	r3, [r3, #16]
 8002b60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d107      	bne.n	8002b98 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b90:	4313      	orrs	r3, r2
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	697a      	ldr	r2, [r7, #20]
 8002b9e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	f023 0307 	bic.w	r3, r3, #7
 8002bae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb4:	697a      	ldr	r2, [r7, #20]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbe:	2b04      	cmp	r3, #4
 8002bc0:	d117      	bne.n	8002bf2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00e      	beq.n	8002bf2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 f9e9 	bl	8002fac <DMA_CheckFifoParam>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d008      	beq.n	8002bf2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2240      	movs	r2, #64	; 0x40
 8002be4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e016      	b.n	8002c20 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f000 f9a0 	bl	8002f40 <DMA_CalcBaseAndBitshift>
 8002c00:	4603      	mov	r3, r0
 8002c02:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c08:	223f      	movs	r2, #63	; 0x3f
 8002c0a:	409a      	lsls	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c1e:	2300      	movs	r3, #0
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	f010803f 	.word	0xf010803f

08002c2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c38:	4b8e      	ldr	r3, [pc, #568]	; (8002e74 <HAL_DMA_IRQHandler+0x248>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a8e      	ldr	r2, [pc, #568]	; (8002e78 <HAL_DMA_IRQHandler+0x24c>)
 8002c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c42:	0a9b      	lsrs	r3, r3, #10
 8002c44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c56:	2208      	movs	r2, #8
 8002c58:	409a      	lsls	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d01a      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d013      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 0204 	bic.w	r2, r2, #4
 8002c7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c84:	2208      	movs	r2, #8
 8002c86:	409a      	lsls	r2, r3
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c90:	f043 0201 	orr.w	r2, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d012      	beq.n	8002cce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00b      	beq.n	8002cce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cba:	2201      	movs	r2, #1
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc6:	f043 0202 	orr.w	r2, r3, #2
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	409a      	lsls	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d012      	beq.n	8002d04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00b      	beq.n	8002d04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf0:	2204      	movs	r2, #4
 8002cf2:	409a      	lsls	r2, r3
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cfc:	f043 0204 	orr.w	r2, r3, #4
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d08:	2210      	movs	r2, #16
 8002d0a:	409a      	lsls	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d043      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0308 	and.w	r3, r3, #8
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d03c      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d26:	2210      	movs	r2, #16
 8002d28:	409a      	lsls	r2, r3
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d018      	beq.n	8002d6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d108      	bne.n	8002d5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d024      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	4798      	blx	r3
 8002d5a:	e01f      	b.n	8002d9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d01b      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	4798      	blx	r3
 8002d6c:	e016      	b.n	8002d9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d107      	bne.n	8002d8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f022 0208 	bic.w	r2, r2, #8
 8002d8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da0:	2220      	movs	r2, #32
 8002da2:	409a      	lsls	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4013      	ands	r3, r2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 808f 	beq.w	8002ecc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8087 	beq.w	8002ecc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	409a      	lsls	r2, r3
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b05      	cmp	r3, #5
 8002dd4:	d136      	bne.n	8002e44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 0216 	bic.w	r2, r2, #22
 8002de4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	695a      	ldr	r2, [r3, #20]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002df4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d103      	bne.n	8002e06 <HAL_DMA_IRQHandler+0x1da>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d007      	beq.n	8002e16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0208 	bic.w	r2, r2, #8
 8002e14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1a:	223f      	movs	r2, #63	; 0x3f
 8002e1c:	409a      	lsls	r2, r3
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d07e      	beq.n	8002f38 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	4798      	blx	r3
        }
        return;
 8002e42:	e079      	b.n	8002f38 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d01d      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d10d      	bne.n	8002e7c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d031      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	4798      	blx	r3
 8002e70:	e02c      	b.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
 8002e72:	bf00      	nop
 8002e74:	20000000 	.word	0x20000000
 8002e78:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d023      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	4798      	blx	r3
 8002e8c:	e01e      	b.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10f      	bne.n	8002ebc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0210 	bic.w	r2, r2, #16
 8002eaa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d032      	beq.n	8002f3a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d022      	beq.n	8002f26 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2205      	movs	r2, #5
 8002ee4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0201 	bic.w	r2, r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	3301      	adds	r3, #1
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d307      	bcc.n	8002f14 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f2      	bne.n	8002ef8 <HAL_DMA_IRQHandler+0x2cc>
 8002f12:	e000      	b.n	8002f16 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f14:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d005      	beq.n	8002f3a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	4798      	blx	r3
 8002f36:	e000      	b.n	8002f3a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f38:	bf00      	nop
    }
  }
}
 8002f3a:	3718      	adds	r7, #24
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	3b10      	subs	r3, #16
 8002f50:	4a14      	ldr	r2, [pc, #80]	; (8002fa4 <DMA_CalcBaseAndBitshift+0x64>)
 8002f52:	fba2 2303 	umull	r2, r3, r2, r3
 8002f56:	091b      	lsrs	r3, r3, #4
 8002f58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f5a:	4a13      	ldr	r2, [pc, #76]	; (8002fa8 <DMA_CalcBaseAndBitshift+0x68>)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4413      	add	r3, r2
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	461a      	mov	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d909      	bls.n	8002f82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f76:	f023 0303 	bic.w	r3, r3, #3
 8002f7a:	1d1a      	adds	r2, r3, #4
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	659a      	str	r2, [r3, #88]	; 0x58
 8002f80:	e007      	b.n	8002f92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f8a:	f023 0303 	bic.w	r3, r3, #3
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	aaaaaaab 	.word	0xaaaaaaab
 8002fa8:	08008020 	.word	0x08008020

08002fac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fbc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d11f      	bne.n	8003006 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2b03      	cmp	r3, #3
 8002fca:	d856      	bhi.n	800307a <DMA_CheckFifoParam+0xce>
 8002fcc:	a201      	add	r2, pc, #4	; (adr r2, 8002fd4 <DMA_CheckFifoParam+0x28>)
 8002fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd2:	bf00      	nop
 8002fd4:	08002fe5 	.word	0x08002fe5
 8002fd8:	08002ff7 	.word	0x08002ff7
 8002fdc:	08002fe5 	.word	0x08002fe5
 8002fe0:	0800307b 	.word	0x0800307b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d046      	beq.n	800307e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff4:	e043      	b.n	800307e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ffe:	d140      	bne.n	8003082 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003004:	e03d      	b.n	8003082 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800300e:	d121      	bne.n	8003054 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	2b03      	cmp	r3, #3
 8003014:	d837      	bhi.n	8003086 <DMA_CheckFifoParam+0xda>
 8003016:	a201      	add	r2, pc, #4	; (adr r2, 800301c <DMA_CheckFifoParam+0x70>)
 8003018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301c:	0800302d 	.word	0x0800302d
 8003020:	08003033 	.word	0x08003033
 8003024:	0800302d 	.word	0x0800302d
 8003028:	08003045 	.word	0x08003045
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	73fb      	strb	r3, [r7, #15]
      break;
 8003030:	e030      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003036:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d025      	beq.n	800308a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003042:	e022      	b.n	800308a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003048:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800304c:	d11f      	bne.n	800308e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003052:	e01c      	b.n	800308e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2b02      	cmp	r3, #2
 8003058:	d903      	bls.n	8003062 <DMA_CheckFifoParam+0xb6>
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	2b03      	cmp	r3, #3
 800305e:	d003      	beq.n	8003068 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003060:	e018      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	73fb      	strb	r3, [r7, #15]
      break;
 8003066:	e015      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00e      	beq.n	8003092 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
      break;
 8003078:	e00b      	b.n	8003092 <DMA_CheckFifoParam+0xe6>
      break;
 800307a:	bf00      	nop
 800307c:	e00a      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 800307e:	bf00      	nop
 8003080:	e008      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 8003082:	bf00      	nop
 8003084:	e006      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 8003086:	bf00      	nop
 8003088:	e004      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 800308a:	bf00      	nop
 800308c:	e002      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;   
 800308e:	bf00      	nop
 8003090:	e000      	b.n	8003094 <DMA_CheckFifoParam+0xe8>
      break;
 8003092:	bf00      	nop
    }
  } 
  
  return status; 
 8003094:	7bfb      	ldrb	r3, [r7, #15]
}
 8003096:	4618      	mov	r0, r3
 8003098:	3714      	adds	r7, #20
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop

080030a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b089      	sub	sp, #36	; 0x24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030ae:	2300      	movs	r3, #0
 80030b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030b6:	2300      	movs	r3, #0
 80030b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ba:	2300      	movs	r3, #0
 80030bc:	61fb      	str	r3, [r7, #28]
 80030be:	e16b      	b.n	8003398 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030c0:	2201      	movs	r2, #1
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	fa02 f303 	lsl.w	r3, r2, r3
 80030c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	4013      	ands	r3, r2
 80030d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	429a      	cmp	r2, r3
 80030da:	f040 815a 	bne.w	8003392 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f003 0303 	and.w	r3, r3, #3
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d005      	beq.n	80030f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d130      	bne.n	8003158 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	2203      	movs	r2, #3
 8003102:	fa02 f303 	lsl.w	r3, r2, r3
 8003106:	43db      	mvns	r3, r3
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	4013      	ands	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	fa02 f303 	lsl.w	r3, r2, r3
 800311a:	69ba      	ldr	r2, [r7, #24]
 800311c:	4313      	orrs	r3, r2
 800311e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800312c:	2201      	movs	r2, #1
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	091b      	lsrs	r3, r3, #4
 8003142:	f003 0201 	and.w	r2, r3, #1
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	4313      	orrs	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 0303 	and.w	r3, r3, #3
 8003160:	2b03      	cmp	r3, #3
 8003162:	d017      	beq.n	8003194 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	2203      	movs	r2, #3
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	43db      	mvns	r3, r3
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	4013      	ands	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	4313      	orrs	r3, r2
 800318c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f003 0303 	and.w	r3, r3, #3
 800319c:	2b02      	cmp	r3, #2
 800319e:	d123      	bne.n	80031e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	08da      	lsrs	r2, r3, #3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	3208      	adds	r2, #8
 80031a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	220f      	movs	r2, #15
 80031b8:	fa02 f303 	lsl.w	r3, r2, r3
 80031bc:	43db      	mvns	r3, r3
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	4013      	ands	r3, r2
 80031c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	691a      	ldr	r2, [r3, #16]
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	f003 0307 	and.w	r3, r3, #7
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	08da      	lsrs	r2, r3, #3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	3208      	adds	r2, #8
 80031e2:	69b9      	ldr	r1, [r7, #24]
 80031e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	2203      	movs	r2, #3
 80031f4:	fa02 f303 	lsl.w	r3, r2, r3
 80031f8:	43db      	mvns	r3, r3
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	4013      	ands	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f003 0203 	and.w	r2, r3, #3
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	4313      	orrs	r3, r2
 8003214:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 80b4 	beq.w	8003392 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800322a:	2300      	movs	r3, #0
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	4b60      	ldr	r3, [pc, #384]	; (80033b0 <HAL_GPIO_Init+0x30c>)
 8003230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003232:	4a5f      	ldr	r2, [pc, #380]	; (80033b0 <HAL_GPIO_Init+0x30c>)
 8003234:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003238:	6453      	str	r3, [r2, #68]	; 0x44
 800323a:	4b5d      	ldr	r3, [pc, #372]	; (80033b0 <HAL_GPIO_Init+0x30c>)
 800323c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800323e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003242:	60fb      	str	r3, [r7, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003246:	4a5b      	ldr	r2, [pc, #364]	; (80033b4 <HAL_GPIO_Init+0x310>)
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	089b      	lsrs	r3, r3, #2
 800324c:	3302      	adds	r3, #2
 800324e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003252:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	f003 0303 	and.w	r3, r3, #3
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	220f      	movs	r2, #15
 800325e:	fa02 f303 	lsl.w	r3, r2, r3
 8003262:	43db      	mvns	r3, r3
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4013      	ands	r3, r2
 8003268:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a52      	ldr	r2, [pc, #328]	; (80033b8 <HAL_GPIO_Init+0x314>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d02b      	beq.n	80032ca <HAL_GPIO_Init+0x226>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a51      	ldr	r2, [pc, #324]	; (80033bc <HAL_GPIO_Init+0x318>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d025      	beq.n	80032c6 <HAL_GPIO_Init+0x222>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a50      	ldr	r2, [pc, #320]	; (80033c0 <HAL_GPIO_Init+0x31c>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d01f      	beq.n	80032c2 <HAL_GPIO_Init+0x21e>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a4f      	ldr	r2, [pc, #316]	; (80033c4 <HAL_GPIO_Init+0x320>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d019      	beq.n	80032be <HAL_GPIO_Init+0x21a>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a4e      	ldr	r2, [pc, #312]	; (80033c8 <HAL_GPIO_Init+0x324>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d013      	beq.n	80032ba <HAL_GPIO_Init+0x216>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a4d      	ldr	r2, [pc, #308]	; (80033cc <HAL_GPIO_Init+0x328>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d00d      	beq.n	80032b6 <HAL_GPIO_Init+0x212>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a4c      	ldr	r2, [pc, #304]	; (80033d0 <HAL_GPIO_Init+0x32c>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d007      	beq.n	80032b2 <HAL_GPIO_Init+0x20e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a4b      	ldr	r2, [pc, #300]	; (80033d4 <HAL_GPIO_Init+0x330>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d101      	bne.n	80032ae <HAL_GPIO_Init+0x20a>
 80032aa:	2307      	movs	r3, #7
 80032ac:	e00e      	b.n	80032cc <HAL_GPIO_Init+0x228>
 80032ae:	2308      	movs	r3, #8
 80032b0:	e00c      	b.n	80032cc <HAL_GPIO_Init+0x228>
 80032b2:	2306      	movs	r3, #6
 80032b4:	e00a      	b.n	80032cc <HAL_GPIO_Init+0x228>
 80032b6:	2305      	movs	r3, #5
 80032b8:	e008      	b.n	80032cc <HAL_GPIO_Init+0x228>
 80032ba:	2304      	movs	r3, #4
 80032bc:	e006      	b.n	80032cc <HAL_GPIO_Init+0x228>
 80032be:	2303      	movs	r3, #3
 80032c0:	e004      	b.n	80032cc <HAL_GPIO_Init+0x228>
 80032c2:	2302      	movs	r3, #2
 80032c4:	e002      	b.n	80032cc <HAL_GPIO_Init+0x228>
 80032c6:	2301      	movs	r3, #1
 80032c8:	e000      	b.n	80032cc <HAL_GPIO_Init+0x228>
 80032ca:	2300      	movs	r3, #0
 80032cc:	69fa      	ldr	r2, [r7, #28]
 80032ce:	f002 0203 	and.w	r2, r2, #3
 80032d2:	0092      	lsls	r2, r2, #2
 80032d4:	4093      	lsls	r3, r2
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	4313      	orrs	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032dc:	4935      	ldr	r1, [pc, #212]	; (80033b4 <HAL_GPIO_Init+0x310>)
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	089b      	lsrs	r3, r3, #2
 80032e2:	3302      	adds	r3, #2
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032ea:	4b3b      	ldr	r3, [pc, #236]	; (80033d8 <HAL_GPIO_Init+0x334>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	43db      	mvns	r3, r3
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	4013      	ands	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d003      	beq.n	800330e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	4313      	orrs	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800330e:	4a32      	ldr	r2, [pc, #200]	; (80033d8 <HAL_GPIO_Init+0x334>)
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003314:	4b30      	ldr	r3, [pc, #192]	; (80033d8 <HAL_GPIO_Init+0x334>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	43db      	mvns	r3, r3
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	4013      	ands	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d003      	beq.n	8003338 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	4313      	orrs	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003338:	4a27      	ldr	r2, [pc, #156]	; (80033d8 <HAL_GPIO_Init+0x334>)
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800333e:	4b26      	ldr	r3, [pc, #152]	; (80033d8 <HAL_GPIO_Init+0x334>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	43db      	mvns	r3, r3
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	4013      	ands	r3, r2
 800334c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d003      	beq.n	8003362 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003362:	4a1d      	ldr	r2, [pc, #116]	; (80033d8 <HAL_GPIO_Init+0x334>)
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003368:	4b1b      	ldr	r3, [pc, #108]	; (80033d8 <HAL_GPIO_Init+0x334>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	43db      	mvns	r3, r3
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	4013      	ands	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d003      	beq.n	800338c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	4313      	orrs	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800338c:	4a12      	ldr	r2, [pc, #72]	; (80033d8 <HAL_GPIO_Init+0x334>)
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	3301      	adds	r3, #1
 8003396:	61fb      	str	r3, [r7, #28]
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	2b0f      	cmp	r3, #15
 800339c:	f67f ae90 	bls.w	80030c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033a0:	bf00      	nop
 80033a2:	bf00      	nop
 80033a4:	3724      	adds	r7, #36	; 0x24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	40023800 	.word	0x40023800
 80033b4:	40013800 	.word	0x40013800
 80033b8:	40020000 	.word	0x40020000
 80033bc:	40020400 	.word	0x40020400
 80033c0:	40020800 	.word	0x40020800
 80033c4:	40020c00 	.word	0x40020c00
 80033c8:	40021000 	.word	0x40021000
 80033cc:	40021400 	.word	0x40021400
 80033d0:	40021800 	.word	0x40021800
 80033d4:	40021c00 	.word	0x40021c00
 80033d8:	40013c00 	.word	0x40013c00

080033dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	807b      	strh	r3, [r7, #2]
 80033e8:	4613      	mov	r3, r2
 80033ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033ec:	787b      	ldrb	r3, [r7, #1]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033f2:	887a      	ldrh	r2, [r7, #2]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033f8:	e003      	b.n	8003402 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033fa:	887b      	ldrh	r3, [r7, #2]
 80033fc:	041a      	lsls	r2, r3, #16
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	619a      	str	r2, [r3, #24]
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
	...

08003410 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e12b      	b.n	800367a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d106      	bne.n	800343c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7fe fc1e 	bl	8001c78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2224      	movs	r2, #36	; 0x24
 8003440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0201 	bic.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003462:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003472:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003474:	f000 fd40 	bl	8003ef8 <HAL_RCC_GetPCLK1Freq>
 8003478:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	4a81      	ldr	r2, [pc, #516]	; (8003684 <HAL_I2C_Init+0x274>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d807      	bhi.n	8003494 <HAL_I2C_Init+0x84>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4a80      	ldr	r2, [pc, #512]	; (8003688 <HAL_I2C_Init+0x278>)
 8003488:	4293      	cmp	r3, r2
 800348a:	bf94      	ite	ls
 800348c:	2301      	movls	r3, #1
 800348e:	2300      	movhi	r3, #0
 8003490:	b2db      	uxtb	r3, r3
 8003492:	e006      	b.n	80034a2 <HAL_I2C_Init+0x92>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4a7d      	ldr	r2, [pc, #500]	; (800368c <HAL_I2C_Init+0x27c>)
 8003498:	4293      	cmp	r3, r2
 800349a:	bf94      	ite	ls
 800349c:	2301      	movls	r3, #1
 800349e:	2300      	movhi	r3, #0
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e0e7      	b.n	800367a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	4a78      	ldr	r2, [pc, #480]	; (8003690 <HAL_I2C_Init+0x280>)
 80034ae:	fba2 2303 	umull	r2, r3, r2, r3
 80034b2:	0c9b      	lsrs	r3, r3, #18
 80034b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	4a6a      	ldr	r2, [pc, #424]	; (8003684 <HAL_I2C_Init+0x274>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d802      	bhi.n	80034e4 <HAL_I2C_Init+0xd4>
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	3301      	adds	r3, #1
 80034e2:	e009      	b.n	80034f8 <HAL_I2C_Init+0xe8>
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80034ea:	fb02 f303 	mul.w	r3, r2, r3
 80034ee:	4a69      	ldr	r2, [pc, #420]	; (8003694 <HAL_I2C_Init+0x284>)
 80034f0:	fba2 2303 	umull	r2, r3, r2, r3
 80034f4:	099b      	lsrs	r3, r3, #6
 80034f6:	3301      	adds	r3, #1
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	430b      	orrs	r3, r1
 80034fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	69db      	ldr	r3, [r3, #28]
 8003506:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800350a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	495c      	ldr	r1, [pc, #368]	; (8003684 <HAL_I2C_Init+0x274>)
 8003514:	428b      	cmp	r3, r1
 8003516:	d819      	bhi.n	800354c <HAL_I2C_Init+0x13c>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	1e59      	subs	r1, r3, #1
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	fbb1 f3f3 	udiv	r3, r1, r3
 8003526:	1c59      	adds	r1, r3, #1
 8003528:	f640 73fc 	movw	r3, #4092	; 0xffc
 800352c:	400b      	ands	r3, r1
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00a      	beq.n	8003548 <HAL_I2C_Init+0x138>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	1e59      	subs	r1, r3, #1
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003540:	3301      	adds	r3, #1
 8003542:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003546:	e051      	b.n	80035ec <HAL_I2C_Init+0x1dc>
 8003548:	2304      	movs	r3, #4
 800354a:	e04f      	b.n	80035ec <HAL_I2C_Init+0x1dc>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d111      	bne.n	8003578 <HAL_I2C_Init+0x168>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	1e58      	subs	r0, r3, #1
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6859      	ldr	r1, [r3, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	440b      	add	r3, r1
 8003562:	fbb0 f3f3 	udiv	r3, r0, r3
 8003566:	3301      	adds	r3, #1
 8003568:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800356c:	2b00      	cmp	r3, #0
 800356e:	bf0c      	ite	eq
 8003570:	2301      	moveq	r3, #1
 8003572:	2300      	movne	r3, #0
 8003574:	b2db      	uxtb	r3, r3
 8003576:	e012      	b.n	800359e <HAL_I2C_Init+0x18e>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	1e58      	subs	r0, r3, #1
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6859      	ldr	r1, [r3, #4]
 8003580:	460b      	mov	r3, r1
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	440b      	add	r3, r1
 8003586:	0099      	lsls	r1, r3, #2
 8003588:	440b      	add	r3, r1
 800358a:	fbb0 f3f3 	udiv	r3, r0, r3
 800358e:	3301      	adds	r3, #1
 8003590:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003594:	2b00      	cmp	r3, #0
 8003596:	bf0c      	ite	eq
 8003598:	2301      	moveq	r3, #1
 800359a:	2300      	movne	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <HAL_I2C_Init+0x196>
 80035a2:	2301      	movs	r3, #1
 80035a4:	e022      	b.n	80035ec <HAL_I2C_Init+0x1dc>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10e      	bne.n	80035cc <HAL_I2C_Init+0x1bc>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	1e58      	subs	r0, r3, #1
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6859      	ldr	r1, [r3, #4]
 80035b6:	460b      	mov	r3, r1
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	440b      	add	r3, r1
 80035bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80035c0:	3301      	adds	r3, #1
 80035c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035ca:	e00f      	b.n	80035ec <HAL_I2C_Init+0x1dc>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	1e58      	subs	r0, r3, #1
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6859      	ldr	r1, [r3, #4]
 80035d4:	460b      	mov	r3, r1
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	440b      	add	r3, r1
 80035da:	0099      	lsls	r1, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	fbb0 f3f3 	udiv	r3, r0, r3
 80035e2:	3301      	adds	r3, #1
 80035e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035ec:	6879      	ldr	r1, [r7, #4]
 80035ee:	6809      	ldr	r1, [r1, #0]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	69da      	ldr	r2, [r3, #28]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	431a      	orrs	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800361a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	6911      	ldr	r1, [r2, #16]
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	68d2      	ldr	r2, [r2, #12]
 8003626:	4311      	orrs	r1, r2
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	6812      	ldr	r2, [r2, #0]
 800362c:	430b      	orrs	r3, r1
 800362e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	695a      	ldr	r2, [r3, #20]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	431a      	orrs	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	430a      	orrs	r2, r1
 800364a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f042 0201 	orr.w	r2, r2, #1
 800365a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2220      	movs	r2, #32
 8003666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	000186a0 	.word	0x000186a0
 8003688:	001e847f 	.word	0x001e847f
 800368c:	003d08ff 	.word	0x003d08ff
 8003690:	431bde83 	.word	0x431bde83
 8003694:	10624dd3 	.word	0x10624dd3

08003698 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e267      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d075      	beq.n	80037a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036b6:	4b88      	ldr	r3, [pc, #544]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 030c 	and.w	r3, r3, #12
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d00c      	beq.n	80036dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036c2:	4b85      	ldr	r3, [pc, #532]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036ca:	2b08      	cmp	r3, #8
 80036cc:	d112      	bne.n	80036f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ce:	4b82      	ldr	r3, [pc, #520]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036da:	d10b      	bne.n	80036f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036dc:	4b7e      	ldr	r3, [pc, #504]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d05b      	beq.n	80037a0 <HAL_RCC_OscConfig+0x108>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d157      	bne.n	80037a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e242      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036fc:	d106      	bne.n	800370c <HAL_RCC_OscConfig+0x74>
 80036fe:	4b76      	ldr	r3, [pc, #472]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a75      	ldr	r2, [pc, #468]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003708:	6013      	str	r3, [r2, #0]
 800370a:	e01d      	b.n	8003748 <HAL_RCC_OscConfig+0xb0>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003714:	d10c      	bne.n	8003730 <HAL_RCC_OscConfig+0x98>
 8003716:	4b70      	ldr	r3, [pc, #448]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a6f      	ldr	r2, [pc, #444]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800371c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003720:	6013      	str	r3, [r2, #0]
 8003722:	4b6d      	ldr	r3, [pc, #436]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a6c      	ldr	r2, [pc, #432]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800372c:	6013      	str	r3, [r2, #0]
 800372e:	e00b      	b.n	8003748 <HAL_RCC_OscConfig+0xb0>
 8003730:	4b69      	ldr	r3, [pc, #420]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a68      	ldr	r2, [pc, #416]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003736:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800373a:	6013      	str	r3, [r2, #0]
 800373c:	4b66      	ldr	r3, [pc, #408]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a65      	ldr	r2, [pc, #404]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003742:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003746:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d013      	beq.n	8003778 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003750:	f7fe fe3e 	bl	80023d0 <HAL_GetTick>
 8003754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003756:	e008      	b.n	800376a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003758:	f7fe fe3a 	bl	80023d0 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b64      	cmp	r3, #100	; 0x64
 8003764:	d901      	bls.n	800376a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e207      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800376a:	4b5b      	ldr	r3, [pc, #364]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d0f0      	beq.n	8003758 <HAL_RCC_OscConfig+0xc0>
 8003776:	e014      	b.n	80037a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003778:	f7fe fe2a 	bl	80023d0 <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003780:	f7fe fe26 	bl	80023d0 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b64      	cmp	r3, #100	; 0x64
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e1f3      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003792:	4b51      	ldr	r3, [pc, #324]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f0      	bne.n	8003780 <HAL_RCC_OscConfig+0xe8>
 800379e:	e000      	b.n	80037a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d063      	beq.n	8003876 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037ae:	4b4a      	ldr	r3, [pc, #296]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 030c 	and.w	r3, r3, #12
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00b      	beq.n	80037d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037ba:	4b47      	ldr	r3, [pc, #284]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037c2:	2b08      	cmp	r3, #8
 80037c4:	d11c      	bne.n	8003800 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037c6:	4b44      	ldr	r3, [pc, #272]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d116      	bne.n	8003800 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037d2:	4b41      	ldr	r3, [pc, #260]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d005      	beq.n	80037ea <HAL_RCC_OscConfig+0x152>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d001      	beq.n	80037ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e1c7      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037ea:	4b3b      	ldr	r3, [pc, #236]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	00db      	lsls	r3, r3, #3
 80037f8:	4937      	ldr	r1, [pc, #220]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037fe:	e03a      	b.n	8003876 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d020      	beq.n	800384a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003808:	4b34      	ldr	r3, [pc, #208]	; (80038dc <HAL_RCC_OscConfig+0x244>)
 800380a:	2201      	movs	r2, #1
 800380c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800380e:	f7fe fddf 	bl	80023d0 <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003814:	e008      	b.n	8003828 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003816:	f7fe fddb 	bl	80023d0 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e1a8      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003828:	4b2b      	ldr	r3, [pc, #172]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0f0      	beq.n	8003816 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003834:	4b28      	ldr	r3, [pc, #160]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	00db      	lsls	r3, r3, #3
 8003842:	4925      	ldr	r1, [pc, #148]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003844:	4313      	orrs	r3, r2
 8003846:	600b      	str	r3, [r1, #0]
 8003848:	e015      	b.n	8003876 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800384a:	4b24      	ldr	r3, [pc, #144]	; (80038dc <HAL_RCC_OscConfig+0x244>)
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003850:	f7fe fdbe 	bl	80023d0 <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003858:	f7fe fdba 	bl	80023d0 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b02      	cmp	r3, #2
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e187      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800386a:	4b1b      	ldr	r3, [pc, #108]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1f0      	bne.n	8003858 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0308 	and.w	r3, r3, #8
 800387e:	2b00      	cmp	r3, #0
 8003880:	d036      	beq.n	80038f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d016      	beq.n	80038b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800388a:	4b15      	ldr	r3, [pc, #84]	; (80038e0 <HAL_RCC_OscConfig+0x248>)
 800388c:	2201      	movs	r2, #1
 800388e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003890:	f7fe fd9e 	bl	80023d0 <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003898:	f7fe fd9a 	bl	80023d0 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e167      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038aa:	4b0b      	ldr	r3, [pc, #44]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80038ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d0f0      	beq.n	8003898 <HAL_RCC_OscConfig+0x200>
 80038b6:	e01b      	b.n	80038f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038b8:	4b09      	ldr	r3, [pc, #36]	; (80038e0 <HAL_RCC_OscConfig+0x248>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038be:	f7fe fd87 	bl	80023d0 <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038c4:	e00e      	b.n	80038e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038c6:	f7fe fd83 	bl	80023d0 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d907      	bls.n	80038e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e150      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
 80038d8:	40023800 	.word	0x40023800
 80038dc:	42470000 	.word	0x42470000
 80038e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e4:	4b88      	ldr	r3, [pc, #544]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80038e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1ea      	bne.n	80038c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 8097 	beq.w	8003a2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038fe:	2300      	movs	r3, #0
 8003900:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003902:	4b81      	ldr	r3, [pc, #516]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10f      	bne.n	800392e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800390e:	2300      	movs	r3, #0
 8003910:	60bb      	str	r3, [r7, #8]
 8003912:	4b7d      	ldr	r3, [pc, #500]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	4a7c      	ldr	r2, [pc, #496]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800391c:	6413      	str	r3, [r2, #64]	; 0x40
 800391e:	4b7a      	ldr	r3, [pc, #488]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003926:	60bb      	str	r3, [r7, #8]
 8003928:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800392a:	2301      	movs	r3, #1
 800392c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392e:	4b77      	ldr	r3, [pc, #476]	; (8003b0c <HAL_RCC_OscConfig+0x474>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003936:	2b00      	cmp	r3, #0
 8003938:	d118      	bne.n	800396c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800393a:	4b74      	ldr	r3, [pc, #464]	; (8003b0c <HAL_RCC_OscConfig+0x474>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a73      	ldr	r2, [pc, #460]	; (8003b0c <HAL_RCC_OscConfig+0x474>)
 8003940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003944:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003946:	f7fe fd43 	bl	80023d0 <HAL_GetTick>
 800394a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800394c:	e008      	b.n	8003960 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800394e:	f7fe fd3f 	bl	80023d0 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e10c      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003960:	4b6a      	ldr	r3, [pc, #424]	; (8003b0c <HAL_RCC_OscConfig+0x474>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003968:	2b00      	cmp	r3, #0
 800396a:	d0f0      	beq.n	800394e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d106      	bne.n	8003982 <HAL_RCC_OscConfig+0x2ea>
 8003974:	4b64      	ldr	r3, [pc, #400]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003978:	4a63      	ldr	r2, [pc, #396]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 800397a:	f043 0301 	orr.w	r3, r3, #1
 800397e:	6713      	str	r3, [r2, #112]	; 0x70
 8003980:	e01c      	b.n	80039bc <HAL_RCC_OscConfig+0x324>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	2b05      	cmp	r3, #5
 8003988:	d10c      	bne.n	80039a4 <HAL_RCC_OscConfig+0x30c>
 800398a:	4b5f      	ldr	r3, [pc, #380]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 800398c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800398e:	4a5e      	ldr	r2, [pc, #376]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003990:	f043 0304 	orr.w	r3, r3, #4
 8003994:	6713      	str	r3, [r2, #112]	; 0x70
 8003996:	4b5c      	ldr	r3, [pc, #368]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800399a:	4a5b      	ldr	r2, [pc, #364]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	6713      	str	r3, [r2, #112]	; 0x70
 80039a2:	e00b      	b.n	80039bc <HAL_RCC_OscConfig+0x324>
 80039a4:	4b58      	ldr	r3, [pc, #352]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a8:	4a57      	ldr	r2, [pc, #348]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039aa:	f023 0301 	bic.w	r3, r3, #1
 80039ae:	6713      	str	r3, [r2, #112]	; 0x70
 80039b0:	4b55      	ldr	r3, [pc, #340]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b4:	4a54      	ldr	r2, [pc, #336]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039b6:	f023 0304 	bic.w	r3, r3, #4
 80039ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d015      	beq.n	80039f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c4:	f7fe fd04 	bl	80023d0 <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ca:	e00a      	b.n	80039e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039cc:	f7fe fd00 	bl	80023d0 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039da:	4293      	cmp	r3, r2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e0cb      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e2:	4b49      	ldr	r3, [pc, #292]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0ee      	beq.n	80039cc <HAL_RCC_OscConfig+0x334>
 80039ee:	e014      	b.n	8003a1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039f0:	f7fe fcee 	bl	80023d0 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039f6:	e00a      	b.n	8003a0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039f8:	f7fe fcea 	bl	80023d0 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e0b5      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a0e:	4b3e      	ldr	r3, [pc, #248]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1ee      	bne.n	80039f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a1a:	7dfb      	ldrb	r3, [r7, #23]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d105      	bne.n	8003a2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a20:	4b39      	ldr	r3, [pc, #228]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a24:	4a38      	ldr	r2, [pc, #224]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f000 80a1 	beq.w	8003b78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a36:	4b34      	ldr	r3, [pc, #208]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f003 030c 	and.w	r3, r3, #12
 8003a3e:	2b08      	cmp	r3, #8
 8003a40:	d05c      	beq.n	8003afc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d141      	bne.n	8003ace <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a4a:	4b31      	ldr	r3, [pc, #196]	; (8003b10 <HAL_RCC_OscConfig+0x478>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a50:	f7fe fcbe 	bl	80023d0 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a58:	f7fe fcba 	bl	80023d0 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e087      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6a:	4b27      	ldr	r3, [pc, #156]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f0      	bne.n	8003a58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	69da      	ldr	r2, [r3, #28]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a84:	019b      	lsls	r3, r3, #6
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8c:	085b      	lsrs	r3, r3, #1
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	041b      	lsls	r3, r3, #16
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a98:	061b      	lsls	r3, r3, #24
 8003a9a:	491b      	ldr	r1, [pc, #108]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003aa0:	4b1b      	ldr	r3, [pc, #108]	; (8003b10 <HAL_RCC_OscConfig+0x478>)
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa6:	f7fe fc93 	bl	80023d0 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aae:	f7fe fc8f 	bl	80023d0 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e05c      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac0:	4b11      	ldr	r3, [pc, #68]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0f0      	beq.n	8003aae <HAL_RCC_OscConfig+0x416>
 8003acc:	e054      	b.n	8003b78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ace:	4b10      	ldr	r3, [pc, #64]	; (8003b10 <HAL_RCC_OscConfig+0x478>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad4:	f7fe fc7c 	bl	80023d0 <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ada:	e008      	b.n	8003aee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003adc:	f7fe fc78 	bl	80023d0 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e045      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aee:	4b06      	ldr	r3, [pc, #24]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1f0      	bne.n	8003adc <HAL_RCC_OscConfig+0x444>
 8003afa:	e03d      	b.n	8003b78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d107      	bne.n	8003b14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e038      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	40007000 	.word	0x40007000
 8003b10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b14:	4b1b      	ldr	r3, [pc, #108]	; (8003b84 <HAL_RCC_OscConfig+0x4ec>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d028      	beq.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d121      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d11a      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b44:	4013      	ands	r3, r2
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d111      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b5a:	085b      	lsrs	r3, r3, #1
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d107      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d001      	beq.n	8003b78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e000      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	40023800 	.word	0x40023800

08003b88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e0cc      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b9c:	4b68      	ldr	r3, [pc, #416]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d90c      	bls.n	8003bc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003baa:	4b65      	ldr	r3, [pc, #404]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	b2d2      	uxtb	r2, r2
 8003bb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bb2:	4b63      	ldr	r3, [pc, #396]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	683a      	ldr	r2, [r7, #0]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d001      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e0b8      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d020      	beq.n	8003c12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d005      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bdc:	4b59      	ldr	r3, [pc, #356]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	4a58      	ldr	r2, [pc, #352]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003be2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003be6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0308 	and.w	r3, r3, #8
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bf4:	4b53      	ldr	r3, [pc, #332]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	4a52      	ldr	r2, [pc, #328]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003bfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c00:	4b50      	ldr	r3, [pc, #320]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	494d      	ldr	r1, [pc, #308]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d044      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d107      	bne.n	8003c36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c26:	4b47      	ldr	r3, [pc, #284]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d119      	bne.n	8003c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e07f      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d003      	beq.n	8003c46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c42:	2b03      	cmp	r3, #3
 8003c44:	d107      	bne.n	8003c56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c46:	4b3f      	ldr	r3, [pc, #252]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d109      	bne.n	8003c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e06f      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c56:	4b3b      	ldr	r3, [pc, #236]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e067      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c66:	4b37      	ldr	r3, [pc, #220]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f023 0203 	bic.w	r2, r3, #3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	4934      	ldr	r1, [pc, #208]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c78:	f7fe fbaa 	bl	80023d0 <HAL_GetTick>
 8003c7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c7e:	e00a      	b.n	8003c96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c80:	f7fe fba6 	bl	80023d0 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e04f      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c96:	4b2b      	ldr	r3, [pc, #172]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 020c 	and.w	r2, r3, #12
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d1eb      	bne.n	8003c80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ca8:	4b25      	ldr	r3, [pc, #148]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0307 	and.w	r3, r3, #7
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d20c      	bcs.n	8003cd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb6:	4b22      	ldr	r3, [pc, #136]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003cb8:	683a      	ldr	r2, [r7, #0]
 8003cba:	b2d2      	uxtb	r2, r2
 8003cbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cbe:	4b20      	ldr	r3, [pc, #128]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0307 	and.w	r3, r3, #7
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d001      	beq.n	8003cd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e032      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d008      	beq.n	8003cee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cdc:	4b19      	ldr	r3, [pc, #100]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	4916      	ldr	r1, [pc, #88]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0308 	and.w	r3, r3, #8
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d009      	beq.n	8003d0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cfa:	4b12      	ldr	r3, [pc, #72]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	490e      	ldr	r1, [pc, #56]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d0e:	f000 f821 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8003d12:	4602      	mov	r2, r0
 8003d14:	4b0b      	ldr	r3, [pc, #44]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	091b      	lsrs	r3, r3, #4
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	490a      	ldr	r1, [pc, #40]	; (8003d48 <HAL_RCC_ClockConfig+0x1c0>)
 8003d20:	5ccb      	ldrb	r3, [r1, r3]
 8003d22:	fa22 f303 	lsr.w	r3, r2, r3
 8003d26:	4a09      	ldr	r2, [pc, #36]	; (8003d4c <HAL_RCC_ClockConfig+0x1c4>)
 8003d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d2a:	4b09      	ldr	r3, [pc, #36]	; (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7fe fb0a 	bl	8002348 <HAL_InitTick>

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	40023c00 	.word	0x40023c00
 8003d44:	40023800 	.word	0x40023800
 8003d48:	08008008 	.word	0x08008008
 8003d4c:	20000000 	.word	0x20000000
 8003d50:	20000004 	.word	0x20000004

08003d54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d58:	b090      	sub	sp, #64	; 0x40
 8003d5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	637b      	str	r3, [r7, #52]	; 0x34
 8003d60:	2300      	movs	r3, #0
 8003d62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d64:	2300      	movs	r3, #0
 8003d66:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d6c:	4b59      	ldr	r3, [pc, #356]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	2b08      	cmp	r3, #8
 8003d76:	d00d      	beq.n	8003d94 <HAL_RCC_GetSysClockFreq+0x40>
 8003d78:	2b08      	cmp	r3, #8
 8003d7a:	f200 80a1 	bhi.w	8003ec0 <HAL_RCC_GetSysClockFreq+0x16c>
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d002      	beq.n	8003d88 <HAL_RCC_GetSysClockFreq+0x34>
 8003d82:	2b04      	cmp	r3, #4
 8003d84:	d003      	beq.n	8003d8e <HAL_RCC_GetSysClockFreq+0x3a>
 8003d86:	e09b      	b.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d88:	4b53      	ldr	r3, [pc, #332]	; (8003ed8 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d8a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003d8c:	e09b      	b.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d8e:	4b53      	ldr	r3, [pc, #332]	; (8003edc <HAL_RCC_GetSysClockFreq+0x188>)
 8003d90:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003d92:	e098      	b.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d94:	4b4f      	ldr	r3, [pc, #316]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d9c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d9e:	4b4d      	ldr	r3, [pc, #308]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d028      	beq.n	8003dfc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003daa:	4b4a      	ldr	r3, [pc, #296]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	099b      	lsrs	r3, r3, #6
 8003db0:	2200      	movs	r2, #0
 8003db2:	623b      	str	r3, [r7, #32]
 8003db4:	627a      	str	r2, [r7, #36]	; 0x24
 8003db6:	6a3b      	ldr	r3, [r7, #32]
 8003db8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	4b47      	ldr	r3, [pc, #284]	; (8003edc <HAL_RCC_GetSysClockFreq+0x188>)
 8003dc0:	fb03 f201 	mul.w	r2, r3, r1
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	fb00 f303 	mul.w	r3, r0, r3
 8003dca:	4413      	add	r3, r2
 8003dcc:	4a43      	ldr	r2, [pc, #268]	; (8003edc <HAL_RCC_GetSysClockFreq+0x188>)
 8003dce:	fba0 1202 	umull	r1, r2, r0, r2
 8003dd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003dd4:	460a      	mov	r2, r1
 8003dd6:	62ba      	str	r2, [r7, #40]	; 0x28
 8003dd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dda:	4413      	add	r3, r2
 8003ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003de0:	2200      	movs	r2, #0
 8003de2:	61bb      	str	r3, [r7, #24]
 8003de4:	61fa      	str	r2, [r7, #28]
 8003de6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003dee:	f7fc fefb 	bl	8000be8 <__aeabi_uldivmod>
 8003df2:	4602      	mov	r2, r0
 8003df4:	460b      	mov	r3, r1
 8003df6:	4613      	mov	r3, r2
 8003df8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003dfa:	e053      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dfc:	4b35      	ldr	r3, [pc, #212]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	099b      	lsrs	r3, r3, #6
 8003e02:	2200      	movs	r2, #0
 8003e04:	613b      	str	r3, [r7, #16]
 8003e06:	617a      	str	r2, [r7, #20]
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003e0e:	f04f 0b00 	mov.w	fp, #0
 8003e12:	4652      	mov	r2, sl
 8003e14:	465b      	mov	r3, fp
 8003e16:	f04f 0000 	mov.w	r0, #0
 8003e1a:	f04f 0100 	mov.w	r1, #0
 8003e1e:	0159      	lsls	r1, r3, #5
 8003e20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e24:	0150      	lsls	r0, r2, #5
 8003e26:	4602      	mov	r2, r0
 8003e28:	460b      	mov	r3, r1
 8003e2a:	ebb2 080a 	subs.w	r8, r2, sl
 8003e2e:	eb63 090b 	sbc.w	r9, r3, fp
 8003e32:	f04f 0200 	mov.w	r2, #0
 8003e36:	f04f 0300 	mov.w	r3, #0
 8003e3a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003e3e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003e42:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003e46:	ebb2 0408 	subs.w	r4, r2, r8
 8003e4a:	eb63 0509 	sbc.w	r5, r3, r9
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	f04f 0300 	mov.w	r3, #0
 8003e56:	00eb      	lsls	r3, r5, #3
 8003e58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e5c:	00e2      	lsls	r2, r4, #3
 8003e5e:	4614      	mov	r4, r2
 8003e60:	461d      	mov	r5, r3
 8003e62:	eb14 030a 	adds.w	r3, r4, sl
 8003e66:	603b      	str	r3, [r7, #0]
 8003e68:	eb45 030b 	adc.w	r3, r5, fp
 8003e6c:	607b      	str	r3, [r7, #4]
 8003e6e:	f04f 0200 	mov.w	r2, #0
 8003e72:	f04f 0300 	mov.w	r3, #0
 8003e76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e7a:	4629      	mov	r1, r5
 8003e7c:	028b      	lsls	r3, r1, #10
 8003e7e:	4621      	mov	r1, r4
 8003e80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e84:	4621      	mov	r1, r4
 8003e86:	028a      	lsls	r2, r1, #10
 8003e88:	4610      	mov	r0, r2
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e8e:	2200      	movs	r2, #0
 8003e90:	60bb      	str	r3, [r7, #8]
 8003e92:	60fa      	str	r2, [r7, #12]
 8003e94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e98:	f7fc fea6 	bl	8000be8 <__aeabi_uldivmod>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	0c1b      	lsrs	r3, r3, #16
 8003eaa:	f003 0303 	and.w	r3, r3, #3
 8003eae:	3301      	adds	r3, #1
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003eb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ebc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ebe:	e002      	b.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ec0:	4b05      	ldr	r3, [pc, #20]	; (8003ed8 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ec2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ec4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3740      	adds	r7, #64	; 0x40
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	00f42400 	.word	0x00f42400
 8003edc:	017d7840 	.word	0x017d7840

08003ee0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ee4:	4b03      	ldr	r3, [pc, #12]	; (8003ef4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	20000000 	.word	0x20000000

08003ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003efc:	f7ff fff0 	bl	8003ee0 <HAL_RCC_GetHCLKFreq>
 8003f00:	4602      	mov	r2, r0
 8003f02:	4b05      	ldr	r3, [pc, #20]	; (8003f18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	0a9b      	lsrs	r3, r3, #10
 8003f08:	f003 0307 	and.w	r3, r3, #7
 8003f0c:	4903      	ldr	r1, [pc, #12]	; (8003f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f0e:	5ccb      	ldrb	r3, [r1, r3]
 8003f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	08008018 	.word	0x08008018

08003f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f24:	f7ff ffdc 	bl	8003ee0 <HAL_RCC_GetHCLKFreq>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	0b5b      	lsrs	r3, r3, #13
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	4903      	ldr	r1, [pc, #12]	; (8003f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f36:	5ccb      	ldrb	r3, [r1, r3]
 8003f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	40023800 	.word	0x40023800
 8003f44:	08008018 	.word	0x08008018

08003f48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e07b      	b.n	8004052 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d108      	bne.n	8003f74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f6a:	d009      	beq.n	8003f80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	61da      	str	r2, [r3, #28]
 8003f72:	e005      	b.n	8003f80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d106      	bne.n	8003fa0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7fd feb4 	bl	8001d08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fb6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003fc8:	431a      	orrs	r2, r3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fd2:	431a      	orrs	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	699b      	ldr	r3, [r3, #24]
 8003fec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	69db      	ldr	r3, [r3, #28]
 8003ff6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004004:	ea42 0103 	orr.w	r1, r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	430a      	orrs	r2, r1
 8004016:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	0c1b      	lsrs	r3, r3, #16
 800401e:	f003 0104 	and.w	r1, r3, #4
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004026:	f003 0210 	and.w	r2, r3, #16
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	69da      	ldr	r2, [r3, #28]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004040:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b082      	sub	sp, #8
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e041      	b.n	80040f0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b00      	cmp	r3, #0
 8004076:	d106      	bne.n	8004086 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f7fd fe89 	bl	8001d98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2202      	movs	r2, #2
 800408a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	3304      	adds	r3, #4
 8004096:	4619      	mov	r1, r3
 8004098:	4610      	mov	r0, r2
 800409a:	f000 fb59 	bl	8004750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2201      	movs	r2, #1
 80040da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3708      	adds	r7, #8
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004102:	2300      	movs	r3, #0
 8004104:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d109      	bne.n	8004120 <HAL_TIM_PWM_Start_IT+0x28>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004112:	b2db      	uxtb	r3, r3
 8004114:	2b01      	cmp	r3, #1
 8004116:	bf14      	ite	ne
 8004118:	2301      	movne	r3, #1
 800411a:	2300      	moveq	r3, #0
 800411c:	b2db      	uxtb	r3, r3
 800411e:	e022      	b.n	8004166 <HAL_TIM_PWM_Start_IT+0x6e>
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	2b04      	cmp	r3, #4
 8004124:	d109      	bne.n	800413a <HAL_TIM_PWM_Start_IT+0x42>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b01      	cmp	r3, #1
 8004130:	bf14      	ite	ne
 8004132:	2301      	movne	r3, #1
 8004134:	2300      	moveq	r3, #0
 8004136:	b2db      	uxtb	r3, r3
 8004138:	e015      	b.n	8004166 <HAL_TIM_PWM_Start_IT+0x6e>
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	2b08      	cmp	r3, #8
 800413e:	d109      	bne.n	8004154 <HAL_TIM_PWM_Start_IT+0x5c>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b01      	cmp	r3, #1
 800414a:	bf14      	ite	ne
 800414c:	2301      	movne	r3, #1
 800414e:	2300      	moveq	r3, #0
 8004150:	b2db      	uxtb	r3, r3
 8004152:	e008      	b.n	8004166 <HAL_TIM_PWM_Start_IT+0x6e>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b01      	cmp	r3, #1
 800415e:	bf14      	ite	ne
 8004160:	2301      	movne	r3, #1
 8004162:	2300      	moveq	r3, #0
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e0c7      	b.n	80042fe <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d104      	bne.n	800417e <HAL_TIM_PWM_Start_IT+0x86>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2202      	movs	r2, #2
 8004178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800417c:	e013      	b.n	80041a6 <HAL_TIM_PWM_Start_IT+0xae>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	2b04      	cmp	r3, #4
 8004182:	d104      	bne.n	800418e <HAL_TIM_PWM_Start_IT+0x96>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2202      	movs	r2, #2
 8004188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800418c:	e00b      	b.n	80041a6 <HAL_TIM_PWM_Start_IT+0xae>
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	2b08      	cmp	r3, #8
 8004192:	d104      	bne.n	800419e <HAL_TIM_PWM_Start_IT+0xa6>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2202      	movs	r2, #2
 8004198:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800419c:	e003      	b.n	80041a6 <HAL_TIM_PWM_Start_IT+0xae>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2202      	movs	r2, #2
 80041a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b0c      	cmp	r3, #12
 80041aa:	d841      	bhi.n	8004230 <HAL_TIM_PWM_Start_IT+0x138>
 80041ac:	a201      	add	r2, pc, #4	; (adr r2, 80041b4 <HAL_TIM_PWM_Start_IT+0xbc>)
 80041ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b2:	bf00      	nop
 80041b4:	080041e9 	.word	0x080041e9
 80041b8:	08004231 	.word	0x08004231
 80041bc:	08004231 	.word	0x08004231
 80041c0:	08004231 	.word	0x08004231
 80041c4:	080041fb 	.word	0x080041fb
 80041c8:	08004231 	.word	0x08004231
 80041cc:	08004231 	.word	0x08004231
 80041d0:	08004231 	.word	0x08004231
 80041d4:	0800420d 	.word	0x0800420d
 80041d8:	08004231 	.word	0x08004231
 80041dc:	08004231 	.word	0x08004231
 80041e0:	08004231 	.word	0x08004231
 80041e4:	0800421f 	.word	0x0800421f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f042 0202 	orr.w	r2, r2, #2
 80041f6:	60da      	str	r2, [r3, #12]
      break;
 80041f8:	e01d      	b.n	8004236 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68da      	ldr	r2, [r3, #12]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f042 0204 	orr.w	r2, r2, #4
 8004208:	60da      	str	r2, [r3, #12]
      break;
 800420a:	e014      	b.n	8004236 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68da      	ldr	r2, [r3, #12]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0208 	orr.w	r2, r2, #8
 800421a:	60da      	str	r2, [r3, #12]
      break;
 800421c:	e00b      	b.n	8004236 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f042 0210 	orr.w	r2, r2, #16
 800422c:	60da      	str	r2, [r3, #12]
      break;
 800422e:	e002      	b.n	8004236 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	73fb      	strb	r3, [r7, #15]
      break;
 8004234:	bf00      	nop
  }

  if (status == HAL_OK)
 8004236:	7bfb      	ldrb	r3, [r7, #15]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d15f      	bne.n	80042fc <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2201      	movs	r2, #1
 8004242:	6839      	ldr	r1, [r7, #0]
 8004244:	4618      	mov	r0, r3
 8004246:	f000 fcd3 	bl	8004bf0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a2e      	ldr	r2, [pc, #184]	; (8004308 <HAL_TIM_PWM_Start_IT+0x210>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d004      	beq.n	800425e <HAL_TIM_PWM_Start_IT+0x166>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a2c      	ldr	r2, [pc, #176]	; (800430c <HAL_TIM_PWM_Start_IT+0x214>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d101      	bne.n	8004262 <HAL_TIM_PWM_Start_IT+0x16a>
 800425e:	2301      	movs	r3, #1
 8004260:	e000      	b.n	8004264 <HAL_TIM_PWM_Start_IT+0x16c>
 8004262:	2300      	movs	r3, #0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d007      	beq.n	8004278 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004276:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a22      	ldr	r2, [pc, #136]	; (8004308 <HAL_TIM_PWM_Start_IT+0x210>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d022      	beq.n	80042c8 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800428a:	d01d      	beq.n	80042c8 <HAL_TIM_PWM_Start_IT+0x1d0>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a1f      	ldr	r2, [pc, #124]	; (8004310 <HAL_TIM_PWM_Start_IT+0x218>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d018      	beq.n	80042c8 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a1e      	ldr	r2, [pc, #120]	; (8004314 <HAL_TIM_PWM_Start_IT+0x21c>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d013      	beq.n	80042c8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a1c      	ldr	r2, [pc, #112]	; (8004318 <HAL_TIM_PWM_Start_IT+0x220>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d00e      	beq.n	80042c8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a17      	ldr	r2, [pc, #92]	; (800430c <HAL_TIM_PWM_Start_IT+0x214>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d009      	beq.n	80042c8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a18      	ldr	r2, [pc, #96]	; (800431c <HAL_TIM_PWM_Start_IT+0x224>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d004      	beq.n	80042c8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a17      	ldr	r2, [pc, #92]	; (8004320 <HAL_TIM_PWM_Start_IT+0x228>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d111      	bne.n	80042ec <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 0307 	and.w	r3, r3, #7
 80042d2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2b06      	cmp	r3, #6
 80042d8:	d010      	beq.n	80042fc <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f042 0201 	orr.w	r2, r2, #1
 80042e8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ea:	e007      	b.n	80042fc <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f042 0201 	orr.w	r2, r2, #1
 80042fa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80042fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	40010000 	.word	0x40010000
 800430c:	40010400 	.word	0x40010400
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800
 8004318:	40000c00 	.word	0x40000c00
 800431c:	40014000 	.word	0x40014000
 8004320:	40001800 	.word	0x40001800

08004324 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d101      	bne.n	8004338 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e097      	b.n	8004468 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d106      	bne.n	8004352 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7fd fd6f 	bl	8001e30 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2202      	movs	r2, #2
 8004356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	6812      	ldr	r2, [r2, #0]
 8004364:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004368:	f023 0307 	bic.w	r3, r3, #7
 800436c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	3304      	adds	r3, #4
 8004376:	4619      	mov	r1, r3
 8004378:	4610      	mov	r0, r2
 800437a:	f000 f9e9 	bl	8004750 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	4313      	orrs	r3, r2
 800439e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043a6:	f023 0303 	bic.w	r3, r3, #3
 80043aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	689a      	ldr	r2, [r3, #8]
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	021b      	lsls	r3, r3, #8
 80043b6:	4313      	orrs	r3, r2
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80043c4:	f023 030c 	bic.w	r3, r3, #12
 80043c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	68da      	ldr	r2, [r3, #12]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	021b      	lsls	r3, r3, #8
 80043e0:	4313      	orrs	r3, r2
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	011a      	lsls	r2, r3, #4
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	031b      	lsls	r3, r3, #12
 80043f4:	4313      	orrs	r3, r2
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004402:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800440a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	695b      	ldr	r3, [r3, #20]
 8004414:	011b      	lsls	r3, r3, #4
 8004416:	4313      	orrs	r3, r2
 8004418:	68fa      	ldr	r2, [r7, #12]
 800441a:	4313      	orrs	r3, r2
 800441c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3718      	adds	r7, #24
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004480:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004488:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004490:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004498:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d110      	bne.n	80044c2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d102      	bne.n	80044ac <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80044a6:	7b7b      	ldrb	r3, [r7, #13]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d001      	beq.n	80044b0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e089      	b.n	80045c4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2202      	movs	r2, #2
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044c0:	e031      	b.n	8004526 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b04      	cmp	r3, #4
 80044c6:	d110      	bne.n	80044ea <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80044c8:	7bbb      	ldrb	r3, [r7, #14]
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d102      	bne.n	80044d4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80044ce:	7b3b      	ldrb	r3, [r7, #12]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d001      	beq.n	80044d8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e075      	b.n	80045c4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2202      	movs	r2, #2
 80044e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044e8:	e01d      	b.n	8004526 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80044ea:	7bfb      	ldrb	r3, [r7, #15]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d108      	bne.n	8004502 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80044f0:	7bbb      	ldrb	r3, [r7, #14]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d105      	bne.n	8004502 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80044f6:	7b7b      	ldrb	r3, [r7, #13]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d102      	bne.n	8004502 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80044fc:	7b3b      	ldrb	r3, [r7, #12]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d001      	beq.n	8004506 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e05e      	b.n	80045c4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2202      	movs	r2, #2
 800450a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2202      	movs	r2, #2
 8004512:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2202      	movs	r2, #2
 800451a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2202      	movs	r2, #2
 8004522:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <HAL_TIM_Encoder_Start_IT+0xc4>
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b04      	cmp	r3, #4
 8004530:	d010      	beq.n	8004554 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004532:	e01f      	b.n	8004574 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2201      	movs	r2, #1
 800453a:	2100      	movs	r1, #0
 800453c:	4618      	mov	r0, r3
 800453e:	f000 fb57 	bl	8004bf0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68da      	ldr	r2, [r3, #12]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f042 0202 	orr.w	r2, r2, #2
 8004550:	60da      	str	r2, [r3, #12]
      break;
 8004552:	e02e      	b.n	80045b2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2201      	movs	r2, #1
 800455a:	2104      	movs	r1, #4
 800455c:	4618      	mov	r0, r3
 800455e:	f000 fb47 	bl	8004bf0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	68da      	ldr	r2, [r3, #12]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f042 0204 	orr.w	r2, r2, #4
 8004570:	60da      	str	r2, [r3, #12]
      break;
 8004572:	e01e      	b.n	80045b2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2201      	movs	r2, #1
 800457a:	2100      	movs	r1, #0
 800457c:	4618      	mov	r0, r3
 800457e:	f000 fb37 	bl	8004bf0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2201      	movs	r2, #1
 8004588:	2104      	movs	r1, #4
 800458a:	4618      	mov	r0, r3
 800458c:	f000 fb30 	bl	8004bf0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68da      	ldr	r2, [r3, #12]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0202 	orr.w	r2, r2, #2
 800459e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68da      	ldr	r2, [r3, #12]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0204 	orr.w	r2, r2, #4
 80045ae:	60da      	str	r2, [r3, #12]
      break;
 80045b0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f042 0201 	orr.w	r2, r2, #1
 80045c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3710      	adds	r7, #16
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d101      	bne.n	80045ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045e6:	2302      	movs	r3, #2
 80045e8:	e0ae      	b.n	8004748 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b0c      	cmp	r3, #12
 80045f6:	f200 809f 	bhi.w	8004738 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045fa:	a201      	add	r2, pc, #4	; (adr r2, 8004600 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004600:	08004635 	.word	0x08004635
 8004604:	08004739 	.word	0x08004739
 8004608:	08004739 	.word	0x08004739
 800460c:	08004739 	.word	0x08004739
 8004610:	08004675 	.word	0x08004675
 8004614:	08004739 	.word	0x08004739
 8004618:	08004739 	.word	0x08004739
 800461c:	08004739 	.word	0x08004739
 8004620:	080046b7 	.word	0x080046b7
 8004624:	08004739 	.word	0x08004739
 8004628:	08004739 	.word	0x08004739
 800462c:	08004739 	.word	0x08004739
 8004630:	080046f7 	.word	0x080046f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68b9      	ldr	r1, [r7, #8]
 800463a:	4618      	mov	r0, r3
 800463c:	f000 f928 	bl	8004890 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699a      	ldr	r2, [r3, #24]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0208 	orr.w	r2, r2, #8
 800464e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	699a      	ldr	r2, [r3, #24]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f022 0204 	bic.w	r2, r2, #4
 800465e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6999      	ldr	r1, [r3, #24]
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	691a      	ldr	r2, [r3, #16]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	619a      	str	r2, [r3, #24]
      break;
 8004672:	e064      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68b9      	ldr	r1, [r7, #8]
 800467a:	4618      	mov	r0, r3
 800467c:	f000 f978 	bl	8004970 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699a      	ldr	r2, [r3, #24]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800468e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	699a      	ldr	r2, [r3, #24]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800469e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6999      	ldr	r1, [r3, #24]
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	021a      	lsls	r2, r3, #8
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	619a      	str	r2, [r3, #24]
      break;
 80046b4:	e043      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68b9      	ldr	r1, [r7, #8]
 80046bc:	4618      	mov	r0, r3
 80046be:	f000 f9cd 	bl	8004a5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	69da      	ldr	r2, [r3, #28]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f042 0208 	orr.w	r2, r2, #8
 80046d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	69da      	ldr	r2, [r3, #28]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 0204 	bic.w	r2, r2, #4
 80046e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69d9      	ldr	r1, [r3, #28]
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	691a      	ldr	r2, [r3, #16]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	61da      	str	r2, [r3, #28]
      break;
 80046f4:	e023      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68b9      	ldr	r1, [r7, #8]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 fa21 	bl	8004b44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69da      	ldr	r2, [r3, #28]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004710:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	69da      	ldr	r2, [r3, #28]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004720:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69d9      	ldr	r1, [r3, #28]
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	021a      	lsls	r2, r3, #8
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	61da      	str	r2, [r3, #28]
      break;
 8004736:	e002      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	75fb      	strb	r3, [r7, #23]
      break;
 800473c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004746:	7dfb      	ldrb	r3, [r7, #23]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004750:	b480      	push	{r7}
 8004752:	b085      	sub	sp, #20
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a40      	ldr	r2, [pc, #256]	; (8004864 <TIM_Base_SetConfig+0x114>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d013      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800476e:	d00f      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a3d      	ldr	r2, [pc, #244]	; (8004868 <TIM_Base_SetConfig+0x118>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d00b      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a3c      	ldr	r2, [pc, #240]	; (800486c <TIM_Base_SetConfig+0x11c>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d007      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a3b      	ldr	r2, [pc, #236]	; (8004870 <TIM_Base_SetConfig+0x120>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d003      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a3a      	ldr	r2, [pc, #232]	; (8004874 <TIM_Base_SetConfig+0x124>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d108      	bne.n	80047a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004796:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	4313      	orrs	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a2f      	ldr	r2, [pc, #188]	; (8004864 <TIM_Base_SetConfig+0x114>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d02b      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b0:	d027      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a2c      	ldr	r2, [pc, #176]	; (8004868 <TIM_Base_SetConfig+0x118>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d023      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a2b      	ldr	r2, [pc, #172]	; (800486c <TIM_Base_SetConfig+0x11c>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d01f      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a2a      	ldr	r2, [pc, #168]	; (8004870 <TIM_Base_SetConfig+0x120>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d01b      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a29      	ldr	r2, [pc, #164]	; (8004874 <TIM_Base_SetConfig+0x124>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d017      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a28      	ldr	r2, [pc, #160]	; (8004878 <TIM_Base_SetConfig+0x128>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d013      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a27      	ldr	r2, [pc, #156]	; (800487c <TIM_Base_SetConfig+0x12c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d00f      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a26      	ldr	r2, [pc, #152]	; (8004880 <TIM_Base_SetConfig+0x130>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d00b      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a25      	ldr	r2, [pc, #148]	; (8004884 <TIM_Base_SetConfig+0x134>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d007      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a24      	ldr	r2, [pc, #144]	; (8004888 <TIM_Base_SetConfig+0x138>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d003      	beq.n	8004802 <TIM_Base_SetConfig+0xb2>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a23      	ldr	r2, [pc, #140]	; (800488c <TIM_Base_SetConfig+0x13c>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d108      	bne.n	8004814 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	4313      	orrs	r3, r2
 8004812:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	4313      	orrs	r3, r2
 8004820:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68fa      	ldr	r2, [r7, #12]
 8004826:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	689a      	ldr	r2, [r3, #8]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a0a      	ldr	r2, [pc, #40]	; (8004864 <TIM_Base_SetConfig+0x114>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d003      	beq.n	8004848 <TIM_Base_SetConfig+0xf8>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a0c      	ldr	r2, [pc, #48]	; (8004874 <TIM_Base_SetConfig+0x124>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d103      	bne.n	8004850 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	691a      	ldr	r2, [r3, #16]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	615a      	str	r2, [r3, #20]
}
 8004856:	bf00      	nop
 8004858:	3714      	adds	r7, #20
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40010000 	.word	0x40010000
 8004868:	40000400 	.word	0x40000400
 800486c:	40000800 	.word	0x40000800
 8004870:	40000c00 	.word	0x40000c00
 8004874:	40010400 	.word	0x40010400
 8004878:	40014000 	.word	0x40014000
 800487c:	40014400 	.word	0x40014400
 8004880:	40014800 	.word	0x40014800
 8004884:	40001800 	.word	0x40001800
 8004888:	40001c00 	.word	0x40001c00
 800488c:	40002000 	.word	0x40002000

08004890 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004890:	b480      	push	{r7}
 8004892:	b087      	sub	sp, #28
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	f023 0201 	bic.w	r2, r3, #1
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f023 0303 	bic.w	r3, r3, #3
 80048c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	f023 0302 	bic.w	r3, r3, #2
 80048d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a20      	ldr	r2, [pc, #128]	; (8004968 <TIM_OC1_SetConfig+0xd8>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d003      	beq.n	80048f4 <TIM_OC1_SetConfig+0x64>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a1f      	ldr	r2, [pc, #124]	; (800496c <TIM_OC1_SetConfig+0xdc>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d10c      	bne.n	800490e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f023 0308 	bic.w	r3, r3, #8
 80048fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	4313      	orrs	r3, r2
 8004904:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	f023 0304 	bic.w	r3, r3, #4
 800490c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a15      	ldr	r2, [pc, #84]	; (8004968 <TIM_OC1_SetConfig+0xd8>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d003      	beq.n	800491e <TIM_OC1_SetConfig+0x8e>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a14      	ldr	r2, [pc, #80]	; (800496c <TIM_OC1_SetConfig+0xdc>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d111      	bne.n	8004942 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004924:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800492c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	693a      	ldr	r2, [r7, #16]
 800493e:	4313      	orrs	r3, r2
 8004940:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	693a      	ldr	r2, [r7, #16]
 8004946:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685a      	ldr	r2, [r3, #4]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	697a      	ldr	r2, [r7, #20]
 800495a:	621a      	str	r2, [r3, #32]
}
 800495c:	bf00      	nop
 800495e:	371c      	adds	r7, #28
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr
 8004968:	40010000 	.word	0x40010000
 800496c:	40010400 	.word	0x40010400

08004970 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004970:	b480      	push	{r7}
 8004972:	b087      	sub	sp, #28
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	f023 0210 	bic.w	r2, r3, #16
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800499e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	021b      	lsls	r3, r3, #8
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	f023 0320 	bic.w	r3, r3, #32
 80049ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	011b      	lsls	r3, r3, #4
 80049c2:	697a      	ldr	r2, [r7, #20]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a22      	ldr	r2, [pc, #136]	; (8004a54 <TIM_OC2_SetConfig+0xe4>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d003      	beq.n	80049d8 <TIM_OC2_SetConfig+0x68>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a21      	ldr	r2, [pc, #132]	; (8004a58 <TIM_OC2_SetConfig+0xe8>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d10d      	bne.n	80049f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a17      	ldr	r2, [pc, #92]	; (8004a54 <TIM_OC2_SetConfig+0xe4>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d003      	beq.n	8004a04 <TIM_OC2_SetConfig+0x94>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a16      	ldr	r2, [pc, #88]	; (8004a58 <TIM_OC2_SetConfig+0xe8>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d113      	bne.n	8004a2c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	695b      	ldr	r3, [r3, #20]
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	685a      	ldr	r2, [r3, #4]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	621a      	str	r2, [r3, #32]
}
 8004a46:	bf00      	nop
 8004a48:	371c      	adds	r7, #28
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	40010000 	.word	0x40010000
 8004a58:	40010400 	.word	0x40010400

08004a5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b087      	sub	sp, #28
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	69db      	ldr	r3, [r3, #28]
 8004a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0303 	bic.w	r3, r3, #3
 8004a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	021b      	lsls	r3, r3, #8
 8004aac:	697a      	ldr	r2, [r7, #20]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a21      	ldr	r2, [pc, #132]	; (8004b3c <TIM_OC3_SetConfig+0xe0>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d003      	beq.n	8004ac2 <TIM_OC3_SetConfig+0x66>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a20      	ldr	r2, [pc, #128]	; (8004b40 <TIM_OC3_SetConfig+0xe4>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d10d      	bne.n	8004ade <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ac8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	021b      	lsls	r3, r3, #8
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a16      	ldr	r2, [pc, #88]	; (8004b3c <TIM_OC3_SetConfig+0xe0>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d003      	beq.n	8004aee <TIM_OC3_SetConfig+0x92>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a15      	ldr	r2, [pc, #84]	; (8004b40 <TIM_OC3_SetConfig+0xe4>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d113      	bne.n	8004b16 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	011b      	lsls	r3, r3, #4
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	011b      	lsls	r3, r3, #4
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	697a      	ldr	r2, [r7, #20]
 8004b2e:	621a      	str	r2, [r3, #32]
}
 8004b30:	bf00      	nop
 8004b32:	371c      	adds	r7, #28
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	40010000 	.word	0x40010000
 8004b40:	40010400 	.word	0x40010400

08004b44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b087      	sub	sp, #28
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	69db      	ldr	r3, [r3, #28]
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	021b      	lsls	r3, r3, #8
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	031b      	lsls	r3, r3, #12
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a12      	ldr	r2, [pc, #72]	; (8004be8 <TIM_OC4_SetConfig+0xa4>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d003      	beq.n	8004bac <TIM_OC4_SetConfig+0x68>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a11      	ldr	r2, [pc, #68]	; (8004bec <TIM_OC4_SetConfig+0xa8>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d109      	bne.n	8004bc0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004bb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	019b      	lsls	r3, r3, #6
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	685a      	ldr	r2, [r3, #4]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	693a      	ldr	r2, [r7, #16]
 8004bd8:	621a      	str	r2, [r3, #32]
}
 8004bda:	bf00      	nop
 8004bdc:	371c      	adds	r7, #28
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
 8004be6:	bf00      	nop
 8004be8:	40010000 	.word	0x40010000
 8004bec:	40010400 	.word	0x40010400

08004bf0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b087      	sub	sp, #28
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f003 031f 	and.w	r3, r3, #31
 8004c02:	2201      	movs	r2, #1
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6a1a      	ldr	r2, [r3, #32]
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	43db      	mvns	r3, r3
 8004c12:	401a      	ands	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a1a      	ldr	r2, [r3, #32]
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	f003 031f 	and.w	r3, r3, #31
 8004c22:	6879      	ldr	r1, [r7, #4]
 8004c24:	fa01 f303 	lsl.w	r3, r1, r3
 8004c28:	431a      	orrs	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	621a      	str	r2, [r3, #32]
}
 8004c2e:	bf00      	nop
 8004c30:	371c      	adds	r7, #28
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
	...

08004c3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d101      	bne.n	8004c54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c50:	2302      	movs	r3, #2
 8004c52:	e05a      	b.n	8004d0a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a21      	ldr	r2, [pc, #132]	; (8004d18 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d022      	beq.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ca0:	d01d      	beq.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a1d      	ldr	r2, [pc, #116]	; (8004d1c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d018      	beq.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a1b      	ldr	r2, [pc, #108]	; (8004d20 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d013      	beq.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a1a      	ldr	r2, [pc, #104]	; (8004d24 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d00e      	beq.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a18      	ldr	r2, [pc, #96]	; (8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d009      	beq.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a17      	ldr	r2, [pc, #92]	; (8004d2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d004      	beq.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a15      	ldr	r2, [pc, #84]	; (8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d10c      	bne.n	8004cf8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ce4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	68ba      	ldr	r2, [r7, #8]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	40010000 	.word	0x40010000
 8004d1c:	40000400 	.word	0x40000400
 8004d20:	40000800 	.word	0x40000800
 8004d24:	40000c00 	.word	0x40000c00
 8004d28:	40010400 	.word	0x40010400
 8004d2c:	40014000 	.word	0x40014000
 8004d30:	40001800 	.word	0x40001800

08004d34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d101      	bne.n	8004d50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	e03d      	b.n	8004dcc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	69db      	ldr	r3, [r3, #28]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3714      	adds	r7, #20
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e03f      	b.n	8004e6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d106      	bne.n	8004e04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f7fd f91e 	bl	8002040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2224      	movs	r2, #36	; 0x24
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f000 f929 	bl	8005074 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	691a      	ldr	r2, [r3, #16]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	695a      	ldr	r2, [r3, #20]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68da      	ldr	r2, [r3, #12]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b08a      	sub	sp, #40	; 0x28
 8004e76:	af02      	add	r7, sp, #8
 8004e78:	60f8      	str	r0, [r7, #12]
 8004e7a:	60b9      	str	r1, [r7, #8]
 8004e7c:	603b      	str	r3, [r7, #0]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e82:	2300      	movs	r3, #0
 8004e84:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b20      	cmp	r3, #32
 8004e90:	d17c      	bne.n	8004f8c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d002      	beq.n	8004e9e <HAL_UART_Transmit+0x2c>
 8004e98:	88fb      	ldrh	r3, [r7, #6]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e075      	b.n	8004f8e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d101      	bne.n	8004eb0 <HAL_UART_Transmit+0x3e>
 8004eac:	2302      	movs	r3, #2
 8004eae:	e06e      	b.n	8004f8e <HAL_UART_Transmit+0x11c>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2221      	movs	r2, #33	; 0x21
 8004ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ec6:	f7fd fa83 	bl	80023d0 <HAL_GetTick>
 8004eca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	88fa      	ldrh	r2, [r7, #6]
 8004ed0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	88fa      	ldrh	r2, [r7, #6]
 8004ed6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ee0:	d108      	bne.n	8004ef4 <HAL_UART_Transmit+0x82>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d104      	bne.n	8004ef4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004eea:	2300      	movs	r3, #0
 8004eec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	61bb      	str	r3, [r7, #24]
 8004ef2:	e003      	b.n	8004efc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004f04:	e02a      	b.n	8004f5c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	2180      	movs	r1, #128	; 0x80
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 f840 	bl	8004f96 <UART_WaitOnFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e036      	b.n	8004f8e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10b      	bne.n	8004f3e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	881b      	ldrh	r3, [r3, #0]
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	3302      	adds	r3, #2
 8004f3a:	61bb      	str	r3, [r7, #24]
 8004f3c:	e007      	b.n	8004f4e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	781a      	ldrb	r2, [r3, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	3b01      	subs	r3, #1
 8004f56:	b29a      	uxth	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d1cf      	bne.n	8004f06 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	2140      	movs	r1, #64	; 0x40
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 f810 	bl	8004f96 <UART_WaitOnFlagUntilTimeout>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e006      	b.n	8004f8e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2220      	movs	r2, #32
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	e000      	b.n	8004f8e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004f8c:	2302      	movs	r3, #2
  }
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3720      	adds	r7, #32
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}

08004f96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f96:	b580      	push	{r7, lr}
 8004f98:	b090      	sub	sp, #64	; 0x40
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	60f8      	str	r0, [r7, #12]
 8004f9e:	60b9      	str	r1, [r7, #8]
 8004fa0:	603b      	str	r3, [r7, #0]
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fa6:	e050      	b.n	800504a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fae:	d04c      	beq.n	800504a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d007      	beq.n	8004fc6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fb6:	f7fd fa0b 	bl	80023d0 <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d241      	bcs.n	800504a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	330c      	adds	r3, #12
 8004fcc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd0:	e853 3f00 	ldrex	r3, [r3]
 8004fd4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004fdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	330c      	adds	r3, #12
 8004fe4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004fe6:	637a      	str	r2, [r7, #52]	; 0x34
 8004fe8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004fec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004fee:	e841 2300 	strex	r3, r2, [r1]
 8004ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1e5      	bne.n	8004fc6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	3314      	adds	r3, #20
 8005000:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	e853 3f00 	ldrex	r3, [r3]
 8005008:	613b      	str	r3, [r7, #16]
   return(result);
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	f023 0301 	bic.w	r3, r3, #1
 8005010:	63bb      	str	r3, [r7, #56]	; 0x38
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	3314      	adds	r3, #20
 8005018:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800501a:	623a      	str	r2, [r7, #32]
 800501c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501e:	69f9      	ldr	r1, [r7, #28]
 8005020:	6a3a      	ldr	r2, [r7, #32]
 8005022:	e841 2300 	strex	r3, r2, [r1]
 8005026:	61bb      	str	r3, [r7, #24]
   return(result);
 8005028:	69bb      	ldr	r3, [r7, #24]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1e5      	bne.n	8004ffa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2220      	movs	r2, #32
 8005032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2220      	movs	r2, #32
 800503a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e00f      	b.n	800506a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	4013      	ands	r3, r2
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	429a      	cmp	r2, r3
 8005058:	bf0c      	ite	eq
 800505a:	2301      	moveq	r3, #1
 800505c:	2300      	movne	r3, #0
 800505e:	b2db      	uxtb	r3, r3
 8005060:	461a      	mov	r2, r3
 8005062:	79fb      	ldrb	r3, [r7, #7]
 8005064:	429a      	cmp	r2, r3
 8005066:	d09f      	beq.n	8004fa8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3740      	adds	r7, #64	; 0x40
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
	...

08005074 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005074:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005078:	b0c0      	sub	sp, #256	; 0x100
 800507a:	af00      	add	r7, sp, #0
 800507c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800508c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005090:	68d9      	ldr	r1, [r3, #12]
 8005092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	ea40 0301 	orr.w	r3, r0, r1
 800509c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800509e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050a2:	689a      	ldr	r2, [r3, #8]
 80050a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	431a      	orrs	r2, r3
 80050ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	431a      	orrs	r2, r3
 80050b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050b8:	69db      	ldr	r3, [r3, #28]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80050c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80050cc:	f021 010c 	bic.w	r1, r1, #12
 80050d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80050da:	430b      	orrs	r3, r1
 80050dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80050ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050ee:	6999      	ldr	r1, [r3, #24]
 80050f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	ea40 0301 	orr.w	r3, r0, r1
 80050fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80050fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	4b8f      	ldr	r3, [pc, #572]	; (8005340 <UART_SetConfig+0x2cc>)
 8005104:	429a      	cmp	r2, r3
 8005106:	d005      	beq.n	8005114 <UART_SetConfig+0xa0>
 8005108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	4b8d      	ldr	r3, [pc, #564]	; (8005344 <UART_SetConfig+0x2d0>)
 8005110:	429a      	cmp	r2, r3
 8005112:	d104      	bne.n	800511e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005114:	f7fe ff04 	bl	8003f20 <HAL_RCC_GetPCLK2Freq>
 8005118:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800511c:	e003      	b.n	8005126 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800511e:	f7fe feeb 	bl	8003ef8 <HAL_RCC_GetPCLK1Freq>
 8005122:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800512a:	69db      	ldr	r3, [r3, #28]
 800512c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005130:	f040 810c 	bne.w	800534c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005134:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005138:	2200      	movs	r2, #0
 800513a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800513e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005142:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005146:	4622      	mov	r2, r4
 8005148:	462b      	mov	r3, r5
 800514a:	1891      	adds	r1, r2, r2
 800514c:	65b9      	str	r1, [r7, #88]	; 0x58
 800514e:	415b      	adcs	r3, r3
 8005150:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005152:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005156:	4621      	mov	r1, r4
 8005158:	eb12 0801 	adds.w	r8, r2, r1
 800515c:	4629      	mov	r1, r5
 800515e:	eb43 0901 	adc.w	r9, r3, r1
 8005162:	f04f 0200 	mov.w	r2, #0
 8005166:	f04f 0300 	mov.w	r3, #0
 800516a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800516e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005172:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005176:	4690      	mov	r8, r2
 8005178:	4699      	mov	r9, r3
 800517a:	4623      	mov	r3, r4
 800517c:	eb18 0303 	adds.w	r3, r8, r3
 8005180:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005184:	462b      	mov	r3, r5
 8005186:	eb49 0303 	adc.w	r3, r9, r3
 800518a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800518e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800519a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800519e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80051a2:	460b      	mov	r3, r1
 80051a4:	18db      	adds	r3, r3, r3
 80051a6:	653b      	str	r3, [r7, #80]	; 0x50
 80051a8:	4613      	mov	r3, r2
 80051aa:	eb42 0303 	adc.w	r3, r2, r3
 80051ae:	657b      	str	r3, [r7, #84]	; 0x54
 80051b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80051b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80051b8:	f7fb fd16 	bl	8000be8 <__aeabi_uldivmod>
 80051bc:	4602      	mov	r2, r0
 80051be:	460b      	mov	r3, r1
 80051c0:	4b61      	ldr	r3, [pc, #388]	; (8005348 <UART_SetConfig+0x2d4>)
 80051c2:	fba3 2302 	umull	r2, r3, r3, r2
 80051c6:	095b      	lsrs	r3, r3, #5
 80051c8:	011c      	lsls	r4, r3, #4
 80051ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051ce:	2200      	movs	r2, #0
 80051d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80051d4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80051d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80051dc:	4642      	mov	r2, r8
 80051de:	464b      	mov	r3, r9
 80051e0:	1891      	adds	r1, r2, r2
 80051e2:	64b9      	str	r1, [r7, #72]	; 0x48
 80051e4:	415b      	adcs	r3, r3
 80051e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80051ec:	4641      	mov	r1, r8
 80051ee:	eb12 0a01 	adds.w	sl, r2, r1
 80051f2:	4649      	mov	r1, r9
 80051f4:	eb43 0b01 	adc.w	fp, r3, r1
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005204:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005208:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800520c:	4692      	mov	sl, r2
 800520e:	469b      	mov	fp, r3
 8005210:	4643      	mov	r3, r8
 8005212:	eb1a 0303 	adds.w	r3, sl, r3
 8005216:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800521a:	464b      	mov	r3, r9
 800521c:	eb4b 0303 	adc.w	r3, fp, r3
 8005220:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005230:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005234:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005238:	460b      	mov	r3, r1
 800523a:	18db      	adds	r3, r3, r3
 800523c:	643b      	str	r3, [r7, #64]	; 0x40
 800523e:	4613      	mov	r3, r2
 8005240:	eb42 0303 	adc.w	r3, r2, r3
 8005244:	647b      	str	r3, [r7, #68]	; 0x44
 8005246:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800524a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800524e:	f7fb fccb 	bl	8000be8 <__aeabi_uldivmod>
 8005252:	4602      	mov	r2, r0
 8005254:	460b      	mov	r3, r1
 8005256:	4611      	mov	r1, r2
 8005258:	4b3b      	ldr	r3, [pc, #236]	; (8005348 <UART_SetConfig+0x2d4>)
 800525a:	fba3 2301 	umull	r2, r3, r3, r1
 800525e:	095b      	lsrs	r3, r3, #5
 8005260:	2264      	movs	r2, #100	; 0x64
 8005262:	fb02 f303 	mul.w	r3, r2, r3
 8005266:	1acb      	subs	r3, r1, r3
 8005268:	00db      	lsls	r3, r3, #3
 800526a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800526e:	4b36      	ldr	r3, [pc, #216]	; (8005348 <UART_SetConfig+0x2d4>)
 8005270:	fba3 2302 	umull	r2, r3, r3, r2
 8005274:	095b      	lsrs	r3, r3, #5
 8005276:	005b      	lsls	r3, r3, #1
 8005278:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800527c:	441c      	add	r4, r3
 800527e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005282:	2200      	movs	r2, #0
 8005284:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005288:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800528c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005290:	4642      	mov	r2, r8
 8005292:	464b      	mov	r3, r9
 8005294:	1891      	adds	r1, r2, r2
 8005296:	63b9      	str	r1, [r7, #56]	; 0x38
 8005298:	415b      	adcs	r3, r3
 800529a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800529c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80052a0:	4641      	mov	r1, r8
 80052a2:	1851      	adds	r1, r2, r1
 80052a4:	6339      	str	r1, [r7, #48]	; 0x30
 80052a6:	4649      	mov	r1, r9
 80052a8:	414b      	adcs	r3, r1
 80052aa:	637b      	str	r3, [r7, #52]	; 0x34
 80052ac:	f04f 0200 	mov.w	r2, #0
 80052b0:	f04f 0300 	mov.w	r3, #0
 80052b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80052b8:	4659      	mov	r1, fp
 80052ba:	00cb      	lsls	r3, r1, #3
 80052bc:	4651      	mov	r1, sl
 80052be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052c2:	4651      	mov	r1, sl
 80052c4:	00ca      	lsls	r2, r1, #3
 80052c6:	4610      	mov	r0, r2
 80052c8:	4619      	mov	r1, r3
 80052ca:	4603      	mov	r3, r0
 80052cc:	4642      	mov	r2, r8
 80052ce:	189b      	adds	r3, r3, r2
 80052d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80052d4:	464b      	mov	r3, r9
 80052d6:	460a      	mov	r2, r1
 80052d8:	eb42 0303 	adc.w	r3, r2, r3
 80052dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80052e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80052ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80052f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80052f4:	460b      	mov	r3, r1
 80052f6:	18db      	adds	r3, r3, r3
 80052f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80052fa:	4613      	mov	r3, r2
 80052fc:	eb42 0303 	adc.w	r3, r2, r3
 8005300:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005302:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005306:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800530a:	f7fb fc6d 	bl	8000be8 <__aeabi_uldivmod>
 800530e:	4602      	mov	r2, r0
 8005310:	460b      	mov	r3, r1
 8005312:	4b0d      	ldr	r3, [pc, #52]	; (8005348 <UART_SetConfig+0x2d4>)
 8005314:	fba3 1302 	umull	r1, r3, r3, r2
 8005318:	095b      	lsrs	r3, r3, #5
 800531a:	2164      	movs	r1, #100	; 0x64
 800531c:	fb01 f303 	mul.w	r3, r1, r3
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	00db      	lsls	r3, r3, #3
 8005324:	3332      	adds	r3, #50	; 0x32
 8005326:	4a08      	ldr	r2, [pc, #32]	; (8005348 <UART_SetConfig+0x2d4>)
 8005328:	fba2 2303 	umull	r2, r3, r2, r3
 800532c:	095b      	lsrs	r3, r3, #5
 800532e:	f003 0207 	and.w	r2, r3, #7
 8005332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4422      	add	r2, r4
 800533a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800533c:	e105      	b.n	800554a <UART_SetConfig+0x4d6>
 800533e:	bf00      	nop
 8005340:	40011000 	.word	0x40011000
 8005344:	40011400 	.word	0x40011400
 8005348:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800534c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005350:	2200      	movs	r2, #0
 8005352:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005356:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800535a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800535e:	4642      	mov	r2, r8
 8005360:	464b      	mov	r3, r9
 8005362:	1891      	adds	r1, r2, r2
 8005364:	6239      	str	r1, [r7, #32]
 8005366:	415b      	adcs	r3, r3
 8005368:	627b      	str	r3, [r7, #36]	; 0x24
 800536a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800536e:	4641      	mov	r1, r8
 8005370:	1854      	adds	r4, r2, r1
 8005372:	4649      	mov	r1, r9
 8005374:	eb43 0501 	adc.w	r5, r3, r1
 8005378:	f04f 0200 	mov.w	r2, #0
 800537c:	f04f 0300 	mov.w	r3, #0
 8005380:	00eb      	lsls	r3, r5, #3
 8005382:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005386:	00e2      	lsls	r2, r4, #3
 8005388:	4614      	mov	r4, r2
 800538a:	461d      	mov	r5, r3
 800538c:	4643      	mov	r3, r8
 800538e:	18e3      	adds	r3, r4, r3
 8005390:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005394:	464b      	mov	r3, r9
 8005396:	eb45 0303 	adc.w	r3, r5, r3
 800539a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800539e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80053aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80053ae:	f04f 0200 	mov.w	r2, #0
 80053b2:	f04f 0300 	mov.w	r3, #0
 80053b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80053ba:	4629      	mov	r1, r5
 80053bc:	008b      	lsls	r3, r1, #2
 80053be:	4621      	mov	r1, r4
 80053c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053c4:	4621      	mov	r1, r4
 80053c6:	008a      	lsls	r2, r1, #2
 80053c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80053cc:	f7fb fc0c 	bl	8000be8 <__aeabi_uldivmod>
 80053d0:	4602      	mov	r2, r0
 80053d2:	460b      	mov	r3, r1
 80053d4:	4b60      	ldr	r3, [pc, #384]	; (8005558 <UART_SetConfig+0x4e4>)
 80053d6:	fba3 2302 	umull	r2, r3, r3, r2
 80053da:	095b      	lsrs	r3, r3, #5
 80053dc:	011c      	lsls	r4, r3, #4
 80053de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053e2:	2200      	movs	r2, #0
 80053e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80053e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80053ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80053f0:	4642      	mov	r2, r8
 80053f2:	464b      	mov	r3, r9
 80053f4:	1891      	adds	r1, r2, r2
 80053f6:	61b9      	str	r1, [r7, #24]
 80053f8:	415b      	adcs	r3, r3
 80053fa:	61fb      	str	r3, [r7, #28]
 80053fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005400:	4641      	mov	r1, r8
 8005402:	1851      	adds	r1, r2, r1
 8005404:	6139      	str	r1, [r7, #16]
 8005406:	4649      	mov	r1, r9
 8005408:	414b      	adcs	r3, r1
 800540a:	617b      	str	r3, [r7, #20]
 800540c:	f04f 0200 	mov.w	r2, #0
 8005410:	f04f 0300 	mov.w	r3, #0
 8005414:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005418:	4659      	mov	r1, fp
 800541a:	00cb      	lsls	r3, r1, #3
 800541c:	4651      	mov	r1, sl
 800541e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005422:	4651      	mov	r1, sl
 8005424:	00ca      	lsls	r2, r1, #3
 8005426:	4610      	mov	r0, r2
 8005428:	4619      	mov	r1, r3
 800542a:	4603      	mov	r3, r0
 800542c:	4642      	mov	r2, r8
 800542e:	189b      	adds	r3, r3, r2
 8005430:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005434:	464b      	mov	r3, r9
 8005436:	460a      	mov	r2, r1
 8005438:	eb42 0303 	adc.w	r3, r2, r3
 800543c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	67bb      	str	r3, [r7, #120]	; 0x78
 800544a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800544c:	f04f 0200 	mov.w	r2, #0
 8005450:	f04f 0300 	mov.w	r3, #0
 8005454:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005458:	4649      	mov	r1, r9
 800545a:	008b      	lsls	r3, r1, #2
 800545c:	4641      	mov	r1, r8
 800545e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005462:	4641      	mov	r1, r8
 8005464:	008a      	lsls	r2, r1, #2
 8005466:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800546a:	f7fb fbbd 	bl	8000be8 <__aeabi_uldivmod>
 800546e:	4602      	mov	r2, r0
 8005470:	460b      	mov	r3, r1
 8005472:	4b39      	ldr	r3, [pc, #228]	; (8005558 <UART_SetConfig+0x4e4>)
 8005474:	fba3 1302 	umull	r1, r3, r3, r2
 8005478:	095b      	lsrs	r3, r3, #5
 800547a:	2164      	movs	r1, #100	; 0x64
 800547c:	fb01 f303 	mul.w	r3, r1, r3
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	011b      	lsls	r3, r3, #4
 8005484:	3332      	adds	r3, #50	; 0x32
 8005486:	4a34      	ldr	r2, [pc, #208]	; (8005558 <UART_SetConfig+0x4e4>)
 8005488:	fba2 2303 	umull	r2, r3, r2, r3
 800548c:	095b      	lsrs	r3, r3, #5
 800548e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005492:	441c      	add	r4, r3
 8005494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005498:	2200      	movs	r2, #0
 800549a:	673b      	str	r3, [r7, #112]	; 0x70
 800549c:	677a      	str	r2, [r7, #116]	; 0x74
 800549e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80054a2:	4642      	mov	r2, r8
 80054a4:	464b      	mov	r3, r9
 80054a6:	1891      	adds	r1, r2, r2
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	415b      	adcs	r3, r3
 80054ac:	60fb      	str	r3, [r7, #12]
 80054ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054b2:	4641      	mov	r1, r8
 80054b4:	1851      	adds	r1, r2, r1
 80054b6:	6039      	str	r1, [r7, #0]
 80054b8:	4649      	mov	r1, r9
 80054ba:	414b      	adcs	r3, r1
 80054bc:	607b      	str	r3, [r7, #4]
 80054be:	f04f 0200 	mov.w	r2, #0
 80054c2:	f04f 0300 	mov.w	r3, #0
 80054c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80054ca:	4659      	mov	r1, fp
 80054cc:	00cb      	lsls	r3, r1, #3
 80054ce:	4651      	mov	r1, sl
 80054d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054d4:	4651      	mov	r1, sl
 80054d6:	00ca      	lsls	r2, r1, #3
 80054d8:	4610      	mov	r0, r2
 80054da:	4619      	mov	r1, r3
 80054dc:	4603      	mov	r3, r0
 80054de:	4642      	mov	r2, r8
 80054e0:	189b      	adds	r3, r3, r2
 80054e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80054e4:	464b      	mov	r3, r9
 80054e6:	460a      	mov	r2, r1
 80054e8:	eb42 0303 	adc.w	r3, r2, r3
 80054ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 80054ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	663b      	str	r3, [r7, #96]	; 0x60
 80054f8:	667a      	str	r2, [r7, #100]	; 0x64
 80054fa:	f04f 0200 	mov.w	r2, #0
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005506:	4649      	mov	r1, r9
 8005508:	008b      	lsls	r3, r1, #2
 800550a:	4641      	mov	r1, r8
 800550c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005510:	4641      	mov	r1, r8
 8005512:	008a      	lsls	r2, r1, #2
 8005514:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005518:	f7fb fb66 	bl	8000be8 <__aeabi_uldivmod>
 800551c:	4602      	mov	r2, r0
 800551e:	460b      	mov	r3, r1
 8005520:	4b0d      	ldr	r3, [pc, #52]	; (8005558 <UART_SetConfig+0x4e4>)
 8005522:	fba3 1302 	umull	r1, r3, r3, r2
 8005526:	095b      	lsrs	r3, r3, #5
 8005528:	2164      	movs	r1, #100	; 0x64
 800552a:	fb01 f303 	mul.w	r3, r1, r3
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	011b      	lsls	r3, r3, #4
 8005532:	3332      	adds	r3, #50	; 0x32
 8005534:	4a08      	ldr	r2, [pc, #32]	; (8005558 <UART_SetConfig+0x4e4>)
 8005536:	fba2 2303 	umull	r2, r3, r2, r3
 800553a:	095b      	lsrs	r3, r3, #5
 800553c:	f003 020f 	and.w	r2, r3, #15
 8005540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4422      	add	r2, r4
 8005548:	609a      	str	r2, [r3, #8]
}
 800554a:	bf00      	nop
 800554c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005550:	46bd      	mov	sp, r7
 8005552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005556:	bf00      	nop
 8005558:	51eb851f 	.word	0x51eb851f

0800555c <__errno>:
 800555c:	4b01      	ldr	r3, [pc, #4]	; (8005564 <__errno+0x8>)
 800555e:	6818      	ldr	r0, [r3, #0]
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	2000000c 	.word	0x2000000c

08005568 <__libc_init_array>:
 8005568:	b570      	push	{r4, r5, r6, lr}
 800556a:	4d0d      	ldr	r5, [pc, #52]	; (80055a0 <__libc_init_array+0x38>)
 800556c:	4c0d      	ldr	r4, [pc, #52]	; (80055a4 <__libc_init_array+0x3c>)
 800556e:	1b64      	subs	r4, r4, r5
 8005570:	10a4      	asrs	r4, r4, #2
 8005572:	2600      	movs	r6, #0
 8005574:	42a6      	cmp	r6, r4
 8005576:	d109      	bne.n	800558c <__libc_init_array+0x24>
 8005578:	4d0b      	ldr	r5, [pc, #44]	; (80055a8 <__libc_init_array+0x40>)
 800557a:	4c0c      	ldr	r4, [pc, #48]	; (80055ac <__libc_init_array+0x44>)
 800557c:	f002 fd38 	bl	8007ff0 <_init>
 8005580:	1b64      	subs	r4, r4, r5
 8005582:	10a4      	asrs	r4, r4, #2
 8005584:	2600      	movs	r6, #0
 8005586:	42a6      	cmp	r6, r4
 8005588:	d105      	bne.n	8005596 <__libc_init_array+0x2e>
 800558a:	bd70      	pop	{r4, r5, r6, pc}
 800558c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005590:	4798      	blx	r3
 8005592:	3601      	adds	r6, #1
 8005594:	e7ee      	b.n	8005574 <__libc_init_array+0xc>
 8005596:	f855 3b04 	ldr.w	r3, [r5], #4
 800559a:	4798      	blx	r3
 800559c:	3601      	adds	r6, #1
 800559e:	e7f2      	b.n	8005586 <__libc_init_array+0x1e>
 80055a0:	0800840c 	.word	0x0800840c
 80055a4:	0800840c 	.word	0x0800840c
 80055a8:	0800840c 	.word	0x0800840c
 80055ac:	08008410 	.word	0x08008410

080055b0 <memset>:
 80055b0:	4402      	add	r2, r0
 80055b2:	4603      	mov	r3, r0
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d100      	bne.n	80055ba <memset+0xa>
 80055b8:	4770      	bx	lr
 80055ba:	f803 1b01 	strb.w	r1, [r3], #1
 80055be:	e7f9      	b.n	80055b4 <memset+0x4>

080055c0 <__cvt>:
 80055c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055c4:	ec55 4b10 	vmov	r4, r5, d0
 80055c8:	2d00      	cmp	r5, #0
 80055ca:	460e      	mov	r6, r1
 80055cc:	4619      	mov	r1, r3
 80055ce:	462b      	mov	r3, r5
 80055d0:	bfbb      	ittet	lt
 80055d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80055d6:	461d      	movlt	r5, r3
 80055d8:	2300      	movge	r3, #0
 80055da:	232d      	movlt	r3, #45	; 0x2d
 80055dc:	700b      	strb	r3, [r1, #0]
 80055de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80055e4:	4691      	mov	r9, r2
 80055e6:	f023 0820 	bic.w	r8, r3, #32
 80055ea:	bfbc      	itt	lt
 80055ec:	4622      	movlt	r2, r4
 80055ee:	4614      	movlt	r4, r2
 80055f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80055f4:	d005      	beq.n	8005602 <__cvt+0x42>
 80055f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80055fa:	d100      	bne.n	80055fe <__cvt+0x3e>
 80055fc:	3601      	adds	r6, #1
 80055fe:	2102      	movs	r1, #2
 8005600:	e000      	b.n	8005604 <__cvt+0x44>
 8005602:	2103      	movs	r1, #3
 8005604:	ab03      	add	r3, sp, #12
 8005606:	9301      	str	r3, [sp, #4]
 8005608:	ab02      	add	r3, sp, #8
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	ec45 4b10 	vmov	d0, r4, r5
 8005610:	4653      	mov	r3, sl
 8005612:	4632      	mov	r2, r6
 8005614:	f000 fccc 	bl	8005fb0 <_dtoa_r>
 8005618:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800561c:	4607      	mov	r7, r0
 800561e:	d102      	bne.n	8005626 <__cvt+0x66>
 8005620:	f019 0f01 	tst.w	r9, #1
 8005624:	d022      	beq.n	800566c <__cvt+0xac>
 8005626:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800562a:	eb07 0906 	add.w	r9, r7, r6
 800562e:	d110      	bne.n	8005652 <__cvt+0x92>
 8005630:	783b      	ldrb	r3, [r7, #0]
 8005632:	2b30      	cmp	r3, #48	; 0x30
 8005634:	d10a      	bne.n	800564c <__cvt+0x8c>
 8005636:	2200      	movs	r2, #0
 8005638:	2300      	movs	r3, #0
 800563a:	4620      	mov	r0, r4
 800563c:	4629      	mov	r1, r5
 800563e:	f7fb fa43 	bl	8000ac8 <__aeabi_dcmpeq>
 8005642:	b918      	cbnz	r0, 800564c <__cvt+0x8c>
 8005644:	f1c6 0601 	rsb	r6, r6, #1
 8005648:	f8ca 6000 	str.w	r6, [sl]
 800564c:	f8da 3000 	ldr.w	r3, [sl]
 8005650:	4499      	add	r9, r3
 8005652:	2200      	movs	r2, #0
 8005654:	2300      	movs	r3, #0
 8005656:	4620      	mov	r0, r4
 8005658:	4629      	mov	r1, r5
 800565a:	f7fb fa35 	bl	8000ac8 <__aeabi_dcmpeq>
 800565e:	b108      	cbz	r0, 8005664 <__cvt+0xa4>
 8005660:	f8cd 900c 	str.w	r9, [sp, #12]
 8005664:	2230      	movs	r2, #48	; 0x30
 8005666:	9b03      	ldr	r3, [sp, #12]
 8005668:	454b      	cmp	r3, r9
 800566a:	d307      	bcc.n	800567c <__cvt+0xbc>
 800566c:	9b03      	ldr	r3, [sp, #12]
 800566e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005670:	1bdb      	subs	r3, r3, r7
 8005672:	4638      	mov	r0, r7
 8005674:	6013      	str	r3, [r2, #0]
 8005676:	b004      	add	sp, #16
 8005678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800567c:	1c59      	adds	r1, r3, #1
 800567e:	9103      	str	r1, [sp, #12]
 8005680:	701a      	strb	r2, [r3, #0]
 8005682:	e7f0      	b.n	8005666 <__cvt+0xa6>

08005684 <__exponent>:
 8005684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005686:	4603      	mov	r3, r0
 8005688:	2900      	cmp	r1, #0
 800568a:	bfb8      	it	lt
 800568c:	4249      	neglt	r1, r1
 800568e:	f803 2b02 	strb.w	r2, [r3], #2
 8005692:	bfb4      	ite	lt
 8005694:	222d      	movlt	r2, #45	; 0x2d
 8005696:	222b      	movge	r2, #43	; 0x2b
 8005698:	2909      	cmp	r1, #9
 800569a:	7042      	strb	r2, [r0, #1]
 800569c:	dd2a      	ble.n	80056f4 <__exponent+0x70>
 800569e:	f10d 0407 	add.w	r4, sp, #7
 80056a2:	46a4      	mov	ip, r4
 80056a4:	270a      	movs	r7, #10
 80056a6:	46a6      	mov	lr, r4
 80056a8:	460a      	mov	r2, r1
 80056aa:	fb91 f6f7 	sdiv	r6, r1, r7
 80056ae:	fb07 1516 	mls	r5, r7, r6, r1
 80056b2:	3530      	adds	r5, #48	; 0x30
 80056b4:	2a63      	cmp	r2, #99	; 0x63
 80056b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80056ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80056be:	4631      	mov	r1, r6
 80056c0:	dcf1      	bgt.n	80056a6 <__exponent+0x22>
 80056c2:	3130      	adds	r1, #48	; 0x30
 80056c4:	f1ae 0502 	sub.w	r5, lr, #2
 80056c8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80056cc:	1c44      	adds	r4, r0, #1
 80056ce:	4629      	mov	r1, r5
 80056d0:	4561      	cmp	r1, ip
 80056d2:	d30a      	bcc.n	80056ea <__exponent+0x66>
 80056d4:	f10d 0209 	add.w	r2, sp, #9
 80056d8:	eba2 020e 	sub.w	r2, r2, lr
 80056dc:	4565      	cmp	r5, ip
 80056de:	bf88      	it	hi
 80056e0:	2200      	movhi	r2, #0
 80056e2:	4413      	add	r3, r2
 80056e4:	1a18      	subs	r0, r3, r0
 80056e6:	b003      	add	sp, #12
 80056e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056ee:	f804 2f01 	strb.w	r2, [r4, #1]!
 80056f2:	e7ed      	b.n	80056d0 <__exponent+0x4c>
 80056f4:	2330      	movs	r3, #48	; 0x30
 80056f6:	3130      	adds	r1, #48	; 0x30
 80056f8:	7083      	strb	r3, [r0, #2]
 80056fa:	70c1      	strb	r1, [r0, #3]
 80056fc:	1d03      	adds	r3, r0, #4
 80056fe:	e7f1      	b.n	80056e4 <__exponent+0x60>

08005700 <_printf_float>:
 8005700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005704:	ed2d 8b02 	vpush	{d8}
 8005708:	b08d      	sub	sp, #52	; 0x34
 800570a:	460c      	mov	r4, r1
 800570c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005710:	4616      	mov	r6, r2
 8005712:	461f      	mov	r7, r3
 8005714:	4605      	mov	r5, r0
 8005716:	f001 fb2f 	bl	8006d78 <_localeconv_r>
 800571a:	f8d0 a000 	ldr.w	sl, [r0]
 800571e:	4650      	mov	r0, sl
 8005720:	f7fa fd56 	bl	80001d0 <strlen>
 8005724:	2300      	movs	r3, #0
 8005726:	930a      	str	r3, [sp, #40]	; 0x28
 8005728:	6823      	ldr	r3, [r4, #0]
 800572a:	9305      	str	r3, [sp, #20]
 800572c:	f8d8 3000 	ldr.w	r3, [r8]
 8005730:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005734:	3307      	adds	r3, #7
 8005736:	f023 0307 	bic.w	r3, r3, #7
 800573a:	f103 0208 	add.w	r2, r3, #8
 800573e:	f8c8 2000 	str.w	r2, [r8]
 8005742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005746:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800574a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800574e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005752:	9307      	str	r3, [sp, #28]
 8005754:	f8cd 8018 	str.w	r8, [sp, #24]
 8005758:	ee08 0a10 	vmov	s16, r0
 800575c:	4b9f      	ldr	r3, [pc, #636]	; (80059dc <_printf_float+0x2dc>)
 800575e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005762:	f04f 32ff 	mov.w	r2, #4294967295
 8005766:	f7fb f9e1 	bl	8000b2c <__aeabi_dcmpun>
 800576a:	bb88      	cbnz	r0, 80057d0 <_printf_float+0xd0>
 800576c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005770:	4b9a      	ldr	r3, [pc, #616]	; (80059dc <_printf_float+0x2dc>)
 8005772:	f04f 32ff 	mov.w	r2, #4294967295
 8005776:	f7fb f9bb 	bl	8000af0 <__aeabi_dcmple>
 800577a:	bb48      	cbnz	r0, 80057d0 <_printf_float+0xd0>
 800577c:	2200      	movs	r2, #0
 800577e:	2300      	movs	r3, #0
 8005780:	4640      	mov	r0, r8
 8005782:	4649      	mov	r1, r9
 8005784:	f7fb f9aa 	bl	8000adc <__aeabi_dcmplt>
 8005788:	b110      	cbz	r0, 8005790 <_printf_float+0x90>
 800578a:	232d      	movs	r3, #45	; 0x2d
 800578c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005790:	4b93      	ldr	r3, [pc, #588]	; (80059e0 <_printf_float+0x2e0>)
 8005792:	4894      	ldr	r0, [pc, #592]	; (80059e4 <_printf_float+0x2e4>)
 8005794:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005798:	bf94      	ite	ls
 800579a:	4698      	movls	r8, r3
 800579c:	4680      	movhi	r8, r0
 800579e:	2303      	movs	r3, #3
 80057a0:	6123      	str	r3, [r4, #16]
 80057a2:	9b05      	ldr	r3, [sp, #20]
 80057a4:	f023 0204 	bic.w	r2, r3, #4
 80057a8:	6022      	str	r2, [r4, #0]
 80057aa:	f04f 0900 	mov.w	r9, #0
 80057ae:	9700      	str	r7, [sp, #0]
 80057b0:	4633      	mov	r3, r6
 80057b2:	aa0b      	add	r2, sp, #44	; 0x2c
 80057b4:	4621      	mov	r1, r4
 80057b6:	4628      	mov	r0, r5
 80057b8:	f000 f9d8 	bl	8005b6c <_printf_common>
 80057bc:	3001      	adds	r0, #1
 80057be:	f040 8090 	bne.w	80058e2 <_printf_float+0x1e2>
 80057c2:	f04f 30ff 	mov.w	r0, #4294967295
 80057c6:	b00d      	add	sp, #52	; 0x34
 80057c8:	ecbd 8b02 	vpop	{d8}
 80057cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057d0:	4642      	mov	r2, r8
 80057d2:	464b      	mov	r3, r9
 80057d4:	4640      	mov	r0, r8
 80057d6:	4649      	mov	r1, r9
 80057d8:	f7fb f9a8 	bl	8000b2c <__aeabi_dcmpun>
 80057dc:	b140      	cbz	r0, 80057f0 <_printf_float+0xf0>
 80057de:	464b      	mov	r3, r9
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	bfbc      	itt	lt
 80057e4:	232d      	movlt	r3, #45	; 0x2d
 80057e6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80057ea:	487f      	ldr	r0, [pc, #508]	; (80059e8 <_printf_float+0x2e8>)
 80057ec:	4b7f      	ldr	r3, [pc, #508]	; (80059ec <_printf_float+0x2ec>)
 80057ee:	e7d1      	b.n	8005794 <_printf_float+0x94>
 80057f0:	6863      	ldr	r3, [r4, #4]
 80057f2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80057f6:	9206      	str	r2, [sp, #24]
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	d13f      	bne.n	800587c <_printf_float+0x17c>
 80057fc:	2306      	movs	r3, #6
 80057fe:	6063      	str	r3, [r4, #4]
 8005800:	9b05      	ldr	r3, [sp, #20]
 8005802:	6861      	ldr	r1, [r4, #4]
 8005804:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005808:	2300      	movs	r3, #0
 800580a:	9303      	str	r3, [sp, #12]
 800580c:	ab0a      	add	r3, sp, #40	; 0x28
 800580e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005812:	ab09      	add	r3, sp, #36	; 0x24
 8005814:	ec49 8b10 	vmov	d0, r8, r9
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	6022      	str	r2, [r4, #0]
 800581c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005820:	4628      	mov	r0, r5
 8005822:	f7ff fecd 	bl	80055c0 <__cvt>
 8005826:	9b06      	ldr	r3, [sp, #24]
 8005828:	9909      	ldr	r1, [sp, #36]	; 0x24
 800582a:	2b47      	cmp	r3, #71	; 0x47
 800582c:	4680      	mov	r8, r0
 800582e:	d108      	bne.n	8005842 <_printf_float+0x142>
 8005830:	1cc8      	adds	r0, r1, #3
 8005832:	db02      	blt.n	800583a <_printf_float+0x13a>
 8005834:	6863      	ldr	r3, [r4, #4]
 8005836:	4299      	cmp	r1, r3
 8005838:	dd41      	ble.n	80058be <_printf_float+0x1be>
 800583a:	f1ab 0b02 	sub.w	fp, fp, #2
 800583e:	fa5f fb8b 	uxtb.w	fp, fp
 8005842:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005846:	d820      	bhi.n	800588a <_printf_float+0x18a>
 8005848:	3901      	subs	r1, #1
 800584a:	465a      	mov	r2, fp
 800584c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005850:	9109      	str	r1, [sp, #36]	; 0x24
 8005852:	f7ff ff17 	bl	8005684 <__exponent>
 8005856:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005858:	1813      	adds	r3, r2, r0
 800585a:	2a01      	cmp	r2, #1
 800585c:	4681      	mov	r9, r0
 800585e:	6123      	str	r3, [r4, #16]
 8005860:	dc02      	bgt.n	8005868 <_printf_float+0x168>
 8005862:	6822      	ldr	r2, [r4, #0]
 8005864:	07d2      	lsls	r2, r2, #31
 8005866:	d501      	bpl.n	800586c <_printf_float+0x16c>
 8005868:	3301      	adds	r3, #1
 800586a:	6123      	str	r3, [r4, #16]
 800586c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005870:	2b00      	cmp	r3, #0
 8005872:	d09c      	beq.n	80057ae <_printf_float+0xae>
 8005874:	232d      	movs	r3, #45	; 0x2d
 8005876:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800587a:	e798      	b.n	80057ae <_printf_float+0xae>
 800587c:	9a06      	ldr	r2, [sp, #24]
 800587e:	2a47      	cmp	r2, #71	; 0x47
 8005880:	d1be      	bne.n	8005800 <_printf_float+0x100>
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1bc      	bne.n	8005800 <_printf_float+0x100>
 8005886:	2301      	movs	r3, #1
 8005888:	e7b9      	b.n	80057fe <_printf_float+0xfe>
 800588a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800588e:	d118      	bne.n	80058c2 <_printf_float+0x1c2>
 8005890:	2900      	cmp	r1, #0
 8005892:	6863      	ldr	r3, [r4, #4]
 8005894:	dd0b      	ble.n	80058ae <_printf_float+0x1ae>
 8005896:	6121      	str	r1, [r4, #16]
 8005898:	b913      	cbnz	r3, 80058a0 <_printf_float+0x1a0>
 800589a:	6822      	ldr	r2, [r4, #0]
 800589c:	07d0      	lsls	r0, r2, #31
 800589e:	d502      	bpl.n	80058a6 <_printf_float+0x1a6>
 80058a0:	3301      	adds	r3, #1
 80058a2:	440b      	add	r3, r1
 80058a4:	6123      	str	r3, [r4, #16]
 80058a6:	65a1      	str	r1, [r4, #88]	; 0x58
 80058a8:	f04f 0900 	mov.w	r9, #0
 80058ac:	e7de      	b.n	800586c <_printf_float+0x16c>
 80058ae:	b913      	cbnz	r3, 80058b6 <_printf_float+0x1b6>
 80058b0:	6822      	ldr	r2, [r4, #0]
 80058b2:	07d2      	lsls	r2, r2, #31
 80058b4:	d501      	bpl.n	80058ba <_printf_float+0x1ba>
 80058b6:	3302      	adds	r3, #2
 80058b8:	e7f4      	b.n	80058a4 <_printf_float+0x1a4>
 80058ba:	2301      	movs	r3, #1
 80058bc:	e7f2      	b.n	80058a4 <_printf_float+0x1a4>
 80058be:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80058c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058c4:	4299      	cmp	r1, r3
 80058c6:	db05      	blt.n	80058d4 <_printf_float+0x1d4>
 80058c8:	6823      	ldr	r3, [r4, #0]
 80058ca:	6121      	str	r1, [r4, #16]
 80058cc:	07d8      	lsls	r0, r3, #31
 80058ce:	d5ea      	bpl.n	80058a6 <_printf_float+0x1a6>
 80058d0:	1c4b      	adds	r3, r1, #1
 80058d2:	e7e7      	b.n	80058a4 <_printf_float+0x1a4>
 80058d4:	2900      	cmp	r1, #0
 80058d6:	bfd4      	ite	le
 80058d8:	f1c1 0202 	rsble	r2, r1, #2
 80058dc:	2201      	movgt	r2, #1
 80058de:	4413      	add	r3, r2
 80058e0:	e7e0      	b.n	80058a4 <_printf_float+0x1a4>
 80058e2:	6823      	ldr	r3, [r4, #0]
 80058e4:	055a      	lsls	r2, r3, #21
 80058e6:	d407      	bmi.n	80058f8 <_printf_float+0x1f8>
 80058e8:	6923      	ldr	r3, [r4, #16]
 80058ea:	4642      	mov	r2, r8
 80058ec:	4631      	mov	r1, r6
 80058ee:	4628      	mov	r0, r5
 80058f0:	47b8      	blx	r7
 80058f2:	3001      	adds	r0, #1
 80058f4:	d12c      	bne.n	8005950 <_printf_float+0x250>
 80058f6:	e764      	b.n	80057c2 <_printf_float+0xc2>
 80058f8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80058fc:	f240 80e0 	bls.w	8005ac0 <_printf_float+0x3c0>
 8005900:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005904:	2200      	movs	r2, #0
 8005906:	2300      	movs	r3, #0
 8005908:	f7fb f8de 	bl	8000ac8 <__aeabi_dcmpeq>
 800590c:	2800      	cmp	r0, #0
 800590e:	d034      	beq.n	800597a <_printf_float+0x27a>
 8005910:	4a37      	ldr	r2, [pc, #220]	; (80059f0 <_printf_float+0x2f0>)
 8005912:	2301      	movs	r3, #1
 8005914:	4631      	mov	r1, r6
 8005916:	4628      	mov	r0, r5
 8005918:	47b8      	blx	r7
 800591a:	3001      	adds	r0, #1
 800591c:	f43f af51 	beq.w	80057c2 <_printf_float+0xc2>
 8005920:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005924:	429a      	cmp	r2, r3
 8005926:	db02      	blt.n	800592e <_printf_float+0x22e>
 8005928:	6823      	ldr	r3, [r4, #0]
 800592a:	07d8      	lsls	r0, r3, #31
 800592c:	d510      	bpl.n	8005950 <_printf_float+0x250>
 800592e:	ee18 3a10 	vmov	r3, s16
 8005932:	4652      	mov	r2, sl
 8005934:	4631      	mov	r1, r6
 8005936:	4628      	mov	r0, r5
 8005938:	47b8      	blx	r7
 800593a:	3001      	adds	r0, #1
 800593c:	f43f af41 	beq.w	80057c2 <_printf_float+0xc2>
 8005940:	f04f 0800 	mov.w	r8, #0
 8005944:	f104 091a 	add.w	r9, r4, #26
 8005948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800594a:	3b01      	subs	r3, #1
 800594c:	4543      	cmp	r3, r8
 800594e:	dc09      	bgt.n	8005964 <_printf_float+0x264>
 8005950:	6823      	ldr	r3, [r4, #0]
 8005952:	079b      	lsls	r3, r3, #30
 8005954:	f100 8105 	bmi.w	8005b62 <_printf_float+0x462>
 8005958:	68e0      	ldr	r0, [r4, #12]
 800595a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800595c:	4298      	cmp	r0, r3
 800595e:	bfb8      	it	lt
 8005960:	4618      	movlt	r0, r3
 8005962:	e730      	b.n	80057c6 <_printf_float+0xc6>
 8005964:	2301      	movs	r3, #1
 8005966:	464a      	mov	r2, r9
 8005968:	4631      	mov	r1, r6
 800596a:	4628      	mov	r0, r5
 800596c:	47b8      	blx	r7
 800596e:	3001      	adds	r0, #1
 8005970:	f43f af27 	beq.w	80057c2 <_printf_float+0xc2>
 8005974:	f108 0801 	add.w	r8, r8, #1
 8005978:	e7e6      	b.n	8005948 <_printf_float+0x248>
 800597a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800597c:	2b00      	cmp	r3, #0
 800597e:	dc39      	bgt.n	80059f4 <_printf_float+0x2f4>
 8005980:	4a1b      	ldr	r2, [pc, #108]	; (80059f0 <_printf_float+0x2f0>)
 8005982:	2301      	movs	r3, #1
 8005984:	4631      	mov	r1, r6
 8005986:	4628      	mov	r0, r5
 8005988:	47b8      	blx	r7
 800598a:	3001      	adds	r0, #1
 800598c:	f43f af19 	beq.w	80057c2 <_printf_float+0xc2>
 8005990:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005994:	4313      	orrs	r3, r2
 8005996:	d102      	bne.n	800599e <_printf_float+0x29e>
 8005998:	6823      	ldr	r3, [r4, #0]
 800599a:	07d9      	lsls	r1, r3, #31
 800599c:	d5d8      	bpl.n	8005950 <_printf_float+0x250>
 800599e:	ee18 3a10 	vmov	r3, s16
 80059a2:	4652      	mov	r2, sl
 80059a4:	4631      	mov	r1, r6
 80059a6:	4628      	mov	r0, r5
 80059a8:	47b8      	blx	r7
 80059aa:	3001      	adds	r0, #1
 80059ac:	f43f af09 	beq.w	80057c2 <_printf_float+0xc2>
 80059b0:	f04f 0900 	mov.w	r9, #0
 80059b4:	f104 0a1a 	add.w	sl, r4, #26
 80059b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059ba:	425b      	negs	r3, r3
 80059bc:	454b      	cmp	r3, r9
 80059be:	dc01      	bgt.n	80059c4 <_printf_float+0x2c4>
 80059c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059c2:	e792      	b.n	80058ea <_printf_float+0x1ea>
 80059c4:	2301      	movs	r3, #1
 80059c6:	4652      	mov	r2, sl
 80059c8:	4631      	mov	r1, r6
 80059ca:	4628      	mov	r0, r5
 80059cc:	47b8      	blx	r7
 80059ce:	3001      	adds	r0, #1
 80059d0:	f43f aef7 	beq.w	80057c2 <_printf_float+0xc2>
 80059d4:	f109 0901 	add.w	r9, r9, #1
 80059d8:	e7ee      	b.n	80059b8 <_printf_float+0x2b8>
 80059da:	bf00      	nop
 80059dc:	7fefffff 	.word	0x7fefffff
 80059e0:	0800802c 	.word	0x0800802c
 80059e4:	08008030 	.word	0x08008030
 80059e8:	08008038 	.word	0x08008038
 80059ec:	08008034 	.word	0x08008034
 80059f0:	0800803c 	.word	0x0800803c
 80059f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80059f8:	429a      	cmp	r2, r3
 80059fa:	bfa8      	it	ge
 80059fc:	461a      	movge	r2, r3
 80059fe:	2a00      	cmp	r2, #0
 8005a00:	4691      	mov	r9, r2
 8005a02:	dc37      	bgt.n	8005a74 <_printf_float+0x374>
 8005a04:	f04f 0b00 	mov.w	fp, #0
 8005a08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a0c:	f104 021a 	add.w	r2, r4, #26
 8005a10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005a12:	9305      	str	r3, [sp, #20]
 8005a14:	eba3 0309 	sub.w	r3, r3, r9
 8005a18:	455b      	cmp	r3, fp
 8005a1a:	dc33      	bgt.n	8005a84 <_printf_float+0x384>
 8005a1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a20:	429a      	cmp	r2, r3
 8005a22:	db3b      	blt.n	8005a9c <_printf_float+0x39c>
 8005a24:	6823      	ldr	r3, [r4, #0]
 8005a26:	07da      	lsls	r2, r3, #31
 8005a28:	d438      	bmi.n	8005a9c <_printf_float+0x39c>
 8005a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a2c:	9a05      	ldr	r2, [sp, #20]
 8005a2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a30:	1a9a      	subs	r2, r3, r2
 8005a32:	eba3 0901 	sub.w	r9, r3, r1
 8005a36:	4591      	cmp	r9, r2
 8005a38:	bfa8      	it	ge
 8005a3a:	4691      	movge	r9, r2
 8005a3c:	f1b9 0f00 	cmp.w	r9, #0
 8005a40:	dc35      	bgt.n	8005aae <_printf_float+0x3ae>
 8005a42:	f04f 0800 	mov.w	r8, #0
 8005a46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a4a:	f104 0a1a 	add.w	sl, r4, #26
 8005a4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a52:	1a9b      	subs	r3, r3, r2
 8005a54:	eba3 0309 	sub.w	r3, r3, r9
 8005a58:	4543      	cmp	r3, r8
 8005a5a:	f77f af79 	ble.w	8005950 <_printf_float+0x250>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	4652      	mov	r2, sl
 8005a62:	4631      	mov	r1, r6
 8005a64:	4628      	mov	r0, r5
 8005a66:	47b8      	blx	r7
 8005a68:	3001      	adds	r0, #1
 8005a6a:	f43f aeaa 	beq.w	80057c2 <_printf_float+0xc2>
 8005a6e:	f108 0801 	add.w	r8, r8, #1
 8005a72:	e7ec      	b.n	8005a4e <_printf_float+0x34e>
 8005a74:	4613      	mov	r3, r2
 8005a76:	4631      	mov	r1, r6
 8005a78:	4642      	mov	r2, r8
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	47b8      	blx	r7
 8005a7e:	3001      	adds	r0, #1
 8005a80:	d1c0      	bne.n	8005a04 <_printf_float+0x304>
 8005a82:	e69e      	b.n	80057c2 <_printf_float+0xc2>
 8005a84:	2301      	movs	r3, #1
 8005a86:	4631      	mov	r1, r6
 8005a88:	4628      	mov	r0, r5
 8005a8a:	9205      	str	r2, [sp, #20]
 8005a8c:	47b8      	blx	r7
 8005a8e:	3001      	adds	r0, #1
 8005a90:	f43f ae97 	beq.w	80057c2 <_printf_float+0xc2>
 8005a94:	9a05      	ldr	r2, [sp, #20]
 8005a96:	f10b 0b01 	add.w	fp, fp, #1
 8005a9a:	e7b9      	b.n	8005a10 <_printf_float+0x310>
 8005a9c:	ee18 3a10 	vmov	r3, s16
 8005aa0:	4652      	mov	r2, sl
 8005aa2:	4631      	mov	r1, r6
 8005aa4:	4628      	mov	r0, r5
 8005aa6:	47b8      	blx	r7
 8005aa8:	3001      	adds	r0, #1
 8005aaa:	d1be      	bne.n	8005a2a <_printf_float+0x32a>
 8005aac:	e689      	b.n	80057c2 <_printf_float+0xc2>
 8005aae:	9a05      	ldr	r2, [sp, #20]
 8005ab0:	464b      	mov	r3, r9
 8005ab2:	4442      	add	r2, r8
 8005ab4:	4631      	mov	r1, r6
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	47b8      	blx	r7
 8005aba:	3001      	adds	r0, #1
 8005abc:	d1c1      	bne.n	8005a42 <_printf_float+0x342>
 8005abe:	e680      	b.n	80057c2 <_printf_float+0xc2>
 8005ac0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ac2:	2a01      	cmp	r2, #1
 8005ac4:	dc01      	bgt.n	8005aca <_printf_float+0x3ca>
 8005ac6:	07db      	lsls	r3, r3, #31
 8005ac8:	d538      	bpl.n	8005b3c <_printf_float+0x43c>
 8005aca:	2301      	movs	r3, #1
 8005acc:	4642      	mov	r2, r8
 8005ace:	4631      	mov	r1, r6
 8005ad0:	4628      	mov	r0, r5
 8005ad2:	47b8      	blx	r7
 8005ad4:	3001      	adds	r0, #1
 8005ad6:	f43f ae74 	beq.w	80057c2 <_printf_float+0xc2>
 8005ada:	ee18 3a10 	vmov	r3, s16
 8005ade:	4652      	mov	r2, sl
 8005ae0:	4631      	mov	r1, r6
 8005ae2:	4628      	mov	r0, r5
 8005ae4:	47b8      	blx	r7
 8005ae6:	3001      	adds	r0, #1
 8005ae8:	f43f ae6b 	beq.w	80057c2 <_printf_float+0xc2>
 8005aec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005af0:	2200      	movs	r2, #0
 8005af2:	2300      	movs	r3, #0
 8005af4:	f7fa ffe8 	bl	8000ac8 <__aeabi_dcmpeq>
 8005af8:	b9d8      	cbnz	r0, 8005b32 <_printf_float+0x432>
 8005afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005afc:	f108 0201 	add.w	r2, r8, #1
 8005b00:	3b01      	subs	r3, #1
 8005b02:	4631      	mov	r1, r6
 8005b04:	4628      	mov	r0, r5
 8005b06:	47b8      	blx	r7
 8005b08:	3001      	adds	r0, #1
 8005b0a:	d10e      	bne.n	8005b2a <_printf_float+0x42a>
 8005b0c:	e659      	b.n	80057c2 <_printf_float+0xc2>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	4652      	mov	r2, sl
 8005b12:	4631      	mov	r1, r6
 8005b14:	4628      	mov	r0, r5
 8005b16:	47b8      	blx	r7
 8005b18:	3001      	adds	r0, #1
 8005b1a:	f43f ae52 	beq.w	80057c2 <_printf_float+0xc2>
 8005b1e:	f108 0801 	add.w	r8, r8, #1
 8005b22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b24:	3b01      	subs	r3, #1
 8005b26:	4543      	cmp	r3, r8
 8005b28:	dcf1      	bgt.n	8005b0e <_printf_float+0x40e>
 8005b2a:	464b      	mov	r3, r9
 8005b2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005b30:	e6dc      	b.n	80058ec <_printf_float+0x1ec>
 8005b32:	f04f 0800 	mov.w	r8, #0
 8005b36:	f104 0a1a 	add.w	sl, r4, #26
 8005b3a:	e7f2      	b.n	8005b22 <_printf_float+0x422>
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	4642      	mov	r2, r8
 8005b40:	e7df      	b.n	8005b02 <_printf_float+0x402>
 8005b42:	2301      	movs	r3, #1
 8005b44:	464a      	mov	r2, r9
 8005b46:	4631      	mov	r1, r6
 8005b48:	4628      	mov	r0, r5
 8005b4a:	47b8      	blx	r7
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	f43f ae38 	beq.w	80057c2 <_printf_float+0xc2>
 8005b52:	f108 0801 	add.w	r8, r8, #1
 8005b56:	68e3      	ldr	r3, [r4, #12]
 8005b58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b5a:	1a5b      	subs	r3, r3, r1
 8005b5c:	4543      	cmp	r3, r8
 8005b5e:	dcf0      	bgt.n	8005b42 <_printf_float+0x442>
 8005b60:	e6fa      	b.n	8005958 <_printf_float+0x258>
 8005b62:	f04f 0800 	mov.w	r8, #0
 8005b66:	f104 0919 	add.w	r9, r4, #25
 8005b6a:	e7f4      	b.n	8005b56 <_printf_float+0x456>

08005b6c <_printf_common>:
 8005b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b70:	4616      	mov	r6, r2
 8005b72:	4699      	mov	r9, r3
 8005b74:	688a      	ldr	r2, [r1, #8]
 8005b76:	690b      	ldr	r3, [r1, #16]
 8005b78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	bfb8      	it	lt
 8005b80:	4613      	movlt	r3, r2
 8005b82:	6033      	str	r3, [r6, #0]
 8005b84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b88:	4607      	mov	r7, r0
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	b10a      	cbz	r2, 8005b92 <_printf_common+0x26>
 8005b8e:	3301      	adds	r3, #1
 8005b90:	6033      	str	r3, [r6, #0]
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	0699      	lsls	r1, r3, #26
 8005b96:	bf42      	ittt	mi
 8005b98:	6833      	ldrmi	r3, [r6, #0]
 8005b9a:	3302      	addmi	r3, #2
 8005b9c:	6033      	strmi	r3, [r6, #0]
 8005b9e:	6825      	ldr	r5, [r4, #0]
 8005ba0:	f015 0506 	ands.w	r5, r5, #6
 8005ba4:	d106      	bne.n	8005bb4 <_printf_common+0x48>
 8005ba6:	f104 0a19 	add.w	sl, r4, #25
 8005baa:	68e3      	ldr	r3, [r4, #12]
 8005bac:	6832      	ldr	r2, [r6, #0]
 8005bae:	1a9b      	subs	r3, r3, r2
 8005bb0:	42ab      	cmp	r3, r5
 8005bb2:	dc26      	bgt.n	8005c02 <_printf_common+0x96>
 8005bb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005bb8:	1e13      	subs	r3, r2, #0
 8005bba:	6822      	ldr	r2, [r4, #0]
 8005bbc:	bf18      	it	ne
 8005bbe:	2301      	movne	r3, #1
 8005bc0:	0692      	lsls	r2, r2, #26
 8005bc2:	d42b      	bmi.n	8005c1c <_printf_common+0xb0>
 8005bc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005bc8:	4649      	mov	r1, r9
 8005bca:	4638      	mov	r0, r7
 8005bcc:	47c0      	blx	r8
 8005bce:	3001      	adds	r0, #1
 8005bd0:	d01e      	beq.n	8005c10 <_printf_common+0xa4>
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	68e5      	ldr	r5, [r4, #12]
 8005bd6:	6832      	ldr	r2, [r6, #0]
 8005bd8:	f003 0306 	and.w	r3, r3, #6
 8005bdc:	2b04      	cmp	r3, #4
 8005bde:	bf08      	it	eq
 8005be0:	1aad      	subeq	r5, r5, r2
 8005be2:	68a3      	ldr	r3, [r4, #8]
 8005be4:	6922      	ldr	r2, [r4, #16]
 8005be6:	bf0c      	ite	eq
 8005be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bec:	2500      	movne	r5, #0
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	bfc4      	itt	gt
 8005bf2:	1a9b      	subgt	r3, r3, r2
 8005bf4:	18ed      	addgt	r5, r5, r3
 8005bf6:	2600      	movs	r6, #0
 8005bf8:	341a      	adds	r4, #26
 8005bfa:	42b5      	cmp	r5, r6
 8005bfc:	d11a      	bne.n	8005c34 <_printf_common+0xc8>
 8005bfe:	2000      	movs	r0, #0
 8005c00:	e008      	b.n	8005c14 <_printf_common+0xa8>
 8005c02:	2301      	movs	r3, #1
 8005c04:	4652      	mov	r2, sl
 8005c06:	4649      	mov	r1, r9
 8005c08:	4638      	mov	r0, r7
 8005c0a:	47c0      	blx	r8
 8005c0c:	3001      	adds	r0, #1
 8005c0e:	d103      	bne.n	8005c18 <_printf_common+0xac>
 8005c10:	f04f 30ff 	mov.w	r0, #4294967295
 8005c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c18:	3501      	adds	r5, #1
 8005c1a:	e7c6      	b.n	8005baa <_printf_common+0x3e>
 8005c1c:	18e1      	adds	r1, r4, r3
 8005c1e:	1c5a      	adds	r2, r3, #1
 8005c20:	2030      	movs	r0, #48	; 0x30
 8005c22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c26:	4422      	add	r2, r4
 8005c28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c30:	3302      	adds	r3, #2
 8005c32:	e7c7      	b.n	8005bc4 <_printf_common+0x58>
 8005c34:	2301      	movs	r3, #1
 8005c36:	4622      	mov	r2, r4
 8005c38:	4649      	mov	r1, r9
 8005c3a:	4638      	mov	r0, r7
 8005c3c:	47c0      	blx	r8
 8005c3e:	3001      	adds	r0, #1
 8005c40:	d0e6      	beq.n	8005c10 <_printf_common+0xa4>
 8005c42:	3601      	adds	r6, #1
 8005c44:	e7d9      	b.n	8005bfa <_printf_common+0x8e>
	...

08005c48 <_printf_i>:
 8005c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c4c:	7e0f      	ldrb	r7, [r1, #24]
 8005c4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c50:	2f78      	cmp	r7, #120	; 0x78
 8005c52:	4691      	mov	r9, r2
 8005c54:	4680      	mov	r8, r0
 8005c56:	460c      	mov	r4, r1
 8005c58:	469a      	mov	sl, r3
 8005c5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c5e:	d807      	bhi.n	8005c70 <_printf_i+0x28>
 8005c60:	2f62      	cmp	r7, #98	; 0x62
 8005c62:	d80a      	bhi.n	8005c7a <_printf_i+0x32>
 8005c64:	2f00      	cmp	r7, #0
 8005c66:	f000 80d8 	beq.w	8005e1a <_printf_i+0x1d2>
 8005c6a:	2f58      	cmp	r7, #88	; 0x58
 8005c6c:	f000 80a3 	beq.w	8005db6 <_printf_i+0x16e>
 8005c70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c78:	e03a      	b.n	8005cf0 <_printf_i+0xa8>
 8005c7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c7e:	2b15      	cmp	r3, #21
 8005c80:	d8f6      	bhi.n	8005c70 <_printf_i+0x28>
 8005c82:	a101      	add	r1, pc, #4	; (adr r1, 8005c88 <_printf_i+0x40>)
 8005c84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c88:	08005ce1 	.word	0x08005ce1
 8005c8c:	08005cf5 	.word	0x08005cf5
 8005c90:	08005c71 	.word	0x08005c71
 8005c94:	08005c71 	.word	0x08005c71
 8005c98:	08005c71 	.word	0x08005c71
 8005c9c:	08005c71 	.word	0x08005c71
 8005ca0:	08005cf5 	.word	0x08005cf5
 8005ca4:	08005c71 	.word	0x08005c71
 8005ca8:	08005c71 	.word	0x08005c71
 8005cac:	08005c71 	.word	0x08005c71
 8005cb0:	08005c71 	.word	0x08005c71
 8005cb4:	08005e01 	.word	0x08005e01
 8005cb8:	08005d25 	.word	0x08005d25
 8005cbc:	08005de3 	.word	0x08005de3
 8005cc0:	08005c71 	.word	0x08005c71
 8005cc4:	08005c71 	.word	0x08005c71
 8005cc8:	08005e23 	.word	0x08005e23
 8005ccc:	08005c71 	.word	0x08005c71
 8005cd0:	08005d25 	.word	0x08005d25
 8005cd4:	08005c71 	.word	0x08005c71
 8005cd8:	08005c71 	.word	0x08005c71
 8005cdc:	08005deb 	.word	0x08005deb
 8005ce0:	682b      	ldr	r3, [r5, #0]
 8005ce2:	1d1a      	adds	r2, r3, #4
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	602a      	str	r2, [r5, #0]
 8005ce8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e0a3      	b.n	8005e3c <_printf_i+0x1f4>
 8005cf4:	6820      	ldr	r0, [r4, #0]
 8005cf6:	6829      	ldr	r1, [r5, #0]
 8005cf8:	0606      	lsls	r6, r0, #24
 8005cfa:	f101 0304 	add.w	r3, r1, #4
 8005cfe:	d50a      	bpl.n	8005d16 <_printf_i+0xce>
 8005d00:	680e      	ldr	r6, [r1, #0]
 8005d02:	602b      	str	r3, [r5, #0]
 8005d04:	2e00      	cmp	r6, #0
 8005d06:	da03      	bge.n	8005d10 <_printf_i+0xc8>
 8005d08:	232d      	movs	r3, #45	; 0x2d
 8005d0a:	4276      	negs	r6, r6
 8005d0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d10:	485e      	ldr	r0, [pc, #376]	; (8005e8c <_printf_i+0x244>)
 8005d12:	230a      	movs	r3, #10
 8005d14:	e019      	b.n	8005d4a <_printf_i+0x102>
 8005d16:	680e      	ldr	r6, [r1, #0]
 8005d18:	602b      	str	r3, [r5, #0]
 8005d1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d1e:	bf18      	it	ne
 8005d20:	b236      	sxthne	r6, r6
 8005d22:	e7ef      	b.n	8005d04 <_printf_i+0xbc>
 8005d24:	682b      	ldr	r3, [r5, #0]
 8005d26:	6820      	ldr	r0, [r4, #0]
 8005d28:	1d19      	adds	r1, r3, #4
 8005d2a:	6029      	str	r1, [r5, #0]
 8005d2c:	0601      	lsls	r1, r0, #24
 8005d2e:	d501      	bpl.n	8005d34 <_printf_i+0xec>
 8005d30:	681e      	ldr	r6, [r3, #0]
 8005d32:	e002      	b.n	8005d3a <_printf_i+0xf2>
 8005d34:	0646      	lsls	r6, r0, #25
 8005d36:	d5fb      	bpl.n	8005d30 <_printf_i+0xe8>
 8005d38:	881e      	ldrh	r6, [r3, #0]
 8005d3a:	4854      	ldr	r0, [pc, #336]	; (8005e8c <_printf_i+0x244>)
 8005d3c:	2f6f      	cmp	r7, #111	; 0x6f
 8005d3e:	bf0c      	ite	eq
 8005d40:	2308      	moveq	r3, #8
 8005d42:	230a      	movne	r3, #10
 8005d44:	2100      	movs	r1, #0
 8005d46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d4a:	6865      	ldr	r5, [r4, #4]
 8005d4c:	60a5      	str	r5, [r4, #8]
 8005d4e:	2d00      	cmp	r5, #0
 8005d50:	bfa2      	ittt	ge
 8005d52:	6821      	ldrge	r1, [r4, #0]
 8005d54:	f021 0104 	bicge.w	r1, r1, #4
 8005d58:	6021      	strge	r1, [r4, #0]
 8005d5a:	b90e      	cbnz	r6, 8005d60 <_printf_i+0x118>
 8005d5c:	2d00      	cmp	r5, #0
 8005d5e:	d04d      	beq.n	8005dfc <_printf_i+0x1b4>
 8005d60:	4615      	mov	r5, r2
 8005d62:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d66:	fb03 6711 	mls	r7, r3, r1, r6
 8005d6a:	5dc7      	ldrb	r7, [r0, r7]
 8005d6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d70:	4637      	mov	r7, r6
 8005d72:	42bb      	cmp	r3, r7
 8005d74:	460e      	mov	r6, r1
 8005d76:	d9f4      	bls.n	8005d62 <_printf_i+0x11a>
 8005d78:	2b08      	cmp	r3, #8
 8005d7a:	d10b      	bne.n	8005d94 <_printf_i+0x14c>
 8005d7c:	6823      	ldr	r3, [r4, #0]
 8005d7e:	07de      	lsls	r6, r3, #31
 8005d80:	d508      	bpl.n	8005d94 <_printf_i+0x14c>
 8005d82:	6923      	ldr	r3, [r4, #16]
 8005d84:	6861      	ldr	r1, [r4, #4]
 8005d86:	4299      	cmp	r1, r3
 8005d88:	bfde      	ittt	le
 8005d8a:	2330      	movle	r3, #48	; 0x30
 8005d8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005d94:	1b52      	subs	r2, r2, r5
 8005d96:	6122      	str	r2, [r4, #16]
 8005d98:	f8cd a000 	str.w	sl, [sp]
 8005d9c:	464b      	mov	r3, r9
 8005d9e:	aa03      	add	r2, sp, #12
 8005da0:	4621      	mov	r1, r4
 8005da2:	4640      	mov	r0, r8
 8005da4:	f7ff fee2 	bl	8005b6c <_printf_common>
 8005da8:	3001      	adds	r0, #1
 8005daa:	d14c      	bne.n	8005e46 <_printf_i+0x1fe>
 8005dac:	f04f 30ff 	mov.w	r0, #4294967295
 8005db0:	b004      	add	sp, #16
 8005db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db6:	4835      	ldr	r0, [pc, #212]	; (8005e8c <_printf_i+0x244>)
 8005db8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005dbc:	6829      	ldr	r1, [r5, #0]
 8005dbe:	6823      	ldr	r3, [r4, #0]
 8005dc0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005dc4:	6029      	str	r1, [r5, #0]
 8005dc6:	061d      	lsls	r5, r3, #24
 8005dc8:	d514      	bpl.n	8005df4 <_printf_i+0x1ac>
 8005dca:	07df      	lsls	r7, r3, #31
 8005dcc:	bf44      	itt	mi
 8005dce:	f043 0320 	orrmi.w	r3, r3, #32
 8005dd2:	6023      	strmi	r3, [r4, #0]
 8005dd4:	b91e      	cbnz	r6, 8005dde <_printf_i+0x196>
 8005dd6:	6823      	ldr	r3, [r4, #0]
 8005dd8:	f023 0320 	bic.w	r3, r3, #32
 8005ddc:	6023      	str	r3, [r4, #0]
 8005dde:	2310      	movs	r3, #16
 8005de0:	e7b0      	b.n	8005d44 <_printf_i+0xfc>
 8005de2:	6823      	ldr	r3, [r4, #0]
 8005de4:	f043 0320 	orr.w	r3, r3, #32
 8005de8:	6023      	str	r3, [r4, #0]
 8005dea:	2378      	movs	r3, #120	; 0x78
 8005dec:	4828      	ldr	r0, [pc, #160]	; (8005e90 <_printf_i+0x248>)
 8005dee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005df2:	e7e3      	b.n	8005dbc <_printf_i+0x174>
 8005df4:	0659      	lsls	r1, r3, #25
 8005df6:	bf48      	it	mi
 8005df8:	b2b6      	uxthmi	r6, r6
 8005dfa:	e7e6      	b.n	8005dca <_printf_i+0x182>
 8005dfc:	4615      	mov	r5, r2
 8005dfe:	e7bb      	b.n	8005d78 <_printf_i+0x130>
 8005e00:	682b      	ldr	r3, [r5, #0]
 8005e02:	6826      	ldr	r6, [r4, #0]
 8005e04:	6961      	ldr	r1, [r4, #20]
 8005e06:	1d18      	adds	r0, r3, #4
 8005e08:	6028      	str	r0, [r5, #0]
 8005e0a:	0635      	lsls	r5, r6, #24
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	d501      	bpl.n	8005e14 <_printf_i+0x1cc>
 8005e10:	6019      	str	r1, [r3, #0]
 8005e12:	e002      	b.n	8005e1a <_printf_i+0x1d2>
 8005e14:	0670      	lsls	r0, r6, #25
 8005e16:	d5fb      	bpl.n	8005e10 <_printf_i+0x1c8>
 8005e18:	8019      	strh	r1, [r3, #0]
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	6123      	str	r3, [r4, #16]
 8005e1e:	4615      	mov	r5, r2
 8005e20:	e7ba      	b.n	8005d98 <_printf_i+0x150>
 8005e22:	682b      	ldr	r3, [r5, #0]
 8005e24:	1d1a      	adds	r2, r3, #4
 8005e26:	602a      	str	r2, [r5, #0]
 8005e28:	681d      	ldr	r5, [r3, #0]
 8005e2a:	6862      	ldr	r2, [r4, #4]
 8005e2c:	2100      	movs	r1, #0
 8005e2e:	4628      	mov	r0, r5
 8005e30:	f7fa f9d6 	bl	80001e0 <memchr>
 8005e34:	b108      	cbz	r0, 8005e3a <_printf_i+0x1f2>
 8005e36:	1b40      	subs	r0, r0, r5
 8005e38:	6060      	str	r0, [r4, #4]
 8005e3a:	6863      	ldr	r3, [r4, #4]
 8005e3c:	6123      	str	r3, [r4, #16]
 8005e3e:	2300      	movs	r3, #0
 8005e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e44:	e7a8      	b.n	8005d98 <_printf_i+0x150>
 8005e46:	6923      	ldr	r3, [r4, #16]
 8005e48:	462a      	mov	r2, r5
 8005e4a:	4649      	mov	r1, r9
 8005e4c:	4640      	mov	r0, r8
 8005e4e:	47d0      	blx	sl
 8005e50:	3001      	adds	r0, #1
 8005e52:	d0ab      	beq.n	8005dac <_printf_i+0x164>
 8005e54:	6823      	ldr	r3, [r4, #0]
 8005e56:	079b      	lsls	r3, r3, #30
 8005e58:	d413      	bmi.n	8005e82 <_printf_i+0x23a>
 8005e5a:	68e0      	ldr	r0, [r4, #12]
 8005e5c:	9b03      	ldr	r3, [sp, #12]
 8005e5e:	4298      	cmp	r0, r3
 8005e60:	bfb8      	it	lt
 8005e62:	4618      	movlt	r0, r3
 8005e64:	e7a4      	b.n	8005db0 <_printf_i+0x168>
 8005e66:	2301      	movs	r3, #1
 8005e68:	4632      	mov	r2, r6
 8005e6a:	4649      	mov	r1, r9
 8005e6c:	4640      	mov	r0, r8
 8005e6e:	47d0      	blx	sl
 8005e70:	3001      	adds	r0, #1
 8005e72:	d09b      	beq.n	8005dac <_printf_i+0x164>
 8005e74:	3501      	adds	r5, #1
 8005e76:	68e3      	ldr	r3, [r4, #12]
 8005e78:	9903      	ldr	r1, [sp, #12]
 8005e7a:	1a5b      	subs	r3, r3, r1
 8005e7c:	42ab      	cmp	r3, r5
 8005e7e:	dcf2      	bgt.n	8005e66 <_printf_i+0x21e>
 8005e80:	e7eb      	b.n	8005e5a <_printf_i+0x212>
 8005e82:	2500      	movs	r5, #0
 8005e84:	f104 0619 	add.w	r6, r4, #25
 8005e88:	e7f5      	b.n	8005e76 <_printf_i+0x22e>
 8005e8a:	bf00      	nop
 8005e8c:	0800803e 	.word	0x0800803e
 8005e90:	0800804f 	.word	0x0800804f

08005e94 <quorem>:
 8005e94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e98:	6903      	ldr	r3, [r0, #16]
 8005e9a:	690c      	ldr	r4, [r1, #16]
 8005e9c:	42a3      	cmp	r3, r4
 8005e9e:	4607      	mov	r7, r0
 8005ea0:	f2c0 8081 	blt.w	8005fa6 <quorem+0x112>
 8005ea4:	3c01      	subs	r4, #1
 8005ea6:	f101 0814 	add.w	r8, r1, #20
 8005eaa:	f100 0514 	add.w	r5, r0, #20
 8005eae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005eb2:	9301      	str	r3, [sp, #4]
 8005eb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005eb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005ec4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ec8:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ecc:	d331      	bcc.n	8005f32 <quorem+0x9e>
 8005ece:	f04f 0e00 	mov.w	lr, #0
 8005ed2:	4640      	mov	r0, r8
 8005ed4:	46ac      	mov	ip, r5
 8005ed6:	46f2      	mov	sl, lr
 8005ed8:	f850 2b04 	ldr.w	r2, [r0], #4
 8005edc:	b293      	uxth	r3, r2
 8005ede:	fb06 e303 	mla	r3, r6, r3, lr
 8005ee2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	ebaa 0303 	sub.w	r3, sl, r3
 8005eec:	f8dc a000 	ldr.w	sl, [ip]
 8005ef0:	0c12      	lsrs	r2, r2, #16
 8005ef2:	fa13 f38a 	uxtah	r3, r3, sl
 8005ef6:	fb06 e202 	mla	r2, r6, r2, lr
 8005efa:	9300      	str	r3, [sp, #0]
 8005efc:	9b00      	ldr	r3, [sp, #0]
 8005efe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f02:	b292      	uxth	r2, r2
 8005f04:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005f08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f0c:	f8bd 3000 	ldrh.w	r3, [sp]
 8005f10:	4581      	cmp	r9, r0
 8005f12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f16:	f84c 3b04 	str.w	r3, [ip], #4
 8005f1a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005f1e:	d2db      	bcs.n	8005ed8 <quorem+0x44>
 8005f20:	f855 300b 	ldr.w	r3, [r5, fp]
 8005f24:	b92b      	cbnz	r3, 8005f32 <quorem+0x9e>
 8005f26:	9b01      	ldr	r3, [sp, #4]
 8005f28:	3b04      	subs	r3, #4
 8005f2a:	429d      	cmp	r5, r3
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	d32e      	bcc.n	8005f8e <quorem+0xfa>
 8005f30:	613c      	str	r4, [r7, #16]
 8005f32:	4638      	mov	r0, r7
 8005f34:	f001 f9c0 	bl	80072b8 <__mcmp>
 8005f38:	2800      	cmp	r0, #0
 8005f3a:	db24      	blt.n	8005f86 <quorem+0xf2>
 8005f3c:	3601      	adds	r6, #1
 8005f3e:	4628      	mov	r0, r5
 8005f40:	f04f 0c00 	mov.w	ip, #0
 8005f44:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f48:	f8d0 e000 	ldr.w	lr, [r0]
 8005f4c:	b293      	uxth	r3, r2
 8005f4e:	ebac 0303 	sub.w	r3, ip, r3
 8005f52:	0c12      	lsrs	r2, r2, #16
 8005f54:	fa13 f38e 	uxtah	r3, r3, lr
 8005f58:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005f5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f66:	45c1      	cmp	r9, r8
 8005f68:	f840 3b04 	str.w	r3, [r0], #4
 8005f6c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005f70:	d2e8      	bcs.n	8005f44 <quorem+0xb0>
 8005f72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f7a:	b922      	cbnz	r2, 8005f86 <quorem+0xf2>
 8005f7c:	3b04      	subs	r3, #4
 8005f7e:	429d      	cmp	r5, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	d30a      	bcc.n	8005f9a <quorem+0x106>
 8005f84:	613c      	str	r4, [r7, #16]
 8005f86:	4630      	mov	r0, r6
 8005f88:	b003      	add	sp, #12
 8005f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f8e:	6812      	ldr	r2, [r2, #0]
 8005f90:	3b04      	subs	r3, #4
 8005f92:	2a00      	cmp	r2, #0
 8005f94:	d1cc      	bne.n	8005f30 <quorem+0x9c>
 8005f96:	3c01      	subs	r4, #1
 8005f98:	e7c7      	b.n	8005f2a <quorem+0x96>
 8005f9a:	6812      	ldr	r2, [r2, #0]
 8005f9c:	3b04      	subs	r3, #4
 8005f9e:	2a00      	cmp	r2, #0
 8005fa0:	d1f0      	bne.n	8005f84 <quorem+0xf0>
 8005fa2:	3c01      	subs	r4, #1
 8005fa4:	e7eb      	b.n	8005f7e <quorem+0xea>
 8005fa6:	2000      	movs	r0, #0
 8005fa8:	e7ee      	b.n	8005f88 <quorem+0xf4>
 8005faa:	0000      	movs	r0, r0
 8005fac:	0000      	movs	r0, r0
	...

08005fb0 <_dtoa_r>:
 8005fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb4:	ed2d 8b04 	vpush	{d8-d9}
 8005fb8:	ec57 6b10 	vmov	r6, r7, d0
 8005fbc:	b093      	sub	sp, #76	; 0x4c
 8005fbe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005fc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005fc4:	9106      	str	r1, [sp, #24]
 8005fc6:	ee10 aa10 	vmov	sl, s0
 8005fca:	4604      	mov	r4, r0
 8005fcc:	9209      	str	r2, [sp, #36]	; 0x24
 8005fce:	930c      	str	r3, [sp, #48]	; 0x30
 8005fd0:	46bb      	mov	fp, r7
 8005fd2:	b975      	cbnz	r5, 8005ff2 <_dtoa_r+0x42>
 8005fd4:	2010      	movs	r0, #16
 8005fd6:	f000 fed7 	bl	8006d88 <malloc>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	6260      	str	r0, [r4, #36]	; 0x24
 8005fde:	b920      	cbnz	r0, 8005fea <_dtoa_r+0x3a>
 8005fe0:	4ba7      	ldr	r3, [pc, #668]	; (8006280 <_dtoa_r+0x2d0>)
 8005fe2:	21ea      	movs	r1, #234	; 0xea
 8005fe4:	48a7      	ldr	r0, [pc, #668]	; (8006284 <_dtoa_r+0x2d4>)
 8005fe6:	f001 fddf 	bl	8007ba8 <__assert_func>
 8005fea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005fee:	6005      	str	r5, [r0, #0]
 8005ff0:	60c5      	str	r5, [r0, #12]
 8005ff2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ff4:	6819      	ldr	r1, [r3, #0]
 8005ff6:	b151      	cbz	r1, 800600e <_dtoa_r+0x5e>
 8005ff8:	685a      	ldr	r2, [r3, #4]
 8005ffa:	604a      	str	r2, [r1, #4]
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	4093      	lsls	r3, r2
 8006000:	608b      	str	r3, [r1, #8]
 8006002:	4620      	mov	r0, r4
 8006004:	f000 ff16 	bl	8006e34 <_Bfree>
 8006008:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800600a:	2200      	movs	r2, #0
 800600c:	601a      	str	r2, [r3, #0]
 800600e:	1e3b      	subs	r3, r7, #0
 8006010:	bfaa      	itet	ge
 8006012:	2300      	movge	r3, #0
 8006014:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006018:	f8c8 3000 	strge.w	r3, [r8]
 800601c:	4b9a      	ldr	r3, [pc, #616]	; (8006288 <_dtoa_r+0x2d8>)
 800601e:	bfbc      	itt	lt
 8006020:	2201      	movlt	r2, #1
 8006022:	f8c8 2000 	strlt.w	r2, [r8]
 8006026:	ea33 030b 	bics.w	r3, r3, fp
 800602a:	d11b      	bne.n	8006064 <_dtoa_r+0xb4>
 800602c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800602e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006032:	6013      	str	r3, [r2, #0]
 8006034:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006038:	4333      	orrs	r3, r6
 800603a:	f000 8592 	beq.w	8006b62 <_dtoa_r+0xbb2>
 800603e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006040:	b963      	cbnz	r3, 800605c <_dtoa_r+0xac>
 8006042:	4b92      	ldr	r3, [pc, #584]	; (800628c <_dtoa_r+0x2dc>)
 8006044:	e022      	b.n	800608c <_dtoa_r+0xdc>
 8006046:	4b92      	ldr	r3, [pc, #584]	; (8006290 <_dtoa_r+0x2e0>)
 8006048:	9301      	str	r3, [sp, #4]
 800604a:	3308      	adds	r3, #8
 800604c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800604e:	6013      	str	r3, [r2, #0]
 8006050:	9801      	ldr	r0, [sp, #4]
 8006052:	b013      	add	sp, #76	; 0x4c
 8006054:	ecbd 8b04 	vpop	{d8-d9}
 8006058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800605c:	4b8b      	ldr	r3, [pc, #556]	; (800628c <_dtoa_r+0x2dc>)
 800605e:	9301      	str	r3, [sp, #4]
 8006060:	3303      	adds	r3, #3
 8006062:	e7f3      	b.n	800604c <_dtoa_r+0x9c>
 8006064:	2200      	movs	r2, #0
 8006066:	2300      	movs	r3, #0
 8006068:	4650      	mov	r0, sl
 800606a:	4659      	mov	r1, fp
 800606c:	f7fa fd2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006070:	ec4b ab19 	vmov	d9, sl, fp
 8006074:	4680      	mov	r8, r0
 8006076:	b158      	cbz	r0, 8006090 <_dtoa_r+0xe0>
 8006078:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800607a:	2301      	movs	r3, #1
 800607c:	6013      	str	r3, [r2, #0]
 800607e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006080:	2b00      	cmp	r3, #0
 8006082:	f000 856b 	beq.w	8006b5c <_dtoa_r+0xbac>
 8006086:	4883      	ldr	r0, [pc, #524]	; (8006294 <_dtoa_r+0x2e4>)
 8006088:	6018      	str	r0, [r3, #0]
 800608a:	1e43      	subs	r3, r0, #1
 800608c:	9301      	str	r3, [sp, #4]
 800608e:	e7df      	b.n	8006050 <_dtoa_r+0xa0>
 8006090:	ec4b ab10 	vmov	d0, sl, fp
 8006094:	aa10      	add	r2, sp, #64	; 0x40
 8006096:	a911      	add	r1, sp, #68	; 0x44
 8006098:	4620      	mov	r0, r4
 800609a:	f001 f9b3 	bl	8007404 <__d2b>
 800609e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80060a2:	ee08 0a10 	vmov	s16, r0
 80060a6:	2d00      	cmp	r5, #0
 80060a8:	f000 8084 	beq.w	80061b4 <_dtoa_r+0x204>
 80060ac:	ee19 3a90 	vmov	r3, s19
 80060b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060b4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80060b8:	4656      	mov	r6, sl
 80060ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80060be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80060c2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80060c6:	4b74      	ldr	r3, [pc, #464]	; (8006298 <_dtoa_r+0x2e8>)
 80060c8:	2200      	movs	r2, #0
 80060ca:	4630      	mov	r0, r6
 80060cc:	4639      	mov	r1, r7
 80060ce:	f7fa f8db 	bl	8000288 <__aeabi_dsub>
 80060d2:	a365      	add	r3, pc, #404	; (adr r3, 8006268 <_dtoa_r+0x2b8>)
 80060d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d8:	f7fa fa8e 	bl	80005f8 <__aeabi_dmul>
 80060dc:	a364      	add	r3, pc, #400	; (adr r3, 8006270 <_dtoa_r+0x2c0>)
 80060de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e2:	f7fa f8d3 	bl	800028c <__adddf3>
 80060e6:	4606      	mov	r6, r0
 80060e8:	4628      	mov	r0, r5
 80060ea:	460f      	mov	r7, r1
 80060ec:	f7fa fa1a 	bl	8000524 <__aeabi_i2d>
 80060f0:	a361      	add	r3, pc, #388	; (adr r3, 8006278 <_dtoa_r+0x2c8>)
 80060f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f6:	f7fa fa7f 	bl	80005f8 <__aeabi_dmul>
 80060fa:	4602      	mov	r2, r0
 80060fc:	460b      	mov	r3, r1
 80060fe:	4630      	mov	r0, r6
 8006100:	4639      	mov	r1, r7
 8006102:	f7fa f8c3 	bl	800028c <__adddf3>
 8006106:	4606      	mov	r6, r0
 8006108:	460f      	mov	r7, r1
 800610a:	f7fa fd25 	bl	8000b58 <__aeabi_d2iz>
 800610e:	2200      	movs	r2, #0
 8006110:	9000      	str	r0, [sp, #0]
 8006112:	2300      	movs	r3, #0
 8006114:	4630      	mov	r0, r6
 8006116:	4639      	mov	r1, r7
 8006118:	f7fa fce0 	bl	8000adc <__aeabi_dcmplt>
 800611c:	b150      	cbz	r0, 8006134 <_dtoa_r+0x184>
 800611e:	9800      	ldr	r0, [sp, #0]
 8006120:	f7fa fa00 	bl	8000524 <__aeabi_i2d>
 8006124:	4632      	mov	r2, r6
 8006126:	463b      	mov	r3, r7
 8006128:	f7fa fcce 	bl	8000ac8 <__aeabi_dcmpeq>
 800612c:	b910      	cbnz	r0, 8006134 <_dtoa_r+0x184>
 800612e:	9b00      	ldr	r3, [sp, #0]
 8006130:	3b01      	subs	r3, #1
 8006132:	9300      	str	r3, [sp, #0]
 8006134:	9b00      	ldr	r3, [sp, #0]
 8006136:	2b16      	cmp	r3, #22
 8006138:	d85a      	bhi.n	80061f0 <_dtoa_r+0x240>
 800613a:	9a00      	ldr	r2, [sp, #0]
 800613c:	4b57      	ldr	r3, [pc, #348]	; (800629c <_dtoa_r+0x2ec>)
 800613e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006146:	ec51 0b19 	vmov	r0, r1, d9
 800614a:	f7fa fcc7 	bl	8000adc <__aeabi_dcmplt>
 800614e:	2800      	cmp	r0, #0
 8006150:	d050      	beq.n	80061f4 <_dtoa_r+0x244>
 8006152:	9b00      	ldr	r3, [sp, #0]
 8006154:	3b01      	subs	r3, #1
 8006156:	9300      	str	r3, [sp, #0]
 8006158:	2300      	movs	r3, #0
 800615a:	930b      	str	r3, [sp, #44]	; 0x2c
 800615c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800615e:	1b5d      	subs	r5, r3, r5
 8006160:	1e6b      	subs	r3, r5, #1
 8006162:	9305      	str	r3, [sp, #20]
 8006164:	bf45      	ittet	mi
 8006166:	f1c5 0301 	rsbmi	r3, r5, #1
 800616a:	9304      	strmi	r3, [sp, #16]
 800616c:	2300      	movpl	r3, #0
 800616e:	2300      	movmi	r3, #0
 8006170:	bf4c      	ite	mi
 8006172:	9305      	strmi	r3, [sp, #20]
 8006174:	9304      	strpl	r3, [sp, #16]
 8006176:	9b00      	ldr	r3, [sp, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	db3d      	blt.n	80061f8 <_dtoa_r+0x248>
 800617c:	9b05      	ldr	r3, [sp, #20]
 800617e:	9a00      	ldr	r2, [sp, #0]
 8006180:	920a      	str	r2, [sp, #40]	; 0x28
 8006182:	4413      	add	r3, r2
 8006184:	9305      	str	r3, [sp, #20]
 8006186:	2300      	movs	r3, #0
 8006188:	9307      	str	r3, [sp, #28]
 800618a:	9b06      	ldr	r3, [sp, #24]
 800618c:	2b09      	cmp	r3, #9
 800618e:	f200 8089 	bhi.w	80062a4 <_dtoa_r+0x2f4>
 8006192:	2b05      	cmp	r3, #5
 8006194:	bfc4      	itt	gt
 8006196:	3b04      	subgt	r3, #4
 8006198:	9306      	strgt	r3, [sp, #24]
 800619a:	9b06      	ldr	r3, [sp, #24]
 800619c:	f1a3 0302 	sub.w	r3, r3, #2
 80061a0:	bfcc      	ite	gt
 80061a2:	2500      	movgt	r5, #0
 80061a4:	2501      	movle	r5, #1
 80061a6:	2b03      	cmp	r3, #3
 80061a8:	f200 8087 	bhi.w	80062ba <_dtoa_r+0x30a>
 80061ac:	e8df f003 	tbb	[pc, r3]
 80061b0:	59383a2d 	.word	0x59383a2d
 80061b4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80061b8:	441d      	add	r5, r3
 80061ba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80061be:	2b20      	cmp	r3, #32
 80061c0:	bfc1      	itttt	gt
 80061c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80061c6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80061ca:	fa0b f303 	lslgt.w	r3, fp, r3
 80061ce:	fa26 f000 	lsrgt.w	r0, r6, r0
 80061d2:	bfda      	itte	le
 80061d4:	f1c3 0320 	rsble	r3, r3, #32
 80061d8:	fa06 f003 	lslle.w	r0, r6, r3
 80061dc:	4318      	orrgt	r0, r3
 80061de:	f7fa f991 	bl	8000504 <__aeabi_ui2d>
 80061e2:	2301      	movs	r3, #1
 80061e4:	4606      	mov	r6, r0
 80061e6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80061ea:	3d01      	subs	r5, #1
 80061ec:	930e      	str	r3, [sp, #56]	; 0x38
 80061ee:	e76a      	b.n	80060c6 <_dtoa_r+0x116>
 80061f0:	2301      	movs	r3, #1
 80061f2:	e7b2      	b.n	800615a <_dtoa_r+0x1aa>
 80061f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80061f6:	e7b1      	b.n	800615c <_dtoa_r+0x1ac>
 80061f8:	9b04      	ldr	r3, [sp, #16]
 80061fa:	9a00      	ldr	r2, [sp, #0]
 80061fc:	1a9b      	subs	r3, r3, r2
 80061fe:	9304      	str	r3, [sp, #16]
 8006200:	4253      	negs	r3, r2
 8006202:	9307      	str	r3, [sp, #28]
 8006204:	2300      	movs	r3, #0
 8006206:	930a      	str	r3, [sp, #40]	; 0x28
 8006208:	e7bf      	b.n	800618a <_dtoa_r+0x1da>
 800620a:	2300      	movs	r3, #0
 800620c:	9308      	str	r3, [sp, #32]
 800620e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006210:	2b00      	cmp	r3, #0
 8006212:	dc55      	bgt.n	80062c0 <_dtoa_r+0x310>
 8006214:	2301      	movs	r3, #1
 8006216:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800621a:	461a      	mov	r2, r3
 800621c:	9209      	str	r2, [sp, #36]	; 0x24
 800621e:	e00c      	b.n	800623a <_dtoa_r+0x28a>
 8006220:	2301      	movs	r3, #1
 8006222:	e7f3      	b.n	800620c <_dtoa_r+0x25c>
 8006224:	2300      	movs	r3, #0
 8006226:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006228:	9308      	str	r3, [sp, #32]
 800622a:	9b00      	ldr	r3, [sp, #0]
 800622c:	4413      	add	r3, r2
 800622e:	9302      	str	r3, [sp, #8]
 8006230:	3301      	adds	r3, #1
 8006232:	2b01      	cmp	r3, #1
 8006234:	9303      	str	r3, [sp, #12]
 8006236:	bfb8      	it	lt
 8006238:	2301      	movlt	r3, #1
 800623a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800623c:	2200      	movs	r2, #0
 800623e:	6042      	str	r2, [r0, #4]
 8006240:	2204      	movs	r2, #4
 8006242:	f102 0614 	add.w	r6, r2, #20
 8006246:	429e      	cmp	r6, r3
 8006248:	6841      	ldr	r1, [r0, #4]
 800624a:	d93d      	bls.n	80062c8 <_dtoa_r+0x318>
 800624c:	4620      	mov	r0, r4
 800624e:	f000 fdb1 	bl	8006db4 <_Balloc>
 8006252:	9001      	str	r0, [sp, #4]
 8006254:	2800      	cmp	r0, #0
 8006256:	d13b      	bne.n	80062d0 <_dtoa_r+0x320>
 8006258:	4b11      	ldr	r3, [pc, #68]	; (80062a0 <_dtoa_r+0x2f0>)
 800625a:	4602      	mov	r2, r0
 800625c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006260:	e6c0      	b.n	8005fe4 <_dtoa_r+0x34>
 8006262:	2301      	movs	r3, #1
 8006264:	e7df      	b.n	8006226 <_dtoa_r+0x276>
 8006266:	bf00      	nop
 8006268:	636f4361 	.word	0x636f4361
 800626c:	3fd287a7 	.word	0x3fd287a7
 8006270:	8b60c8b3 	.word	0x8b60c8b3
 8006274:	3fc68a28 	.word	0x3fc68a28
 8006278:	509f79fb 	.word	0x509f79fb
 800627c:	3fd34413 	.word	0x3fd34413
 8006280:	0800806d 	.word	0x0800806d
 8006284:	08008084 	.word	0x08008084
 8006288:	7ff00000 	.word	0x7ff00000
 800628c:	08008069 	.word	0x08008069
 8006290:	08008060 	.word	0x08008060
 8006294:	0800803d 	.word	0x0800803d
 8006298:	3ff80000 	.word	0x3ff80000
 800629c:	080081d8 	.word	0x080081d8
 80062a0:	080080df 	.word	0x080080df
 80062a4:	2501      	movs	r5, #1
 80062a6:	2300      	movs	r3, #0
 80062a8:	9306      	str	r3, [sp, #24]
 80062aa:	9508      	str	r5, [sp, #32]
 80062ac:	f04f 33ff 	mov.w	r3, #4294967295
 80062b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80062b4:	2200      	movs	r2, #0
 80062b6:	2312      	movs	r3, #18
 80062b8:	e7b0      	b.n	800621c <_dtoa_r+0x26c>
 80062ba:	2301      	movs	r3, #1
 80062bc:	9308      	str	r3, [sp, #32]
 80062be:	e7f5      	b.n	80062ac <_dtoa_r+0x2fc>
 80062c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80062c6:	e7b8      	b.n	800623a <_dtoa_r+0x28a>
 80062c8:	3101      	adds	r1, #1
 80062ca:	6041      	str	r1, [r0, #4]
 80062cc:	0052      	lsls	r2, r2, #1
 80062ce:	e7b8      	b.n	8006242 <_dtoa_r+0x292>
 80062d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062d2:	9a01      	ldr	r2, [sp, #4]
 80062d4:	601a      	str	r2, [r3, #0]
 80062d6:	9b03      	ldr	r3, [sp, #12]
 80062d8:	2b0e      	cmp	r3, #14
 80062da:	f200 809d 	bhi.w	8006418 <_dtoa_r+0x468>
 80062de:	2d00      	cmp	r5, #0
 80062e0:	f000 809a 	beq.w	8006418 <_dtoa_r+0x468>
 80062e4:	9b00      	ldr	r3, [sp, #0]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	dd32      	ble.n	8006350 <_dtoa_r+0x3a0>
 80062ea:	4ab7      	ldr	r2, [pc, #732]	; (80065c8 <_dtoa_r+0x618>)
 80062ec:	f003 030f 	and.w	r3, r3, #15
 80062f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80062f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062f8:	9b00      	ldr	r3, [sp, #0]
 80062fa:	05d8      	lsls	r0, r3, #23
 80062fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006300:	d516      	bpl.n	8006330 <_dtoa_r+0x380>
 8006302:	4bb2      	ldr	r3, [pc, #712]	; (80065cc <_dtoa_r+0x61c>)
 8006304:	ec51 0b19 	vmov	r0, r1, d9
 8006308:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800630c:	f7fa fa9e 	bl	800084c <__aeabi_ddiv>
 8006310:	f007 070f 	and.w	r7, r7, #15
 8006314:	4682      	mov	sl, r0
 8006316:	468b      	mov	fp, r1
 8006318:	2503      	movs	r5, #3
 800631a:	4eac      	ldr	r6, [pc, #688]	; (80065cc <_dtoa_r+0x61c>)
 800631c:	b957      	cbnz	r7, 8006334 <_dtoa_r+0x384>
 800631e:	4642      	mov	r2, r8
 8006320:	464b      	mov	r3, r9
 8006322:	4650      	mov	r0, sl
 8006324:	4659      	mov	r1, fp
 8006326:	f7fa fa91 	bl	800084c <__aeabi_ddiv>
 800632a:	4682      	mov	sl, r0
 800632c:	468b      	mov	fp, r1
 800632e:	e028      	b.n	8006382 <_dtoa_r+0x3d2>
 8006330:	2502      	movs	r5, #2
 8006332:	e7f2      	b.n	800631a <_dtoa_r+0x36a>
 8006334:	07f9      	lsls	r1, r7, #31
 8006336:	d508      	bpl.n	800634a <_dtoa_r+0x39a>
 8006338:	4640      	mov	r0, r8
 800633a:	4649      	mov	r1, r9
 800633c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006340:	f7fa f95a 	bl	80005f8 <__aeabi_dmul>
 8006344:	3501      	adds	r5, #1
 8006346:	4680      	mov	r8, r0
 8006348:	4689      	mov	r9, r1
 800634a:	107f      	asrs	r7, r7, #1
 800634c:	3608      	adds	r6, #8
 800634e:	e7e5      	b.n	800631c <_dtoa_r+0x36c>
 8006350:	f000 809b 	beq.w	800648a <_dtoa_r+0x4da>
 8006354:	9b00      	ldr	r3, [sp, #0]
 8006356:	4f9d      	ldr	r7, [pc, #628]	; (80065cc <_dtoa_r+0x61c>)
 8006358:	425e      	negs	r6, r3
 800635a:	4b9b      	ldr	r3, [pc, #620]	; (80065c8 <_dtoa_r+0x618>)
 800635c:	f006 020f 	and.w	r2, r6, #15
 8006360:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006368:	ec51 0b19 	vmov	r0, r1, d9
 800636c:	f7fa f944 	bl	80005f8 <__aeabi_dmul>
 8006370:	1136      	asrs	r6, r6, #4
 8006372:	4682      	mov	sl, r0
 8006374:	468b      	mov	fp, r1
 8006376:	2300      	movs	r3, #0
 8006378:	2502      	movs	r5, #2
 800637a:	2e00      	cmp	r6, #0
 800637c:	d17a      	bne.n	8006474 <_dtoa_r+0x4c4>
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1d3      	bne.n	800632a <_dtoa_r+0x37a>
 8006382:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006384:	2b00      	cmp	r3, #0
 8006386:	f000 8082 	beq.w	800648e <_dtoa_r+0x4de>
 800638a:	4b91      	ldr	r3, [pc, #580]	; (80065d0 <_dtoa_r+0x620>)
 800638c:	2200      	movs	r2, #0
 800638e:	4650      	mov	r0, sl
 8006390:	4659      	mov	r1, fp
 8006392:	f7fa fba3 	bl	8000adc <__aeabi_dcmplt>
 8006396:	2800      	cmp	r0, #0
 8006398:	d079      	beq.n	800648e <_dtoa_r+0x4de>
 800639a:	9b03      	ldr	r3, [sp, #12]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d076      	beq.n	800648e <_dtoa_r+0x4de>
 80063a0:	9b02      	ldr	r3, [sp, #8]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	dd36      	ble.n	8006414 <_dtoa_r+0x464>
 80063a6:	9b00      	ldr	r3, [sp, #0]
 80063a8:	4650      	mov	r0, sl
 80063aa:	4659      	mov	r1, fp
 80063ac:	1e5f      	subs	r7, r3, #1
 80063ae:	2200      	movs	r2, #0
 80063b0:	4b88      	ldr	r3, [pc, #544]	; (80065d4 <_dtoa_r+0x624>)
 80063b2:	f7fa f921 	bl	80005f8 <__aeabi_dmul>
 80063b6:	9e02      	ldr	r6, [sp, #8]
 80063b8:	4682      	mov	sl, r0
 80063ba:	468b      	mov	fp, r1
 80063bc:	3501      	adds	r5, #1
 80063be:	4628      	mov	r0, r5
 80063c0:	f7fa f8b0 	bl	8000524 <__aeabi_i2d>
 80063c4:	4652      	mov	r2, sl
 80063c6:	465b      	mov	r3, fp
 80063c8:	f7fa f916 	bl	80005f8 <__aeabi_dmul>
 80063cc:	4b82      	ldr	r3, [pc, #520]	; (80065d8 <_dtoa_r+0x628>)
 80063ce:	2200      	movs	r2, #0
 80063d0:	f7f9 ff5c 	bl	800028c <__adddf3>
 80063d4:	46d0      	mov	r8, sl
 80063d6:	46d9      	mov	r9, fp
 80063d8:	4682      	mov	sl, r0
 80063da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80063de:	2e00      	cmp	r6, #0
 80063e0:	d158      	bne.n	8006494 <_dtoa_r+0x4e4>
 80063e2:	4b7e      	ldr	r3, [pc, #504]	; (80065dc <_dtoa_r+0x62c>)
 80063e4:	2200      	movs	r2, #0
 80063e6:	4640      	mov	r0, r8
 80063e8:	4649      	mov	r1, r9
 80063ea:	f7f9 ff4d 	bl	8000288 <__aeabi_dsub>
 80063ee:	4652      	mov	r2, sl
 80063f0:	465b      	mov	r3, fp
 80063f2:	4680      	mov	r8, r0
 80063f4:	4689      	mov	r9, r1
 80063f6:	f7fa fb8f 	bl	8000b18 <__aeabi_dcmpgt>
 80063fa:	2800      	cmp	r0, #0
 80063fc:	f040 8295 	bne.w	800692a <_dtoa_r+0x97a>
 8006400:	4652      	mov	r2, sl
 8006402:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006406:	4640      	mov	r0, r8
 8006408:	4649      	mov	r1, r9
 800640a:	f7fa fb67 	bl	8000adc <__aeabi_dcmplt>
 800640e:	2800      	cmp	r0, #0
 8006410:	f040 8289 	bne.w	8006926 <_dtoa_r+0x976>
 8006414:	ec5b ab19 	vmov	sl, fp, d9
 8006418:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800641a:	2b00      	cmp	r3, #0
 800641c:	f2c0 8148 	blt.w	80066b0 <_dtoa_r+0x700>
 8006420:	9a00      	ldr	r2, [sp, #0]
 8006422:	2a0e      	cmp	r2, #14
 8006424:	f300 8144 	bgt.w	80066b0 <_dtoa_r+0x700>
 8006428:	4b67      	ldr	r3, [pc, #412]	; (80065c8 <_dtoa_r+0x618>)
 800642a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800642e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006434:	2b00      	cmp	r3, #0
 8006436:	f280 80d5 	bge.w	80065e4 <_dtoa_r+0x634>
 800643a:	9b03      	ldr	r3, [sp, #12]
 800643c:	2b00      	cmp	r3, #0
 800643e:	f300 80d1 	bgt.w	80065e4 <_dtoa_r+0x634>
 8006442:	f040 826f 	bne.w	8006924 <_dtoa_r+0x974>
 8006446:	4b65      	ldr	r3, [pc, #404]	; (80065dc <_dtoa_r+0x62c>)
 8006448:	2200      	movs	r2, #0
 800644a:	4640      	mov	r0, r8
 800644c:	4649      	mov	r1, r9
 800644e:	f7fa f8d3 	bl	80005f8 <__aeabi_dmul>
 8006452:	4652      	mov	r2, sl
 8006454:	465b      	mov	r3, fp
 8006456:	f7fa fb55 	bl	8000b04 <__aeabi_dcmpge>
 800645a:	9e03      	ldr	r6, [sp, #12]
 800645c:	4637      	mov	r7, r6
 800645e:	2800      	cmp	r0, #0
 8006460:	f040 8245 	bne.w	80068ee <_dtoa_r+0x93e>
 8006464:	9d01      	ldr	r5, [sp, #4]
 8006466:	2331      	movs	r3, #49	; 0x31
 8006468:	f805 3b01 	strb.w	r3, [r5], #1
 800646c:	9b00      	ldr	r3, [sp, #0]
 800646e:	3301      	adds	r3, #1
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	e240      	b.n	80068f6 <_dtoa_r+0x946>
 8006474:	07f2      	lsls	r2, r6, #31
 8006476:	d505      	bpl.n	8006484 <_dtoa_r+0x4d4>
 8006478:	e9d7 2300 	ldrd	r2, r3, [r7]
 800647c:	f7fa f8bc 	bl	80005f8 <__aeabi_dmul>
 8006480:	3501      	adds	r5, #1
 8006482:	2301      	movs	r3, #1
 8006484:	1076      	asrs	r6, r6, #1
 8006486:	3708      	adds	r7, #8
 8006488:	e777      	b.n	800637a <_dtoa_r+0x3ca>
 800648a:	2502      	movs	r5, #2
 800648c:	e779      	b.n	8006382 <_dtoa_r+0x3d2>
 800648e:	9f00      	ldr	r7, [sp, #0]
 8006490:	9e03      	ldr	r6, [sp, #12]
 8006492:	e794      	b.n	80063be <_dtoa_r+0x40e>
 8006494:	9901      	ldr	r1, [sp, #4]
 8006496:	4b4c      	ldr	r3, [pc, #304]	; (80065c8 <_dtoa_r+0x618>)
 8006498:	4431      	add	r1, r6
 800649a:	910d      	str	r1, [sp, #52]	; 0x34
 800649c:	9908      	ldr	r1, [sp, #32]
 800649e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80064a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80064a6:	2900      	cmp	r1, #0
 80064a8:	d043      	beq.n	8006532 <_dtoa_r+0x582>
 80064aa:	494d      	ldr	r1, [pc, #308]	; (80065e0 <_dtoa_r+0x630>)
 80064ac:	2000      	movs	r0, #0
 80064ae:	f7fa f9cd 	bl	800084c <__aeabi_ddiv>
 80064b2:	4652      	mov	r2, sl
 80064b4:	465b      	mov	r3, fp
 80064b6:	f7f9 fee7 	bl	8000288 <__aeabi_dsub>
 80064ba:	9d01      	ldr	r5, [sp, #4]
 80064bc:	4682      	mov	sl, r0
 80064be:	468b      	mov	fp, r1
 80064c0:	4649      	mov	r1, r9
 80064c2:	4640      	mov	r0, r8
 80064c4:	f7fa fb48 	bl	8000b58 <__aeabi_d2iz>
 80064c8:	4606      	mov	r6, r0
 80064ca:	f7fa f82b 	bl	8000524 <__aeabi_i2d>
 80064ce:	4602      	mov	r2, r0
 80064d0:	460b      	mov	r3, r1
 80064d2:	4640      	mov	r0, r8
 80064d4:	4649      	mov	r1, r9
 80064d6:	f7f9 fed7 	bl	8000288 <__aeabi_dsub>
 80064da:	3630      	adds	r6, #48	; 0x30
 80064dc:	f805 6b01 	strb.w	r6, [r5], #1
 80064e0:	4652      	mov	r2, sl
 80064e2:	465b      	mov	r3, fp
 80064e4:	4680      	mov	r8, r0
 80064e6:	4689      	mov	r9, r1
 80064e8:	f7fa faf8 	bl	8000adc <__aeabi_dcmplt>
 80064ec:	2800      	cmp	r0, #0
 80064ee:	d163      	bne.n	80065b8 <_dtoa_r+0x608>
 80064f0:	4642      	mov	r2, r8
 80064f2:	464b      	mov	r3, r9
 80064f4:	4936      	ldr	r1, [pc, #216]	; (80065d0 <_dtoa_r+0x620>)
 80064f6:	2000      	movs	r0, #0
 80064f8:	f7f9 fec6 	bl	8000288 <__aeabi_dsub>
 80064fc:	4652      	mov	r2, sl
 80064fe:	465b      	mov	r3, fp
 8006500:	f7fa faec 	bl	8000adc <__aeabi_dcmplt>
 8006504:	2800      	cmp	r0, #0
 8006506:	f040 80b5 	bne.w	8006674 <_dtoa_r+0x6c4>
 800650a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800650c:	429d      	cmp	r5, r3
 800650e:	d081      	beq.n	8006414 <_dtoa_r+0x464>
 8006510:	4b30      	ldr	r3, [pc, #192]	; (80065d4 <_dtoa_r+0x624>)
 8006512:	2200      	movs	r2, #0
 8006514:	4650      	mov	r0, sl
 8006516:	4659      	mov	r1, fp
 8006518:	f7fa f86e 	bl	80005f8 <__aeabi_dmul>
 800651c:	4b2d      	ldr	r3, [pc, #180]	; (80065d4 <_dtoa_r+0x624>)
 800651e:	4682      	mov	sl, r0
 8006520:	468b      	mov	fp, r1
 8006522:	4640      	mov	r0, r8
 8006524:	4649      	mov	r1, r9
 8006526:	2200      	movs	r2, #0
 8006528:	f7fa f866 	bl	80005f8 <__aeabi_dmul>
 800652c:	4680      	mov	r8, r0
 800652e:	4689      	mov	r9, r1
 8006530:	e7c6      	b.n	80064c0 <_dtoa_r+0x510>
 8006532:	4650      	mov	r0, sl
 8006534:	4659      	mov	r1, fp
 8006536:	f7fa f85f 	bl	80005f8 <__aeabi_dmul>
 800653a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800653c:	9d01      	ldr	r5, [sp, #4]
 800653e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006540:	4682      	mov	sl, r0
 8006542:	468b      	mov	fp, r1
 8006544:	4649      	mov	r1, r9
 8006546:	4640      	mov	r0, r8
 8006548:	f7fa fb06 	bl	8000b58 <__aeabi_d2iz>
 800654c:	4606      	mov	r6, r0
 800654e:	f7f9 ffe9 	bl	8000524 <__aeabi_i2d>
 8006552:	3630      	adds	r6, #48	; 0x30
 8006554:	4602      	mov	r2, r0
 8006556:	460b      	mov	r3, r1
 8006558:	4640      	mov	r0, r8
 800655a:	4649      	mov	r1, r9
 800655c:	f7f9 fe94 	bl	8000288 <__aeabi_dsub>
 8006560:	f805 6b01 	strb.w	r6, [r5], #1
 8006564:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006566:	429d      	cmp	r5, r3
 8006568:	4680      	mov	r8, r0
 800656a:	4689      	mov	r9, r1
 800656c:	f04f 0200 	mov.w	r2, #0
 8006570:	d124      	bne.n	80065bc <_dtoa_r+0x60c>
 8006572:	4b1b      	ldr	r3, [pc, #108]	; (80065e0 <_dtoa_r+0x630>)
 8006574:	4650      	mov	r0, sl
 8006576:	4659      	mov	r1, fp
 8006578:	f7f9 fe88 	bl	800028c <__adddf3>
 800657c:	4602      	mov	r2, r0
 800657e:	460b      	mov	r3, r1
 8006580:	4640      	mov	r0, r8
 8006582:	4649      	mov	r1, r9
 8006584:	f7fa fac8 	bl	8000b18 <__aeabi_dcmpgt>
 8006588:	2800      	cmp	r0, #0
 800658a:	d173      	bne.n	8006674 <_dtoa_r+0x6c4>
 800658c:	4652      	mov	r2, sl
 800658e:	465b      	mov	r3, fp
 8006590:	4913      	ldr	r1, [pc, #76]	; (80065e0 <_dtoa_r+0x630>)
 8006592:	2000      	movs	r0, #0
 8006594:	f7f9 fe78 	bl	8000288 <__aeabi_dsub>
 8006598:	4602      	mov	r2, r0
 800659a:	460b      	mov	r3, r1
 800659c:	4640      	mov	r0, r8
 800659e:	4649      	mov	r1, r9
 80065a0:	f7fa fa9c 	bl	8000adc <__aeabi_dcmplt>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	f43f af35 	beq.w	8006414 <_dtoa_r+0x464>
 80065aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80065ac:	1e6b      	subs	r3, r5, #1
 80065ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80065b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80065b4:	2b30      	cmp	r3, #48	; 0x30
 80065b6:	d0f8      	beq.n	80065aa <_dtoa_r+0x5fa>
 80065b8:	9700      	str	r7, [sp, #0]
 80065ba:	e049      	b.n	8006650 <_dtoa_r+0x6a0>
 80065bc:	4b05      	ldr	r3, [pc, #20]	; (80065d4 <_dtoa_r+0x624>)
 80065be:	f7fa f81b 	bl	80005f8 <__aeabi_dmul>
 80065c2:	4680      	mov	r8, r0
 80065c4:	4689      	mov	r9, r1
 80065c6:	e7bd      	b.n	8006544 <_dtoa_r+0x594>
 80065c8:	080081d8 	.word	0x080081d8
 80065cc:	080081b0 	.word	0x080081b0
 80065d0:	3ff00000 	.word	0x3ff00000
 80065d4:	40240000 	.word	0x40240000
 80065d8:	401c0000 	.word	0x401c0000
 80065dc:	40140000 	.word	0x40140000
 80065e0:	3fe00000 	.word	0x3fe00000
 80065e4:	9d01      	ldr	r5, [sp, #4]
 80065e6:	4656      	mov	r6, sl
 80065e8:	465f      	mov	r7, fp
 80065ea:	4642      	mov	r2, r8
 80065ec:	464b      	mov	r3, r9
 80065ee:	4630      	mov	r0, r6
 80065f0:	4639      	mov	r1, r7
 80065f2:	f7fa f92b 	bl	800084c <__aeabi_ddiv>
 80065f6:	f7fa faaf 	bl	8000b58 <__aeabi_d2iz>
 80065fa:	4682      	mov	sl, r0
 80065fc:	f7f9 ff92 	bl	8000524 <__aeabi_i2d>
 8006600:	4642      	mov	r2, r8
 8006602:	464b      	mov	r3, r9
 8006604:	f7f9 fff8 	bl	80005f8 <__aeabi_dmul>
 8006608:	4602      	mov	r2, r0
 800660a:	460b      	mov	r3, r1
 800660c:	4630      	mov	r0, r6
 800660e:	4639      	mov	r1, r7
 8006610:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006614:	f7f9 fe38 	bl	8000288 <__aeabi_dsub>
 8006618:	f805 6b01 	strb.w	r6, [r5], #1
 800661c:	9e01      	ldr	r6, [sp, #4]
 800661e:	9f03      	ldr	r7, [sp, #12]
 8006620:	1bae      	subs	r6, r5, r6
 8006622:	42b7      	cmp	r7, r6
 8006624:	4602      	mov	r2, r0
 8006626:	460b      	mov	r3, r1
 8006628:	d135      	bne.n	8006696 <_dtoa_r+0x6e6>
 800662a:	f7f9 fe2f 	bl	800028c <__adddf3>
 800662e:	4642      	mov	r2, r8
 8006630:	464b      	mov	r3, r9
 8006632:	4606      	mov	r6, r0
 8006634:	460f      	mov	r7, r1
 8006636:	f7fa fa6f 	bl	8000b18 <__aeabi_dcmpgt>
 800663a:	b9d0      	cbnz	r0, 8006672 <_dtoa_r+0x6c2>
 800663c:	4642      	mov	r2, r8
 800663e:	464b      	mov	r3, r9
 8006640:	4630      	mov	r0, r6
 8006642:	4639      	mov	r1, r7
 8006644:	f7fa fa40 	bl	8000ac8 <__aeabi_dcmpeq>
 8006648:	b110      	cbz	r0, 8006650 <_dtoa_r+0x6a0>
 800664a:	f01a 0f01 	tst.w	sl, #1
 800664e:	d110      	bne.n	8006672 <_dtoa_r+0x6c2>
 8006650:	4620      	mov	r0, r4
 8006652:	ee18 1a10 	vmov	r1, s16
 8006656:	f000 fbed 	bl	8006e34 <_Bfree>
 800665a:	2300      	movs	r3, #0
 800665c:	9800      	ldr	r0, [sp, #0]
 800665e:	702b      	strb	r3, [r5, #0]
 8006660:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006662:	3001      	adds	r0, #1
 8006664:	6018      	str	r0, [r3, #0]
 8006666:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006668:	2b00      	cmp	r3, #0
 800666a:	f43f acf1 	beq.w	8006050 <_dtoa_r+0xa0>
 800666e:	601d      	str	r5, [r3, #0]
 8006670:	e4ee      	b.n	8006050 <_dtoa_r+0xa0>
 8006672:	9f00      	ldr	r7, [sp, #0]
 8006674:	462b      	mov	r3, r5
 8006676:	461d      	mov	r5, r3
 8006678:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800667c:	2a39      	cmp	r2, #57	; 0x39
 800667e:	d106      	bne.n	800668e <_dtoa_r+0x6de>
 8006680:	9a01      	ldr	r2, [sp, #4]
 8006682:	429a      	cmp	r2, r3
 8006684:	d1f7      	bne.n	8006676 <_dtoa_r+0x6c6>
 8006686:	9901      	ldr	r1, [sp, #4]
 8006688:	2230      	movs	r2, #48	; 0x30
 800668a:	3701      	adds	r7, #1
 800668c:	700a      	strb	r2, [r1, #0]
 800668e:	781a      	ldrb	r2, [r3, #0]
 8006690:	3201      	adds	r2, #1
 8006692:	701a      	strb	r2, [r3, #0]
 8006694:	e790      	b.n	80065b8 <_dtoa_r+0x608>
 8006696:	4ba6      	ldr	r3, [pc, #664]	; (8006930 <_dtoa_r+0x980>)
 8006698:	2200      	movs	r2, #0
 800669a:	f7f9 ffad 	bl	80005f8 <__aeabi_dmul>
 800669e:	2200      	movs	r2, #0
 80066a0:	2300      	movs	r3, #0
 80066a2:	4606      	mov	r6, r0
 80066a4:	460f      	mov	r7, r1
 80066a6:	f7fa fa0f 	bl	8000ac8 <__aeabi_dcmpeq>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	d09d      	beq.n	80065ea <_dtoa_r+0x63a>
 80066ae:	e7cf      	b.n	8006650 <_dtoa_r+0x6a0>
 80066b0:	9a08      	ldr	r2, [sp, #32]
 80066b2:	2a00      	cmp	r2, #0
 80066b4:	f000 80d7 	beq.w	8006866 <_dtoa_r+0x8b6>
 80066b8:	9a06      	ldr	r2, [sp, #24]
 80066ba:	2a01      	cmp	r2, #1
 80066bc:	f300 80ba 	bgt.w	8006834 <_dtoa_r+0x884>
 80066c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066c2:	2a00      	cmp	r2, #0
 80066c4:	f000 80b2 	beq.w	800682c <_dtoa_r+0x87c>
 80066c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80066cc:	9e07      	ldr	r6, [sp, #28]
 80066ce:	9d04      	ldr	r5, [sp, #16]
 80066d0:	9a04      	ldr	r2, [sp, #16]
 80066d2:	441a      	add	r2, r3
 80066d4:	9204      	str	r2, [sp, #16]
 80066d6:	9a05      	ldr	r2, [sp, #20]
 80066d8:	2101      	movs	r1, #1
 80066da:	441a      	add	r2, r3
 80066dc:	4620      	mov	r0, r4
 80066de:	9205      	str	r2, [sp, #20]
 80066e0:	f000 fc60 	bl	8006fa4 <__i2b>
 80066e4:	4607      	mov	r7, r0
 80066e6:	2d00      	cmp	r5, #0
 80066e8:	dd0c      	ble.n	8006704 <_dtoa_r+0x754>
 80066ea:	9b05      	ldr	r3, [sp, #20]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	dd09      	ble.n	8006704 <_dtoa_r+0x754>
 80066f0:	42ab      	cmp	r3, r5
 80066f2:	9a04      	ldr	r2, [sp, #16]
 80066f4:	bfa8      	it	ge
 80066f6:	462b      	movge	r3, r5
 80066f8:	1ad2      	subs	r2, r2, r3
 80066fa:	9204      	str	r2, [sp, #16]
 80066fc:	9a05      	ldr	r2, [sp, #20]
 80066fe:	1aed      	subs	r5, r5, r3
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	9305      	str	r3, [sp, #20]
 8006704:	9b07      	ldr	r3, [sp, #28]
 8006706:	b31b      	cbz	r3, 8006750 <_dtoa_r+0x7a0>
 8006708:	9b08      	ldr	r3, [sp, #32]
 800670a:	2b00      	cmp	r3, #0
 800670c:	f000 80af 	beq.w	800686e <_dtoa_r+0x8be>
 8006710:	2e00      	cmp	r6, #0
 8006712:	dd13      	ble.n	800673c <_dtoa_r+0x78c>
 8006714:	4639      	mov	r1, r7
 8006716:	4632      	mov	r2, r6
 8006718:	4620      	mov	r0, r4
 800671a:	f000 fd03 	bl	8007124 <__pow5mult>
 800671e:	ee18 2a10 	vmov	r2, s16
 8006722:	4601      	mov	r1, r0
 8006724:	4607      	mov	r7, r0
 8006726:	4620      	mov	r0, r4
 8006728:	f000 fc52 	bl	8006fd0 <__multiply>
 800672c:	ee18 1a10 	vmov	r1, s16
 8006730:	4680      	mov	r8, r0
 8006732:	4620      	mov	r0, r4
 8006734:	f000 fb7e 	bl	8006e34 <_Bfree>
 8006738:	ee08 8a10 	vmov	s16, r8
 800673c:	9b07      	ldr	r3, [sp, #28]
 800673e:	1b9a      	subs	r2, r3, r6
 8006740:	d006      	beq.n	8006750 <_dtoa_r+0x7a0>
 8006742:	ee18 1a10 	vmov	r1, s16
 8006746:	4620      	mov	r0, r4
 8006748:	f000 fcec 	bl	8007124 <__pow5mult>
 800674c:	ee08 0a10 	vmov	s16, r0
 8006750:	2101      	movs	r1, #1
 8006752:	4620      	mov	r0, r4
 8006754:	f000 fc26 	bl	8006fa4 <__i2b>
 8006758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800675a:	2b00      	cmp	r3, #0
 800675c:	4606      	mov	r6, r0
 800675e:	f340 8088 	ble.w	8006872 <_dtoa_r+0x8c2>
 8006762:	461a      	mov	r2, r3
 8006764:	4601      	mov	r1, r0
 8006766:	4620      	mov	r0, r4
 8006768:	f000 fcdc 	bl	8007124 <__pow5mult>
 800676c:	9b06      	ldr	r3, [sp, #24]
 800676e:	2b01      	cmp	r3, #1
 8006770:	4606      	mov	r6, r0
 8006772:	f340 8081 	ble.w	8006878 <_dtoa_r+0x8c8>
 8006776:	f04f 0800 	mov.w	r8, #0
 800677a:	6933      	ldr	r3, [r6, #16]
 800677c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006780:	6918      	ldr	r0, [r3, #16]
 8006782:	f000 fbbf 	bl	8006f04 <__hi0bits>
 8006786:	f1c0 0020 	rsb	r0, r0, #32
 800678a:	9b05      	ldr	r3, [sp, #20]
 800678c:	4418      	add	r0, r3
 800678e:	f010 001f 	ands.w	r0, r0, #31
 8006792:	f000 8092 	beq.w	80068ba <_dtoa_r+0x90a>
 8006796:	f1c0 0320 	rsb	r3, r0, #32
 800679a:	2b04      	cmp	r3, #4
 800679c:	f340 808a 	ble.w	80068b4 <_dtoa_r+0x904>
 80067a0:	f1c0 001c 	rsb	r0, r0, #28
 80067a4:	9b04      	ldr	r3, [sp, #16]
 80067a6:	4403      	add	r3, r0
 80067a8:	9304      	str	r3, [sp, #16]
 80067aa:	9b05      	ldr	r3, [sp, #20]
 80067ac:	4403      	add	r3, r0
 80067ae:	4405      	add	r5, r0
 80067b0:	9305      	str	r3, [sp, #20]
 80067b2:	9b04      	ldr	r3, [sp, #16]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	dd07      	ble.n	80067c8 <_dtoa_r+0x818>
 80067b8:	ee18 1a10 	vmov	r1, s16
 80067bc:	461a      	mov	r2, r3
 80067be:	4620      	mov	r0, r4
 80067c0:	f000 fd0a 	bl	80071d8 <__lshift>
 80067c4:	ee08 0a10 	vmov	s16, r0
 80067c8:	9b05      	ldr	r3, [sp, #20]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	dd05      	ble.n	80067da <_dtoa_r+0x82a>
 80067ce:	4631      	mov	r1, r6
 80067d0:	461a      	mov	r2, r3
 80067d2:	4620      	mov	r0, r4
 80067d4:	f000 fd00 	bl	80071d8 <__lshift>
 80067d8:	4606      	mov	r6, r0
 80067da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d06e      	beq.n	80068be <_dtoa_r+0x90e>
 80067e0:	ee18 0a10 	vmov	r0, s16
 80067e4:	4631      	mov	r1, r6
 80067e6:	f000 fd67 	bl	80072b8 <__mcmp>
 80067ea:	2800      	cmp	r0, #0
 80067ec:	da67      	bge.n	80068be <_dtoa_r+0x90e>
 80067ee:	9b00      	ldr	r3, [sp, #0]
 80067f0:	3b01      	subs	r3, #1
 80067f2:	ee18 1a10 	vmov	r1, s16
 80067f6:	9300      	str	r3, [sp, #0]
 80067f8:	220a      	movs	r2, #10
 80067fa:	2300      	movs	r3, #0
 80067fc:	4620      	mov	r0, r4
 80067fe:	f000 fb3b 	bl	8006e78 <__multadd>
 8006802:	9b08      	ldr	r3, [sp, #32]
 8006804:	ee08 0a10 	vmov	s16, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	f000 81b1 	beq.w	8006b70 <_dtoa_r+0xbc0>
 800680e:	2300      	movs	r3, #0
 8006810:	4639      	mov	r1, r7
 8006812:	220a      	movs	r2, #10
 8006814:	4620      	mov	r0, r4
 8006816:	f000 fb2f 	bl	8006e78 <__multadd>
 800681a:	9b02      	ldr	r3, [sp, #8]
 800681c:	2b00      	cmp	r3, #0
 800681e:	4607      	mov	r7, r0
 8006820:	f300 808e 	bgt.w	8006940 <_dtoa_r+0x990>
 8006824:	9b06      	ldr	r3, [sp, #24]
 8006826:	2b02      	cmp	r3, #2
 8006828:	dc51      	bgt.n	80068ce <_dtoa_r+0x91e>
 800682a:	e089      	b.n	8006940 <_dtoa_r+0x990>
 800682c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800682e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006832:	e74b      	b.n	80066cc <_dtoa_r+0x71c>
 8006834:	9b03      	ldr	r3, [sp, #12]
 8006836:	1e5e      	subs	r6, r3, #1
 8006838:	9b07      	ldr	r3, [sp, #28]
 800683a:	42b3      	cmp	r3, r6
 800683c:	bfbf      	itttt	lt
 800683e:	9b07      	ldrlt	r3, [sp, #28]
 8006840:	9607      	strlt	r6, [sp, #28]
 8006842:	1af2      	sublt	r2, r6, r3
 8006844:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006846:	bfb6      	itet	lt
 8006848:	189b      	addlt	r3, r3, r2
 800684a:	1b9e      	subge	r6, r3, r6
 800684c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800684e:	9b03      	ldr	r3, [sp, #12]
 8006850:	bfb8      	it	lt
 8006852:	2600      	movlt	r6, #0
 8006854:	2b00      	cmp	r3, #0
 8006856:	bfb7      	itett	lt
 8006858:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800685c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006860:	1a9d      	sublt	r5, r3, r2
 8006862:	2300      	movlt	r3, #0
 8006864:	e734      	b.n	80066d0 <_dtoa_r+0x720>
 8006866:	9e07      	ldr	r6, [sp, #28]
 8006868:	9d04      	ldr	r5, [sp, #16]
 800686a:	9f08      	ldr	r7, [sp, #32]
 800686c:	e73b      	b.n	80066e6 <_dtoa_r+0x736>
 800686e:	9a07      	ldr	r2, [sp, #28]
 8006870:	e767      	b.n	8006742 <_dtoa_r+0x792>
 8006872:	9b06      	ldr	r3, [sp, #24]
 8006874:	2b01      	cmp	r3, #1
 8006876:	dc18      	bgt.n	80068aa <_dtoa_r+0x8fa>
 8006878:	f1ba 0f00 	cmp.w	sl, #0
 800687c:	d115      	bne.n	80068aa <_dtoa_r+0x8fa>
 800687e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006882:	b993      	cbnz	r3, 80068aa <_dtoa_r+0x8fa>
 8006884:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006888:	0d1b      	lsrs	r3, r3, #20
 800688a:	051b      	lsls	r3, r3, #20
 800688c:	b183      	cbz	r3, 80068b0 <_dtoa_r+0x900>
 800688e:	9b04      	ldr	r3, [sp, #16]
 8006890:	3301      	adds	r3, #1
 8006892:	9304      	str	r3, [sp, #16]
 8006894:	9b05      	ldr	r3, [sp, #20]
 8006896:	3301      	adds	r3, #1
 8006898:	9305      	str	r3, [sp, #20]
 800689a:	f04f 0801 	mov.w	r8, #1
 800689e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f47f af6a 	bne.w	800677a <_dtoa_r+0x7ca>
 80068a6:	2001      	movs	r0, #1
 80068a8:	e76f      	b.n	800678a <_dtoa_r+0x7da>
 80068aa:	f04f 0800 	mov.w	r8, #0
 80068ae:	e7f6      	b.n	800689e <_dtoa_r+0x8ee>
 80068b0:	4698      	mov	r8, r3
 80068b2:	e7f4      	b.n	800689e <_dtoa_r+0x8ee>
 80068b4:	f43f af7d 	beq.w	80067b2 <_dtoa_r+0x802>
 80068b8:	4618      	mov	r0, r3
 80068ba:	301c      	adds	r0, #28
 80068bc:	e772      	b.n	80067a4 <_dtoa_r+0x7f4>
 80068be:	9b03      	ldr	r3, [sp, #12]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	dc37      	bgt.n	8006934 <_dtoa_r+0x984>
 80068c4:	9b06      	ldr	r3, [sp, #24]
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	dd34      	ble.n	8006934 <_dtoa_r+0x984>
 80068ca:	9b03      	ldr	r3, [sp, #12]
 80068cc:	9302      	str	r3, [sp, #8]
 80068ce:	9b02      	ldr	r3, [sp, #8]
 80068d0:	b96b      	cbnz	r3, 80068ee <_dtoa_r+0x93e>
 80068d2:	4631      	mov	r1, r6
 80068d4:	2205      	movs	r2, #5
 80068d6:	4620      	mov	r0, r4
 80068d8:	f000 face 	bl	8006e78 <__multadd>
 80068dc:	4601      	mov	r1, r0
 80068de:	4606      	mov	r6, r0
 80068e0:	ee18 0a10 	vmov	r0, s16
 80068e4:	f000 fce8 	bl	80072b8 <__mcmp>
 80068e8:	2800      	cmp	r0, #0
 80068ea:	f73f adbb 	bgt.w	8006464 <_dtoa_r+0x4b4>
 80068ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068f0:	9d01      	ldr	r5, [sp, #4]
 80068f2:	43db      	mvns	r3, r3
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	f04f 0800 	mov.w	r8, #0
 80068fa:	4631      	mov	r1, r6
 80068fc:	4620      	mov	r0, r4
 80068fe:	f000 fa99 	bl	8006e34 <_Bfree>
 8006902:	2f00      	cmp	r7, #0
 8006904:	f43f aea4 	beq.w	8006650 <_dtoa_r+0x6a0>
 8006908:	f1b8 0f00 	cmp.w	r8, #0
 800690c:	d005      	beq.n	800691a <_dtoa_r+0x96a>
 800690e:	45b8      	cmp	r8, r7
 8006910:	d003      	beq.n	800691a <_dtoa_r+0x96a>
 8006912:	4641      	mov	r1, r8
 8006914:	4620      	mov	r0, r4
 8006916:	f000 fa8d 	bl	8006e34 <_Bfree>
 800691a:	4639      	mov	r1, r7
 800691c:	4620      	mov	r0, r4
 800691e:	f000 fa89 	bl	8006e34 <_Bfree>
 8006922:	e695      	b.n	8006650 <_dtoa_r+0x6a0>
 8006924:	2600      	movs	r6, #0
 8006926:	4637      	mov	r7, r6
 8006928:	e7e1      	b.n	80068ee <_dtoa_r+0x93e>
 800692a:	9700      	str	r7, [sp, #0]
 800692c:	4637      	mov	r7, r6
 800692e:	e599      	b.n	8006464 <_dtoa_r+0x4b4>
 8006930:	40240000 	.word	0x40240000
 8006934:	9b08      	ldr	r3, [sp, #32]
 8006936:	2b00      	cmp	r3, #0
 8006938:	f000 80ca 	beq.w	8006ad0 <_dtoa_r+0xb20>
 800693c:	9b03      	ldr	r3, [sp, #12]
 800693e:	9302      	str	r3, [sp, #8]
 8006940:	2d00      	cmp	r5, #0
 8006942:	dd05      	ble.n	8006950 <_dtoa_r+0x9a0>
 8006944:	4639      	mov	r1, r7
 8006946:	462a      	mov	r2, r5
 8006948:	4620      	mov	r0, r4
 800694a:	f000 fc45 	bl	80071d8 <__lshift>
 800694e:	4607      	mov	r7, r0
 8006950:	f1b8 0f00 	cmp.w	r8, #0
 8006954:	d05b      	beq.n	8006a0e <_dtoa_r+0xa5e>
 8006956:	6879      	ldr	r1, [r7, #4]
 8006958:	4620      	mov	r0, r4
 800695a:	f000 fa2b 	bl	8006db4 <_Balloc>
 800695e:	4605      	mov	r5, r0
 8006960:	b928      	cbnz	r0, 800696e <_dtoa_r+0x9be>
 8006962:	4b87      	ldr	r3, [pc, #540]	; (8006b80 <_dtoa_r+0xbd0>)
 8006964:	4602      	mov	r2, r0
 8006966:	f240 21ea 	movw	r1, #746	; 0x2ea
 800696a:	f7ff bb3b 	b.w	8005fe4 <_dtoa_r+0x34>
 800696e:	693a      	ldr	r2, [r7, #16]
 8006970:	3202      	adds	r2, #2
 8006972:	0092      	lsls	r2, r2, #2
 8006974:	f107 010c 	add.w	r1, r7, #12
 8006978:	300c      	adds	r0, #12
 800697a:	f000 fa0d 	bl	8006d98 <memcpy>
 800697e:	2201      	movs	r2, #1
 8006980:	4629      	mov	r1, r5
 8006982:	4620      	mov	r0, r4
 8006984:	f000 fc28 	bl	80071d8 <__lshift>
 8006988:	9b01      	ldr	r3, [sp, #4]
 800698a:	f103 0901 	add.w	r9, r3, #1
 800698e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006992:	4413      	add	r3, r2
 8006994:	9305      	str	r3, [sp, #20]
 8006996:	f00a 0301 	and.w	r3, sl, #1
 800699a:	46b8      	mov	r8, r7
 800699c:	9304      	str	r3, [sp, #16]
 800699e:	4607      	mov	r7, r0
 80069a0:	4631      	mov	r1, r6
 80069a2:	ee18 0a10 	vmov	r0, s16
 80069a6:	f7ff fa75 	bl	8005e94 <quorem>
 80069aa:	4641      	mov	r1, r8
 80069ac:	9002      	str	r0, [sp, #8]
 80069ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80069b2:	ee18 0a10 	vmov	r0, s16
 80069b6:	f000 fc7f 	bl	80072b8 <__mcmp>
 80069ba:	463a      	mov	r2, r7
 80069bc:	9003      	str	r0, [sp, #12]
 80069be:	4631      	mov	r1, r6
 80069c0:	4620      	mov	r0, r4
 80069c2:	f000 fc95 	bl	80072f0 <__mdiff>
 80069c6:	68c2      	ldr	r2, [r0, #12]
 80069c8:	f109 3bff 	add.w	fp, r9, #4294967295
 80069cc:	4605      	mov	r5, r0
 80069ce:	bb02      	cbnz	r2, 8006a12 <_dtoa_r+0xa62>
 80069d0:	4601      	mov	r1, r0
 80069d2:	ee18 0a10 	vmov	r0, s16
 80069d6:	f000 fc6f 	bl	80072b8 <__mcmp>
 80069da:	4602      	mov	r2, r0
 80069dc:	4629      	mov	r1, r5
 80069de:	4620      	mov	r0, r4
 80069e0:	9207      	str	r2, [sp, #28]
 80069e2:	f000 fa27 	bl	8006e34 <_Bfree>
 80069e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80069ea:	ea43 0102 	orr.w	r1, r3, r2
 80069ee:	9b04      	ldr	r3, [sp, #16]
 80069f0:	430b      	orrs	r3, r1
 80069f2:	464d      	mov	r5, r9
 80069f4:	d10f      	bne.n	8006a16 <_dtoa_r+0xa66>
 80069f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80069fa:	d02a      	beq.n	8006a52 <_dtoa_r+0xaa2>
 80069fc:	9b03      	ldr	r3, [sp, #12]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	dd02      	ble.n	8006a08 <_dtoa_r+0xa58>
 8006a02:	9b02      	ldr	r3, [sp, #8]
 8006a04:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006a08:	f88b a000 	strb.w	sl, [fp]
 8006a0c:	e775      	b.n	80068fa <_dtoa_r+0x94a>
 8006a0e:	4638      	mov	r0, r7
 8006a10:	e7ba      	b.n	8006988 <_dtoa_r+0x9d8>
 8006a12:	2201      	movs	r2, #1
 8006a14:	e7e2      	b.n	80069dc <_dtoa_r+0xa2c>
 8006a16:	9b03      	ldr	r3, [sp, #12]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	db04      	blt.n	8006a26 <_dtoa_r+0xa76>
 8006a1c:	9906      	ldr	r1, [sp, #24]
 8006a1e:	430b      	orrs	r3, r1
 8006a20:	9904      	ldr	r1, [sp, #16]
 8006a22:	430b      	orrs	r3, r1
 8006a24:	d122      	bne.n	8006a6c <_dtoa_r+0xabc>
 8006a26:	2a00      	cmp	r2, #0
 8006a28:	ddee      	ble.n	8006a08 <_dtoa_r+0xa58>
 8006a2a:	ee18 1a10 	vmov	r1, s16
 8006a2e:	2201      	movs	r2, #1
 8006a30:	4620      	mov	r0, r4
 8006a32:	f000 fbd1 	bl	80071d8 <__lshift>
 8006a36:	4631      	mov	r1, r6
 8006a38:	ee08 0a10 	vmov	s16, r0
 8006a3c:	f000 fc3c 	bl	80072b8 <__mcmp>
 8006a40:	2800      	cmp	r0, #0
 8006a42:	dc03      	bgt.n	8006a4c <_dtoa_r+0xa9c>
 8006a44:	d1e0      	bne.n	8006a08 <_dtoa_r+0xa58>
 8006a46:	f01a 0f01 	tst.w	sl, #1
 8006a4a:	d0dd      	beq.n	8006a08 <_dtoa_r+0xa58>
 8006a4c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006a50:	d1d7      	bne.n	8006a02 <_dtoa_r+0xa52>
 8006a52:	2339      	movs	r3, #57	; 0x39
 8006a54:	f88b 3000 	strb.w	r3, [fp]
 8006a58:	462b      	mov	r3, r5
 8006a5a:	461d      	mov	r5, r3
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006a62:	2a39      	cmp	r2, #57	; 0x39
 8006a64:	d071      	beq.n	8006b4a <_dtoa_r+0xb9a>
 8006a66:	3201      	adds	r2, #1
 8006a68:	701a      	strb	r2, [r3, #0]
 8006a6a:	e746      	b.n	80068fa <_dtoa_r+0x94a>
 8006a6c:	2a00      	cmp	r2, #0
 8006a6e:	dd07      	ble.n	8006a80 <_dtoa_r+0xad0>
 8006a70:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006a74:	d0ed      	beq.n	8006a52 <_dtoa_r+0xaa2>
 8006a76:	f10a 0301 	add.w	r3, sl, #1
 8006a7a:	f88b 3000 	strb.w	r3, [fp]
 8006a7e:	e73c      	b.n	80068fa <_dtoa_r+0x94a>
 8006a80:	9b05      	ldr	r3, [sp, #20]
 8006a82:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006a86:	4599      	cmp	r9, r3
 8006a88:	d047      	beq.n	8006b1a <_dtoa_r+0xb6a>
 8006a8a:	ee18 1a10 	vmov	r1, s16
 8006a8e:	2300      	movs	r3, #0
 8006a90:	220a      	movs	r2, #10
 8006a92:	4620      	mov	r0, r4
 8006a94:	f000 f9f0 	bl	8006e78 <__multadd>
 8006a98:	45b8      	cmp	r8, r7
 8006a9a:	ee08 0a10 	vmov	s16, r0
 8006a9e:	f04f 0300 	mov.w	r3, #0
 8006aa2:	f04f 020a 	mov.w	r2, #10
 8006aa6:	4641      	mov	r1, r8
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	d106      	bne.n	8006aba <_dtoa_r+0xb0a>
 8006aac:	f000 f9e4 	bl	8006e78 <__multadd>
 8006ab0:	4680      	mov	r8, r0
 8006ab2:	4607      	mov	r7, r0
 8006ab4:	f109 0901 	add.w	r9, r9, #1
 8006ab8:	e772      	b.n	80069a0 <_dtoa_r+0x9f0>
 8006aba:	f000 f9dd 	bl	8006e78 <__multadd>
 8006abe:	4639      	mov	r1, r7
 8006ac0:	4680      	mov	r8, r0
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	220a      	movs	r2, #10
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	f000 f9d6 	bl	8006e78 <__multadd>
 8006acc:	4607      	mov	r7, r0
 8006ace:	e7f1      	b.n	8006ab4 <_dtoa_r+0xb04>
 8006ad0:	9b03      	ldr	r3, [sp, #12]
 8006ad2:	9302      	str	r3, [sp, #8]
 8006ad4:	9d01      	ldr	r5, [sp, #4]
 8006ad6:	ee18 0a10 	vmov	r0, s16
 8006ada:	4631      	mov	r1, r6
 8006adc:	f7ff f9da 	bl	8005e94 <quorem>
 8006ae0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006ae4:	9b01      	ldr	r3, [sp, #4]
 8006ae6:	f805 ab01 	strb.w	sl, [r5], #1
 8006aea:	1aea      	subs	r2, r5, r3
 8006aec:	9b02      	ldr	r3, [sp, #8]
 8006aee:	4293      	cmp	r3, r2
 8006af0:	dd09      	ble.n	8006b06 <_dtoa_r+0xb56>
 8006af2:	ee18 1a10 	vmov	r1, s16
 8006af6:	2300      	movs	r3, #0
 8006af8:	220a      	movs	r2, #10
 8006afa:	4620      	mov	r0, r4
 8006afc:	f000 f9bc 	bl	8006e78 <__multadd>
 8006b00:	ee08 0a10 	vmov	s16, r0
 8006b04:	e7e7      	b.n	8006ad6 <_dtoa_r+0xb26>
 8006b06:	9b02      	ldr	r3, [sp, #8]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	bfc8      	it	gt
 8006b0c:	461d      	movgt	r5, r3
 8006b0e:	9b01      	ldr	r3, [sp, #4]
 8006b10:	bfd8      	it	le
 8006b12:	2501      	movle	r5, #1
 8006b14:	441d      	add	r5, r3
 8006b16:	f04f 0800 	mov.w	r8, #0
 8006b1a:	ee18 1a10 	vmov	r1, s16
 8006b1e:	2201      	movs	r2, #1
 8006b20:	4620      	mov	r0, r4
 8006b22:	f000 fb59 	bl	80071d8 <__lshift>
 8006b26:	4631      	mov	r1, r6
 8006b28:	ee08 0a10 	vmov	s16, r0
 8006b2c:	f000 fbc4 	bl	80072b8 <__mcmp>
 8006b30:	2800      	cmp	r0, #0
 8006b32:	dc91      	bgt.n	8006a58 <_dtoa_r+0xaa8>
 8006b34:	d102      	bne.n	8006b3c <_dtoa_r+0xb8c>
 8006b36:	f01a 0f01 	tst.w	sl, #1
 8006b3a:	d18d      	bne.n	8006a58 <_dtoa_r+0xaa8>
 8006b3c:	462b      	mov	r3, r5
 8006b3e:	461d      	mov	r5, r3
 8006b40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b44:	2a30      	cmp	r2, #48	; 0x30
 8006b46:	d0fa      	beq.n	8006b3e <_dtoa_r+0xb8e>
 8006b48:	e6d7      	b.n	80068fa <_dtoa_r+0x94a>
 8006b4a:	9a01      	ldr	r2, [sp, #4]
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d184      	bne.n	8006a5a <_dtoa_r+0xaaa>
 8006b50:	9b00      	ldr	r3, [sp, #0]
 8006b52:	3301      	adds	r3, #1
 8006b54:	9300      	str	r3, [sp, #0]
 8006b56:	2331      	movs	r3, #49	; 0x31
 8006b58:	7013      	strb	r3, [r2, #0]
 8006b5a:	e6ce      	b.n	80068fa <_dtoa_r+0x94a>
 8006b5c:	4b09      	ldr	r3, [pc, #36]	; (8006b84 <_dtoa_r+0xbd4>)
 8006b5e:	f7ff ba95 	b.w	800608c <_dtoa_r+0xdc>
 8006b62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	f47f aa6e 	bne.w	8006046 <_dtoa_r+0x96>
 8006b6a:	4b07      	ldr	r3, [pc, #28]	; (8006b88 <_dtoa_r+0xbd8>)
 8006b6c:	f7ff ba8e 	b.w	800608c <_dtoa_r+0xdc>
 8006b70:	9b02      	ldr	r3, [sp, #8]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	dcae      	bgt.n	8006ad4 <_dtoa_r+0xb24>
 8006b76:	9b06      	ldr	r3, [sp, #24]
 8006b78:	2b02      	cmp	r3, #2
 8006b7a:	f73f aea8 	bgt.w	80068ce <_dtoa_r+0x91e>
 8006b7e:	e7a9      	b.n	8006ad4 <_dtoa_r+0xb24>
 8006b80:	080080df 	.word	0x080080df
 8006b84:	0800803c 	.word	0x0800803c
 8006b88:	08008060 	.word	0x08008060

08006b8c <std>:
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	b510      	push	{r4, lr}
 8006b90:	4604      	mov	r4, r0
 8006b92:	e9c0 3300 	strd	r3, r3, [r0]
 8006b96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b9a:	6083      	str	r3, [r0, #8]
 8006b9c:	8181      	strh	r1, [r0, #12]
 8006b9e:	6643      	str	r3, [r0, #100]	; 0x64
 8006ba0:	81c2      	strh	r2, [r0, #14]
 8006ba2:	6183      	str	r3, [r0, #24]
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	2208      	movs	r2, #8
 8006ba8:	305c      	adds	r0, #92	; 0x5c
 8006baa:	f7fe fd01 	bl	80055b0 <memset>
 8006bae:	4b05      	ldr	r3, [pc, #20]	; (8006bc4 <std+0x38>)
 8006bb0:	6263      	str	r3, [r4, #36]	; 0x24
 8006bb2:	4b05      	ldr	r3, [pc, #20]	; (8006bc8 <std+0x3c>)
 8006bb4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006bb6:	4b05      	ldr	r3, [pc, #20]	; (8006bcc <std+0x40>)
 8006bb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006bba:	4b05      	ldr	r3, [pc, #20]	; (8006bd0 <std+0x44>)
 8006bbc:	6224      	str	r4, [r4, #32]
 8006bbe:	6323      	str	r3, [r4, #48]	; 0x30
 8006bc0:	bd10      	pop	{r4, pc}
 8006bc2:	bf00      	nop
 8006bc4:	0800797d 	.word	0x0800797d
 8006bc8:	0800799f 	.word	0x0800799f
 8006bcc:	080079d7 	.word	0x080079d7
 8006bd0:	080079fb 	.word	0x080079fb

08006bd4 <_cleanup_r>:
 8006bd4:	4901      	ldr	r1, [pc, #4]	; (8006bdc <_cleanup_r+0x8>)
 8006bd6:	f000 b8af 	b.w	8006d38 <_fwalk_reent>
 8006bda:	bf00      	nop
 8006bdc:	08007d11 	.word	0x08007d11

08006be0 <__sfmoreglue>:
 8006be0:	b570      	push	{r4, r5, r6, lr}
 8006be2:	2268      	movs	r2, #104	; 0x68
 8006be4:	1e4d      	subs	r5, r1, #1
 8006be6:	4355      	muls	r5, r2
 8006be8:	460e      	mov	r6, r1
 8006bea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006bee:	f000 fce7 	bl	80075c0 <_malloc_r>
 8006bf2:	4604      	mov	r4, r0
 8006bf4:	b140      	cbz	r0, 8006c08 <__sfmoreglue+0x28>
 8006bf6:	2100      	movs	r1, #0
 8006bf8:	e9c0 1600 	strd	r1, r6, [r0]
 8006bfc:	300c      	adds	r0, #12
 8006bfe:	60a0      	str	r0, [r4, #8]
 8006c00:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c04:	f7fe fcd4 	bl	80055b0 <memset>
 8006c08:	4620      	mov	r0, r4
 8006c0a:	bd70      	pop	{r4, r5, r6, pc}

08006c0c <__sfp_lock_acquire>:
 8006c0c:	4801      	ldr	r0, [pc, #4]	; (8006c14 <__sfp_lock_acquire+0x8>)
 8006c0e:	f000 b8b8 	b.w	8006d82 <__retarget_lock_acquire_recursive>
 8006c12:	bf00      	nop
 8006c14:	20000501 	.word	0x20000501

08006c18 <__sfp_lock_release>:
 8006c18:	4801      	ldr	r0, [pc, #4]	; (8006c20 <__sfp_lock_release+0x8>)
 8006c1a:	f000 b8b3 	b.w	8006d84 <__retarget_lock_release_recursive>
 8006c1e:	bf00      	nop
 8006c20:	20000501 	.word	0x20000501

08006c24 <__sinit_lock_acquire>:
 8006c24:	4801      	ldr	r0, [pc, #4]	; (8006c2c <__sinit_lock_acquire+0x8>)
 8006c26:	f000 b8ac 	b.w	8006d82 <__retarget_lock_acquire_recursive>
 8006c2a:	bf00      	nop
 8006c2c:	20000502 	.word	0x20000502

08006c30 <__sinit_lock_release>:
 8006c30:	4801      	ldr	r0, [pc, #4]	; (8006c38 <__sinit_lock_release+0x8>)
 8006c32:	f000 b8a7 	b.w	8006d84 <__retarget_lock_release_recursive>
 8006c36:	bf00      	nop
 8006c38:	20000502 	.word	0x20000502

08006c3c <__sinit>:
 8006c3c:	b510      	push	{r4, lr}
 8006c3e:	4604      	mov	r4, r0
 8006c40:	f7ff fff0 	bl	8006c24 <__sinit_lock_acquire>
 8006c44:	69a3      	ldr	r3, [r4, #24]
 8006c46:	b11b      	cbz	r3, 8006c50 <__sinit+0x14>
 8006c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c4c:	f7ff bff0 	b.w	8006c30 <__sinit_lock_release>
 8006c50:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c54:	6523      	str	r3, [r4, #80]	; 0x50
 8006c56:	4b13      	ldr	r3, [pc, #76]	; (8006ca4 <__sinit+0x68>)
 8006c58:	4a13      	ldr	r2, [pc, #76]	; (8006ca8 <__sinit+0x6c>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006c5e:	42a3      	cmp	r3, r4
 8006c60:	bf04      	itt	eq
 8006c62:	2301      	moveq	r3, #1
 8006c64:	61a3      	streq	r3, [r4, #24]
 8006c66:	4620      	mov	r0, r4
 8006c68:	f000 f820 	bl	8006cac <__sfp>
 8006c6c:	6060      	str	r0, [r4, #4]
 8006c6e:	4620      	mov	r0, r4
 8006c70:	f000 f81c 	bl	8006cac <__sfp>
 8006c74:	60a0      	str	r0, [r4, #8]
 8006c76:	4620      	mov	r0, r4
 8006c78:	f000 f818 	bl	8006cac <__sfp>
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	60e0      	str	r0, [r4, #12]
 8006c80:	2104      	movs	r1, #4
 8006c82:	6860      	ldr	r0, [r4, #4]
 8006c84:	f7ff ff82 	bl	8006b8c <std>
 8006c88:	68a0      	ldr	r0, [r4, #8]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	2109      	movs	r1, #9
 8006c8e:	f7ff ff7d 	bl	8006b8c <std>
 8006c92:	68e0      	ldr	r0, [r4, #12]
 8006c94:	2202      	movs	r2, #2
 8006c96:	2112      	movs	r1, #18
 8006c98:	f7ff ff78 	bl	8006b8c <std>
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	61a3      	str	r3, [r4, #24]
 8006ca0:	e7d2      	b.n	8006c48 <__sinit+0xc>
 8006ca2:	bf00      	nop
 8006ca4:	08008028 	.word	0x08008028
 8006ca8:	08006bd5 	.word	0x08006bd5

08006cac <__sfp>:
 8006cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cae:	4607      	mov	r7, r0
 8006cb0:	f7ff ffac 	bl	8006c0c <__sfp_lock_acquire>
 8006cb4:	4b1e      	ldr	r3, [pc, #120]	; (8006d30 <__sfp+0x84>)
 8006cb6:	681e      	ldr	r6, [r3, #0]
 8006cb8:	69b3      	ldr	r3, [r6, #24]
 8006cba:	b913      	cbnz	r3, 8006cc2 <__sfp+0x16>
 8006cbc:	4630      	mov	r0, r6
 8006cbe:	f7ff ffbd 	bl	8006c3c <__sinit>
 8006cc2:	3648      	adds	r6, #72	; 0x48
 8006cc4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	d503      	bpl.n	8006cd4 <__sfp+0x28>
 8006ccc:	6833      	ldr	r3, [r6, #0]
 8006cce:	b30b      	cbz	r3, 8006d14 <__sfp+0x68>
 8006cd0:	6836      	ldr	r6, [r6, #0]
 8006cd2:	e7f7      	b.n	8006cc4 <__sfp+0x18>
 8006cd4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006cd8:	b9d5      	cbnz	r5, 8006d10 <__sfp+0x64>
 8006cda:	4b16      	ldr	r3, [pc, #88]	; (8006d34 <__sfp+0x88>)
 8006cdc:	60e3      	str	r3, [r4, #12]
 8006cde:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ce2:	6665      	str	r5, [r4, #100]	; 0x64
 8006ce4:	f000 f84c 	bl	8006d80 <__retarget_lock_init_recursive>
 8006ce8:	f7ff ff96 	bl	8006c18 <__sfp_lock_release>
 8006cec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006cf0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006cf4:	6025      	str	r5, [r4, #0]
 8006cf6:	61a5      	str	r5, [r4, #24]
 8006cf8:	2208      	movs	r2, #8
 8006cfa:	4629      	mov	r1, r5
 8006cfc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d00:	f7fe fc56 	bl	80055b0 <memset>
 8006d04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006d08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d10:	3468      	adds	r4, #104	; 0x68
 8006d12:	e7d9      	b.n	8006cc8 <__sfp+0x1c>
 8006d14:	2104      	movs	r1, #4
 8006d16:	4638      	mov	r0, r7
 8006d18:	f7ff ff62 	bl	8006be0 <__sfmoreglue>
 8006d1c:	4604      	mov	r4, r0
 8006d1e:	6030      	str	r0, [r6, #0]
 8006d20:	2800      	cmp	r0, #0
 8006d22:	d1d5      	bne.n	8006cd0 <__sfp+0x24>
 8006d24:	f7ff ff78 	bl	8006c18 <__sfp_lock_release>
 8006d28:	230c      	movs	r3, #12
 8006d2a:	603b      	str	r3, [r7, #0]
 8006d2c:	e7ee      	b.n	8006d0c <__sfp+0x60>
 8006d2e:	bf00      	nop
 8006d30:	08008028 	.word	0x08008028
 8006d34:	ffff0001 	.word	0xffff0001

08006d38 <_fwalk_reent>:
 8006d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d3c:	4606      	mov	r6, r0
 8006d3e:	4688      	mov	r8, r1
 8006d40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d44:	2700      	movs	r7, #0
 8006d46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d4a:	f1b9 0901 	subs.w	r9, r9, #1
 8006d4e:	d505      	bpl.n	8006d5c <_fwalk_reent+0x24>
 8006d50:	6824      	ldr	r4, [r4, #0]
 8006d52:	2c00      	cmp	r4, #0
 8006d54:	d1f7      	bne.n	8006d46 <_fwalk_reent+0xe>
 8006d56:	4638      	mov	r0, r7
 8006d58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d5c:	89ab      	ldrh	r3, [r5, #12]
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d907      	bls.n	8006d72 <_fwalk_reent+0x3a>
 8006d62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d66:	3301      	adds	r3, #1
 8006d68:	d003      	beq.n	8006d72 <_fwalk_reent+0x3a>
 8006d6a:	4629      	mov	r1, r5
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	47c0      	blx	r8
 8006d70:	4307      	orrs	r7, r0
 8006d72:	3568      	adds	r5, #104	; 0x68
 8006d74:	e7e9      	b.n	8006d4a <_fwalk_reent+0x12>
	...

08006d78 <_localeconv_r>:
 8006d78:	4800      	ldr	r0, [pc, #0]	; (8006d7c <_localeconv_r+0x4>)
 8006d7a:	4770      	bx	lr
 8006d7c:	20000160 	.word	0x20000160

08006d80 <__retarget_lock_init_recursive>:
 8006d80:	4770      	bx	lr

08006d82 <__retarget_lock_acquire_recursive>:
 8006d82:	4770      	bx	lr

08006d84 <__retarget_lock_release_recursive>:
 8006d84:	4770      	bx	lr
	...

08006d88 <malloc>:
 8006d88:	4b02      	ldr	r3, [pc, #8]	; (8006d94 <malloc+0xc>)
 8006d8a:	4601      	mov	r1, r0
 8006d8c:	6818      	ldr	r0, [r3, #0]
 8006d8e:	f000 bc17 	b.w	80075c0 <_malloc_r>
 8006d92:	bf00      	nop
 8006d94:	2000000c 	.word	0x2000000c

08006d98 <memcpy>:
 8006d98:	440a      	add	r2, r1
 8006d9a:	4291      	cmp	r1, r2
 8006d9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006da0:	d100      	bne.n	8006da4 <memcpy+0xc>
 8006da2:	4770      	bx	lr
 8006da4:	b510      	push	{r4, lr}
 8006da6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006daa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dae:	4291      	cmp	r1, r2
 8006db0:	d1f9      	bne.n	8006da6 <memcpy+0xe>
 8006db2:	bd10      	pop	{r4, pc}

08006db4 <_Balloc>:
 8006db4:	b570      	push	{r4, r5, r6, lr}
 8006db6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006db8:	4604      	mov	r4, r0
 8006dba:	460d      	mov	r5, r1
 8006dbc:	b976      	cbnz	r6, 8006ddc <_Balloc+0x28>
 8006dbe:	2010      	movs	r0, #16
 8006dc0:	f7ff ffe2 	bl	8006d88 <malloc>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	6260      	str	r0, [r4, #36]	; 0x24
 8006dc8:	b920      	cbnz	r0, 8006dd4 <_Balloc+0x20>
 8006dca:	4b18      	ldr	r3, [pc, #96]	; (8006e2c <_Balloc+0x78>)
 8006dcc:	4818      	ldr	r0, [pc, #96]	; (8006e30 <_Balloc+0x7c>)
 8006dce:	2166      	movs	r1, #102	; 0x66
 8006dd0:	f000 feea 	bl	8007ba8 <__assert_func>
 8006dd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dd8:	6006      	str	r6, [r0, #0]
 8006dda:	60c6      	str	r6, [r0, #12]
 8006ddc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006dde:	68f3      	ldr	r3, [r6, #12]
 8006de0:	b183      	cbz	r3, 8006e04 <_Balloc+0x50>
 8006de2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dea:	b9b8      	cbnz	r0, 8006e1c <_Balloc+0x68>
 8006dec:	2101      	movs	r1, #1
 8006dee:	fa01 f605 	lsl.w	r6, r1, r5
 8006df2:	1d72      	adds	r2, r6, #5
 8006df4:	0092      	lsls	r2, r2, #2
 8006df6:	4620      	mov	r0, r4
 8006df8:	f000 fb60 	bl	80074bc <_calloc_r>
 8006dfc:	b160      	cbz	r0, 8006e18 <_Balloc+0x64>
 8006dfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e02:	e00e      	b.n	8006e22 <_Balloc+0x6e>
 8006e04:	2221      	movs	r2, #33	; 0x21
 8006e06:	2104      	movs	r1, #4
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f000 fb57 	bl	80074bc <_calloc_r>
 8006e0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e10:	60f0      	str	r0, [r6, #12]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1e4      	bne.n	8006de2 <_Balloc+0x2e>
 8006e18:	2000      	movs	r0, #0
 8006e1a:	bd70      	pop	{r4, r5, r6, pc}
 8006e1c:	6802      	ldr	r2, [r0, #0]
 8006e1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e22:	2300      	movs	r3, #0
 8006e24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e28:	e7f7      	b.n	8006e1a <_Balloc+0x66>
 8006e2a:	bf00      	nop
 8006e2c:	0800806d 	.word	0x0800806d
 8006e30:	08008150 	.word	0x08008150

08006e34 <_Bfree>:
 8006e34:	b570      	push	{r4, r5, r6, lr}
 8006e36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e38:	4605      	mov	r5, r0
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	b976      	cbnz	r6, 8006e5c <_Bfree+0x28>
 8006e3e:	2010      	movs	r0, #16
 8006e40:	f7ff ffa2 	bl	8006d88 <malloc>
 8006e44:	4602      	mov	r2, r0
 8006e46:	6268      	str	r0, [r5, #36]	; 0x24
 8006e48:	b920      	cbnz	r0, 8006e54 <_Bfree+0x20>
 8006e4a:	4b09      	ldr	r3, [pc, #36]	; (8006e70 <_Bfree+0x3c>)
 8006e4c:	4809      	ldr	r0, [pc, #36]	; (8006e74 <_Bfree+0x40>)
 8006e4e:	218a      	movs	r1, #138	; 0x8a
 8006e50:	f000 feaa 	bl	8007ba8 <__assert_func>
 8006e54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e58:	6006      	str	r6, [r0, #0]
 8006e5a:	60c6      	str	r6, [r0, #12]
 8006e5c:	b13c      	cbz	r4, 8006e6e <_Bfree+0x3a>
 8006e5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e60:	6862      	ldr	r2, [r4, #4]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e68:	6021      	str	r1, [r4, #0]
 8006e6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e6e:	bd70      	pop	{r4, r5, r6, pc}
 8006e70:	0800806d 	.word	0x0800806d
 8006e74:	08008150 	.word	0x08008150

08006e78 <__multadd>:
 8006e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e7c:	690d      	ldr	r5, [r1, #16]
 8006e7e:	4607      	mov	r7, r0
 8006e80:	460c      	mov	r4, r1
 8006e82:	461e      	mov	r6, r3
 8006e84:	f101 0c14 	add.w	ip, r1, #20
 8006e88:	2000      	movs	r0, #0
 8006e8a:	f8dc 3000 	ldr.w	r3, [ip]
 8006e8e:	b299      	uxth	r1, r3
 8006e90:	fb02 6101 	mla	r1, r2, r1, r6
 8006e94:	0c1e      	lsrs	r6, r3, #16
 8006e96:	0c0b      	lsrs	r3, r1, #16
 8006e98:	fb02 3306 	mla	r3, r2, r6, r3
 8006e9c:	b289      	uxth	r1, r1
 8006e9e:	3001      	adds	r0, #1
 8006ea0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ea4:	4285      	cmp	r5, r0
 8006ea6:	f84c 1b04 	str.w	r1, [ip], #4
 8006eaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006eae:	dcec      	bgt.n	8006e8a <__multadd+0x12>
 8006eb0:	b30e      	cbz	r6, 8006ef6 <__multadd+0x7e>
 8006eb2:	68a3      	ldr	r3, [r4, #8]
 8006eb4:	42ab      	cmp	r3, r5
 8006eb6:	dc19      	bgt.n	8006eec <__multadd+0x74>
 8006eb8:	6861      	ldr	r1, [r4, #4]
 8006eba:	4638      	mov	r0, r7
 8006ebc:	3101      	adds	r1, #1
 8006ebe:	f7ff ff79 	bl	8006db4 <_Balloc>
 8006ec2:	4680      	mov	r8, r0
 8006ec4:	b928      	cbnz	r0, 8006ed2 <__multadd+0x5a>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	4b0c      	ldr	r3, [pc, #48]	; (8006efc <__multadd+0x84>)
 8006eca:	480d      	ldr	r0, [pc, #52]	; (8006f00 <__multadd+0x88>)
 8006ecc:	21b5      	movs	r1, #181	; 0xb5
 8006ece:	f000 fe6b 	bl	8007ba8 <__assert_func>
 8006ed2:	6922      	ldr	r2, [r4, #16]
 8006ed4:	3202      	adds	r2, #2
 8006ed6:	f104 010c 	add.w	r1, r4, #12
 8006eda:	0092      	lsls	r2, r2, #2
 8006edc:	300c      	adds	r0, #12
 8006ede:	f7ff ff5b 	bl	8006d98 <memcpy>
 8006ee2:	4621      	mov	r1, r4
 8006ee4:	4638      	mov	r0, r7
 8006ee6:	f7ff ffa5 	bl	8006e34 <_Bfree>
 8006eea:	4644      	mov	r4, r8
 8006eec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ef0:	3501      	adds	r5, #1
 8006ef2:	615e      	str	r6, [r3, #20]
 8006ef4:	6125      	str	r5, [r4, #16]
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006efc:	080080df 	.word	0x080080df
 8006f00:	08008150 	.word	0x08008150

08006f04 <__hi0bits>:
 8006f04:	0c03      	lsrs	r3, r0, #16
 8006f06:	041b      	lsls	r3, r3, #16
 8006f08:	b9d3      	cbnz	r3, 8006f40 <__hi0bits+0x3c>
 8006f0a:	0400      	lsls	r0, r0, #16
 8006f0c:	2310      	movs	r3, #16
 8006f0e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f12:	bf04      	itt	eq
 8006f14:	0200      	lsleq	r0, r0, #8
 8006f16:	3308      	addeq	r3, #8
 8006f18:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006f1c:	bf04      	itt	eq
 8006f1e:	0100      	lsleq	r0, r0, #4
 8006f20:	3304      	addeq	r3, #4
 8006f22:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006f26:	bf04      	itt	eq
 8006f28:	0080      	lsleq	r0, r0, #2
 8006f2a:	3302      	addeq	r3, #2
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	db05      	blt.n	8006f3c <__hi0bits+0x38>
 8006f30:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006f34:	f103 0301 	add.w	r3, r3, #1
 8006f38:	bf08      	it	eq
 8006f3a:	2320      	moveq	r3, #32
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	4770      	bx	lr
 8006f40:	2300      	movs	r3, #0
 8006f42:	e7e4      	b.n	8006f0e <__hi0bits+0xa>

08006f44 <__lo0bits>:
 8006f44:	6803      	ldr	r3, [r0, #0]
 8006f46:	f013 0207 	ands.w	r2, r3, #7
 8006f4a:	4601      	mov	r1, r0
 8006f4c:	d00b      	beq.n	8006f66 <__lo0bits+0x22>
 8006f4e:	07da      	lsls	r2, r3, #31
 8006f50:	d423      	bmi.n	8006f9a <__lo0bits+0x56>
 8006f52:	0798      	lsls	r0, r3, #30
 8006f54:	bf49      	itett	mi
 8006f56:	085b      	lsrmi	r3, r3, #1
 8006f58:	089b      	lsrpl	r3, r3, #2
 8006f5a:	2001      	movmi	r0, #1
 8006f5c:	600b      	strmi	r3, [r1, #0]
 8006f5e:	bf5c      	itt	pl
 8006f60:	600b      	strpl	r3, [r1, #0]
 8006f62:	2002      	movpl	r0, #2
 8006f64:	4770      	bx	lr
 8006f66:	b298      	uxth	r0, r3
 8006f68:	b9a8      	cbnz	r0, 8006f96 <__lo0bits+0x52>
 8006f6a:	0c1b      	lsrs	r3, r3, #16
 8006f6c:	2010      	movs	r0, #16
 8006f6e:	b2da      	uxtb	r2, r3
 8006f70:	b90a      	cbnz	r2, 8006f76 <__lo0bits+0x32>
 8006f72:	3008      	adds	r0, #8
 8006f74:	0a1b      	lsrs	r3, r3, #8
 8006f76:	071a      	lsls	r2, r3, #28
 8006f78:	bf04      	itt	eq
 8006f7a:	091b      	lsreq	r3, r3, #4
 8006f7c:	3004      	addeq	r0, #4
 8006f7e:	079a      	lsls	r2, r3, #30
 8006f80:	bf04      	itt	eq
 8006f82:	089b      	lsreq	r3, r3, #2
 8006f84:	3002      	addeq	r0, #2
 8006f86:	07da      	lsls	r2, r3, #31
 8006f88:	d403      	bmi.n	8006f92 <__lo0bits+0x4e>
 8006f8a:	085b      	lsrs	r3, r3, #1
 8006f8c:	f100 0001 	add.w	r0, r0, #1
 8006f90:	d005      	beq.n	8006f9e <__lo0bits+0x5a>
 8006f92:	600b      	str	r3, [r1, #0]
 8006f94:	4770      	bx	lr
 8006f96:	4610      	mov	r0, r2
 8006f98:	e7e9      	b.n	8006f6e <__lo0bits+0x2a>
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	4770      	bx	lr
 8006f9e:	2020      	movs	r0, #32
 8006fa0:	4770      	bx	lr
	...

08006fa4 <__i2b>:
 8006fa4:	b510      	push	{r4, lr}
 8006fa6:	460c      	mov	r4, r1
 8006fa8:	2101      	movs	r1, #1
 8006faa:	f7ff ff03 	bl	8006db4 <_Balloc>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	b928      	cbnz	r0, 8006fbe <__i2b+0x1a>
 8006fb2:	4b05      	ldr	r3, [pc, #20]	; (8006fc8 <__i2b+0x24>)
 8006fb4:	4805      	ldr	r0, [pc, #20]	; (8006fcc <__i2b+0x28>)
 8006fb6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006fba:	f000 fdf5 	bl	8007ba8 <__assert_func>
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	6144      	str	r4, [r0, #20]
 8006fc2:	6103      	str	r3, [r0, #16]
 8006fc4:	bd10      	pop	{r4, pc}
 8006fc6:	bf00      	nop
 8006fc8:	080080df 	.word	0x080080df
 8006fcc:	08008150 	.word	0x08008150

08006fd0 <__multiply>:
 8006fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fd4:	4691      	mov	r9, r2
 8006fd6:	690a      	ldr	r2, [r1, #16]
 8006fd8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	bfb8      	it	lt
 8006fe0:	460b      	movlt	r3, r1
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	bfbc      	itt	lt
 8006fe6:	464c      	movlt	r4, r9
 8006fe8:	4699      	movlt	r9, r3
 8006fea:	6927      	ldr	r7, [r4, #16]
 8006fec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ff0:	68a3      	ldr	r3, [r4, #8]
 8006ff2:	6861      	ldr	r1, [r4, #4]
 8006ff4:	eb07 060a 	add.w	r6, r7, sl
 8006ff8:	42b3      	cmp	r3, r6
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	bfb8      	it	lt
 8006ffe:	3101      	addlt	r1, #1
 8007000:	f7ff fed8 	bl	8006db4 <_Balloc>
 8007004:	b930      	cbnz	r0, 8007014 <__multiply+0x44>
 8007006:	4602      	mov	r2, r0
 8007008:	4b44      	ldr	r3, [pc, #272]	; (800711c <__multiply+0x14c>)
 800700a:	4845      	ldr	r0, [pc, #276]	; (8007120 <__multiply+0x150>)
 800700c:	f240 115d 	movw	r1, #349	; 0x15d
 8007010:	f000 fdca 	bl	8007ba8 <__assert_func>
 8007014:	f100 0514 	add.w	r5, r0, #20
 8007018:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800701c:	462b      	mov	r3, r5
 800701e:	2200      	movs	r2, #0
 8007020:	4543      	cmp	r3, r8
 8007022:	d321      	bcc.n	8007068 <__multiply+0x98>
 8007024:	f104 0314 	add.w	r3, r4, #20
 8007028:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800702c:	f109 0314 	add.w	r3, r9, #20
 8007030:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007034:	9202      	str	r2, [sp, #8]
 8007036:	1b3a      	subs	r2, r7, r4
 8007038:	3a15      	subs	r2, #21
 800703a:	f022 0203 	bic.w	r2, r2, #3
 800703e:	3204      	adds	r2, #4
 8007040:	f104 0115 	add.w	r1, r4, #21
 8007044:	428f      	cmp	r7, r1
 8007046:	bf38      	it	cc
 8007048:	2204      	movcc	r2, #4
 800704a:	9201      	str	r2, [sp, #4]
 800704c:	9a02      	ldr	r2, [sp, #8]
 800704e:	9303      	str	r3, [sp, #12]
 8007050:	429a      	cmp	r2, r3
 8007052:	d80c      	bhi.n	800706e <__multiply+0x9e>
 8007054:	2e00      	cmp	r6, #0
 8007056:	dd03      	ble.n	8007060 <__multiply+0x90>
 8007058:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800705c:	2b00      	cmp	r3, #0
 800705e:	d05a      	beq.n	8007116 <__multiply+0x146>
 8007060:	6106      	str	r6, [r0, #16]
 8007062:	b005      	add	sp, #20
 8007064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007068:	f843 2b04 	str.w	r2, [r3], #4
 800706c:	e7d8      	b.n	8007020 <__multiply+0x50>
 800706e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007072:	f1ba 0f00 	cmp.w	sl, #0
 8007076:	d024      	beq.n	80070c2 <__multiply+0xf2>
 8007078:	f104 0e14 	add.w	lr, r4, #20
 800707c:	46a9      	mov	r9, r5
 800707e:	f04f 0c00 	mov.w	ip, #0
 8007082:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007086:	f8d9 1000 	ldr.w	r1, [r9]
 800708a:	fa1f fb82 	uxth.w	fp, r2
 800708e:	b289      	uxth	r1, r1
 8007090:	fb0a 110b 	mla	r1, sl, fp, r1
 8007094:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007098:	f8d9 2000 	ldr.w	r2, [r9]
 800709c:	4461      	add	r1, ip
 800709e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80070a2:	fb0a c20b 	mla	r2, sl, fp, ip
 80070a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80070aa:	b289      	uxth	r1, r1
 80070ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80070b0:	4577      	cmp	r7, lr
 80070b2:	f849 1b04 	str.w	r1, [r9], #4
 80070b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80070ba:	d8e2      	bhi.n	8007082 <__multiply+0xb2>
 80070bc:	9a01      	ldr	r2, [sp, #4]
 80070be:	f845 c002 	str.w	ip, [r5, r2]
 80070c2:	9a03      	ldr	r2, [sp, #12]
 80070c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80070c8:	3304      	adds	r3, #4
 80070ca:	f1b9 0f00 	cmp.w	r9, #0
 80070ce:	d020      	beq.n	8007112 <__multiply+0x142>
 80070d0:	6829      	ldr	r1, [r5, #0]
 80070d2:	f104 0c14 	add.w	ip, r4, #20
 80070d6:	46ae      	mov	lr, r5
 80070d8:	f04f 0a00 	mov.w	sl, #0
 80070dc:	f8bc b000 	ldrh.w	fp, [ip]
 80070e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80070e4:	fb09 220b 	mla	r2, r9, fp, r2
 80070e8:	4492      	add	sl, r2
 80070ea:	b289      	uxth	r1, r1
 80070ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80070f0:	f84e 1b04 	str.w	r1, [lr], #4
 80070f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80070f8:	f8be 1000 	ldrh.w	r1, [lr]
 80070fc:	0c12      	lsrs	r2, r2, #16
 80070fe:	fb09 1102 	mla	r1, r9, r2, r1
 8007102:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007106:	4567      	cmp	r7, ip
 8007108:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800710c:	d8e6      	bhi.n	80070dc <__multiply+0x10c>
 800710e:	9a01      	ldr	r2, [sp, #4]
 8007110:	50a9      	str	r1, [r5, r2]
 8007112:	3504      	adds	r5, #4
 8007114:	e79a      	b.n	800704c <__multiply+0x7c>
 8007116:	3e01      	subs	r6, #1
 8007118:	e79c      	b.n	8007054 <__multiply+0x84>
 800711a:	bf00      	nop
 800711c:	080080df 	.word	0x080080df
 8007120:	08008150 	.word	0x08008150

08007124 <__pow5mult>:
 8007124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007128:	4615      	mov	r5, r2
 800712a:	f012 0203 	ands.w	r2, r2, #3
 800712e:	4606      	mov	r6, r0
 8007130:	460f      	mov	r7, r1
 8007132:	d007      	beq.n	8007144 <__pow5mult+0x20>
 8007134:	4c25      	ldr	r4, [pc, #148]	; (80071cc <__pow5mult+0xa8>)
 8007136:	3a01      	subs	r2, #1
 8007138:	2300      	movs	r3, #0
 800713a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800713e:	f7ff fe9b 	bl	8006e78 <__multadd>
 8007142:	4607      	mov	r7, r0
 8007144:	10ad      	asrs	r5, r5, #2
 8007146:	d03d      	beq.n	80071c4 <__pow5mult+0xa0>
 8007148:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800714a:	b97c      	cbnz	r4, 800716c <__pow5mult+0x48>
 800714c:	2010      	movs	r0, #16
 800714e:	f7ff fe1b 	bl	8006d88 <malloc>
 8007152:	4602      	mov	r2, r0
 8007154:	6270      	str	r0, [r6, #36]	; 0x24
 8007156:	b928      	cbnz	r0, 8007164 <__pow5mult+0x40>
 8007158:	4b1d      	ldr	r3, [pc, #116]	; (80071d0 <__pow5mult+0xac>)
 800715a:	481e      	ldr	r0, [pc, #120]	; (80071d4 <__pow5mult+0xb0>)
 800715c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007160:	f000 fd22 	bl	8007ba8 <__assert_func>
 8007164:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007168:	6004      	str	r4, [r0, #0]
 800716a:	60c4      	str	r4, [r0, #12]
 800716c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007170:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007174:	b94c      	cbnz	r4, 800718a <__pow5mult+0x66>
 8007176:	f240 2171 	movw	r1, #625	; 0x271
 800717a:	4630      	mov	r0, r6
 800717c:	f7ff ff12 	bl	8006fa4 <__i2b>
 8007180:	2300      	movs	r3, #0
 8007182:	f8c8 0008 	str.w	r0, [r8, #8]
 8007186:	4604      	mov	r4, r0
 8007188:	6003      	str	r3, [r0, #0]
 800718a:	f04f 0900 	mov.w	r9, #0
 800718e:	07eb      	lsls	r3, r5, #31
 8007190:	d50a      	bpl.n	80071a8 <__pow5mult+0x84>
 8007192:	4639      	mov	r1, r7
 8007194:	4622      	mov	r2, r4
 8007196:	4630      	mov	r0, r6
 8007198:	f7ff ff1a 	bl	8006fd0 <__multiply>
 800719c:	4639      	mov	r1, r7
 800719e:	4680      	mov	r8, r0
 80071a0:	4630      	mov	r0, r6
 80071a2:	f7ff fe47 	bl	8006e34 <_Bfree>
 80071a6:	4647      	mov	r7, r8
 80071a8:	106d      	asrs	r5, r5, #1
 80071aa:	d00b      	beq.n	80071c4 <__pow5mult+0xa0>
 80071ac:	6820      	ldr	r0, [r4, #0]
 80071ae:	b938      	cbnz	r0, 80071c0 <__pow5mult+0x9c>
 80071b0:	4622      	mov	r2, r4
 80071b2:	4621      	mov	r1, r4
 80071b4:	4630      	mov	r0, r6
 80071b6:	f7ff ff0b 	bl	8006fd0 <__multiply>
 80071ba:	6020      	str	r0, [r4, #0]
 80071bc:	f8c0 9000 	str.w	r9, [r0]
 80071c0:	4604      	mov	r4, r0
 80071c2:	e7e4      	b.n	800718e <__pow5mult+0x6a>
 80071c4:	4638      	mov	r0, r7
 80071c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071ca:	bf00      	nop
 80071cc:	080082a0 	.word	0x080082a0
 80071d0:	0800806d 	.word	0x0800806d
 80071d4:	08008150 	.word	0x08008150

080071d8 <__lshift>:
 80071d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071dc:	460c      	mov	r4, r1
 80071de:	6849      	ldr	r1, [r1, #4]
 80071e0:	6923      	ldr	r3, [r4, #16]
 80071e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071e6:	68a3      	ldr	r3, [r4, #8]
 80071e8:	4607      	mov	r7, r0
 80071ea:	4691      	mov	r9, r2
 80071ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071f0:	f108 0601 	add.w	r6, r8, #1
 80071f4:	42b3      	cmp	r3, r6
 80071f6:	db0b      	blt.n	8007210 <__lshift+0x38>
 80071f8:	4638      	mov	r0, r7
 80071fa:	f7ff fddb 	bl	8006db4 <_Balloc>
 80071fe:	4605      	mov	r5, r0
 8007200:	b948      	cbnz	r0, 8007216 <__lshift+0x3e>
 8007202:	4602      	mov	r2, r0
 8007204:	4b2a      	ldr	r3, [pc, #168]	; (80072b0 <__lshift+0xd8>)
 8007206:	482b      	ldr	r0, [pc, #172]	; (80072b4 <__lshift+0xdc>)
 8007208:	f240 11d9 	movw	r1, #473	; 0x1d9
 800720c:	f000 fccc 	bl	8007ba8 <__assert_func>
 8007210:	3101      	adds	r1, #1
 8007212:	005b      	lsls	r3, r3, #1
 8007214:	e7ee      	b.n	80071f4 <__lshift+0x1c>
 8007216:	2300      	movs	r3, #0
 8007218:	f100 0114 	add.w	r1, r0, #20
 800721c:	f100 0210 	add.w	r2, r0, #16
 8007220:	4618      	mov	r0, r3
 8007222:	4553      	cmp	r3, sl
 8007224:	db37      	blt.n	8007296 <__lshift+0xbe>
 8007226:	6920      	ldr	r0, [r4, #16]
 8007228:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800722c:	f104 0314 	add.w	r3, r4, #20
 8007230:	f019 091f 	ands.w	r9, r9, #31
 8007234:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007238:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800723c:	d02f      	beq.n	800729e <__lshift+0xc6>
 800723e:	f1c9 0e20 	rsb	lr, r9, #32
 8007242:	468a      	mov	sl, r1
 8007244:	f04f 0c00 	mov.w	ip, #0
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	fa02 f209 	lsl.w	r2, r2, r9
 800724e:	ea42 020c 	orr.w	r2, r2, ip
 8007252:	f84a 2b04 	str.w	r2, [sl], #4
 8007256:	f853 2b04 	ldr.w	r2, [r3], #4
 800725a:	4298      	cmp	r0, r3
 800725c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007260:	d8f2      	bhi.n	8007248 <__lshift+0x70>
 8007262:	1b03      	subs	r3, r0, r4
 8007264:	3b15      	subs	r3, #21
 8007266:	f023 0303 	bic.w	r3, r3, #3
 800726a:	3304      	adds	r3, #4
 800726c:	f104 0215 	add.w	r2, r4, #21
 8007270:	4290      	cmp	r0, r2
 8007272:	bf38      	it	cc
 8007274:	2304      	movcc	r3, #4
 8007276:	f841 c003 	str.w	ip, [r1, r3]
 800727a:	f1bc 0f00 	cmp.w	ip, #0
 800727e:	d001      	beq.n	8007284 <__lshift+0xac>
 8007280:	f108 0602 	add.w	r6, r8, #2
 8007284:	3e01      	subs	r6, #1
 8007286:	4638      	mov	r0, r7
 8007288:	612e      	str	r6, [r5, #16]
 800728a:	4621      	mov	r1, r4
 800728c:	f7ff fdd2 	bl	8006e34 <_Bfree>
 8007290:	4628      	mov	r0, r5
 8007292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007296:	f842 0f04 	str.w	r0, [r2, #4]!
 800729a:	3301      	adds	r3, #1
 800729c:	e7c1      	b.n	8007222 <__lshift+0x4a>
 800729e:	3904      	subs	r1, #4
 80072a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80072a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80072a8:	4298      	cmp	r0, r3
 80072aa:	d8f9      	bhi.n	80072a0 <__lshift+0xc8>
 80072ac:	e7ea      	b.n	8007284 <__lshift+0xac>
 80072ae:	bf00      	nop
 80072b0:	080080df 	.word	0x080080df
 80072b4:	08008150 	.word	0x08008150

080072b8 <__mcmp>:
 80072b8:	b530      	push	{r4, r5, lr}
 80072ba:	6902      	ldr	r2, [r0, #16]
 80072bc:	690c      	ldr	r4, [r1, #16]
 80072be:	1b12      	subs	r2, r2, r4
 80072c0:	d10e      	bne.n	80072e0 <__mcmp+0x28>
 80072c2:	f100 0314 	add.w	r3, r0, #20
 80072c6:	3114      	adds	r1, #20
 80072c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80072cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80072d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80072d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80072d8:	42a5      	cmp	r5, r4
 80072da:	d003      	beq.n	80072e4 <__mcmp+0x2c>
 80072dc:	d305      	bcc.n	80072ea <__mcmp+0x32>
 80072de:	2201      	movs	r2, #1
 80072e0:	4610      	mov	r0, r2
 80072e2:	bd30      	pop	{r4, r5, pc}
 80072e4:	4283      	cmp	r3, r0
 80072e6:	d3f3      	bcc.n	80072d0 <__mcmp+0x18>
 80072e8:	e7fa      	b.n	80072e0 <__mcmp+0x28>
 80072ea:	f04f 32ff 	mov.w	r2, #4294967295
 80072ee:	e7f7      	b.n	80072e0 <__mcmp+0x28>

080072f0 <__mdiff>:
 80072f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	460c      	mov	r4, r1
 80072f6:	4606      	mov	r6, r0
 80072f8:	4611      	mov	r1, r2
 80072fa:	4620      	mov	r0, r4
 80072fc:	4690      	mov	r8, r2
 80072fe:	f7ff ffdb 	bl	80072b8 <__mcmp>
 8007302:	1e05      	subs	r5, r0, #0
 8007304:	d110      	bne.n	8007328 <__mdiff+0x38>
 8007306:	4629      	mov	r1, r5
 8007308:	4630      	mov	r0, r6
 800730a:	f7ff fd53 	bl	8006db4 <_Balloc>
 800730e:	b930      	cbnz	r0, 800731e <__mdiff+0x2e>
 8007310:	4b3a      	ldr	r3, [pc, #232]	; (80073fc <__mdiff+0x10c>)
 8007312:	4602      	mov	r2, r0
 8007314:	f240 2132 	movw	r1, #562	; 0x232
 8007318:	4839      	ldr	r0, [pc, #228]	; (8007400 <__mdiff+0x110>)
 800731a:	f000 fc45 	bl	8007ba8 <__assert_func>
 800731e:	2301      	movs	r3, #1
 8007320:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007324:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007328:	bfa4      	itt	ge
 800732a:	4643      	movge	r3, r8
 800732c:	46a0      	movge	r8, r4
 800732e:	4630      	mov	r0, r6
 8007330:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007334:	bfa6      	itte	ge
 8007336:	461c      	movge	r4, r3
 8007338:	2500      	movge	r5, #0
 800733a:	2501      	movlt	r5, #1
 800733c:	f7ff fd3a 	bl	8006db4 <_Balloc>
 8007340:	b920      	cbnz	r0, 800734c <__mdiff+0x5c>
 8007342:	4b2e      	ldr	r3, [pc, #184]	; (80073fc <__mdiff+0x10c>)
 8007344:	4602      	mov	r2, r0
 8007346:	f44f 7110 	mov.w	r1, #576	; 0x240
 800734a:	e7e5      	b.n	8007318 <__mdiff+0x28>
 800734c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007350:	6926      	ldr	r6, [r4, #16]
 8007352:	60c5      	str	r5, [r0, #12]
 8007354:	f104 0914 	add.w	r9, r4, #20
 8007358:	f108 0514 	add.w	r5, r8, #20
 800735c:	f100 0e14 	add.w	lr, r0, #20
 8007360:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007364:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007368:	f108 0210 	add.w	r2, r8, #16
 800736c:	46f2      	mov	sl, lr
 800736e:	2100      	movs	r1, #0
 8007370:	f859 3b04 	ldr.w	r3, [r9], #4
 8007374:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007378:	fa1f f883 	uxth.w	r8, r3
 800737c:	fa11 f18b 	uxtah	r1, r1, fp
 8007380:	0c1b      	lsrs	r3, r3, #16
 8007382:	eba1 0808 	sub.w	r8, r1, r8
 8007386:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800738a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800738e:	fa1f f888 	uxth.w	r8, r8
 8007392:	1419      	asrs	r1, r3, #16
 8007394:	454e      	cmp	r6, r9
 8007396:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800739a:	f84a 3b04 	str.w	r3, [sl], #4
 800739e:	d8e7      	bhi.n	8007370 <__mdiff+0x80>
 80073a0:	1b33      	subs	r3, r6, r4
 80073a2:	3b15      	subs	r3, #21
 80073a4:	f023 0303 	bic.w	r3, r3, #3
 80073a8:	3304      	adds	r3, #4
 80073aa:	3415      	adds	r4, #21
 80073ac:	42a6      	cmp	r6, r4
 80073ae:	bf38      	it	cc
 80073b0:	2304      	movcc	r3, #4
 80073b2:	441d      	add	r5, r3
 80073b4:	4473      	add	r3, lr
 80073b6:	469e      	mov	lr, r3
 80073b8:	462e      	mov	r6, r5
 80073ba:	4566      	cmp	r6, ip
 80073bc:	d30e      	bcc.n	80073dc <__mdiff+0xec>
 80073be:	f10c 0203 	add.w	r2, ip, #3
 80073c2:	1b52      	subs	r2, r2, r5
 80073c4:	f022 0203 	bic.w	r2, r2, #3
 80073c8:	3d03      	subs	r5, #3
 80073ca:	45ac      	cmp	ip, r5
 80073cc:	bf38      	it	cc
 80073ce:	2200      	movcc	r2, #0
 80073d0:	441a      	add	r2, r3
 80073d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80073d6:	b17b      	cbz	r3, 80073f8 <__mdiff+0x108>
 80073d8:	6107      	str	r7, [r0, #16]
 80073da:	e7a3      	b.n	8007324 <__mdiff+0x34>
 80073dc:	f856 8b04 	ldr.w	r8, [r6], #4
 80073e0:	fa11 f288 	uxtah	r2, r1, r8
 80073e4:	1414      	asrs	r4, r2, #16
 80073e6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80073ea:	b292      	uxth	r2, r2
 80073ec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80073f0:	f84e 2b04 	str.w	r2, [lr], #4
 80073f4:	1421      	asrs	r1, r4, #16
 80073f6:	e7e0      	b.n	80073ba <__mdiff+0xca>
 80073f8:	3f01      	subs	r7, #1
 80073fa:	e7ea      	b.n	80073d2 <__mdiff+0xe2>
 80073fc:	080080df 	.word	0x080080df
 8007400:	08008150 	.word	0x08008150

08007404 <__d2b>:
 8007404:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007408:	4689      	mov	r9, r1
 800740a:	2101      	movs	r1, #1
 800740c:	ec57 6b10 	vmov	r6, r7, d0
 8007410:	4690      	mov	r8, r2
 8007412:	f7ff fccf 	bl	8006db4 <_Balloc>
 8007416:	4604      	mov	r4, r0
 8007418:	b930      	cbnz	r0, 8007428 <__d2b+0x24>
 800741a:	4602      	mov	r2, r0
 800741c:	4b25      	ldr	r3, [pc, #148]	; (80074b4 <__d2b+0xb0>)
 800741e:	4826      	ldr	r0, [pc, #152]	; (80074b8 <__d2b+0xb4>)
 8007420:	f240 310a 	movw	r1, #778	; 0x30a
 8007424:	f000 fbc0 	bl	8007ba8 <__assert_func>
 8007428:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800742c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007430:	bb35      	cbnz	r5, 8007480 <__d2b+0x7c>
 8007432:	2e00      	cmp	r6, #0
 8007434:	9301      	str	r3, [sp, #4]
 8007436:	d028      	beq.n	800748a <__d2b+0x86>
 8007438:	4668      	mov	r0, sp
 800743a:	9600      	str	r6, [sp, #0]
 800743c:	f7ff fd82 	bl	8006f44 <__lo0bits>
 8007440:	9900      	ldr	r1, [sp, #0]
 8007442:	b300      	cbz	r0, 8007486 <__d2b+0x82>
 8007444:	9a01      	ldr	r2, [sp, #4]
 8007446:	f1c0 0320 	rsb	r3, r0, #32
 800744a:	fa02 f303 	lsl.w	r3, r2, r3
 800744e:	430b      	orrs	r3, r1
 8007450:	40c2      	lsrs	r2, r0
 8007452:	6163      	str	r3, [r4, #20]
 8007454:	9201      	str	r2, [sp, #4]
 8007456:	9b01      	ldr	r3, [sp, #4]
 8007458:	61a3      	str	r3, [r4, #24]
 800745a:	2b00      	cmp	r3, #0
 800745c:	bf14      	ite	ne
 800745e:	2202      	movne	r2, #2
 8007460:	2201      	moveq	r2, #1
 8007462:	6122      	str	r2, [r4, #16]
 8007464:	b1d5      	cbz	r5, 800749c <__d2b+0x98>
 8007466:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800746a:	4405      	add	r5, r0
 800746c:	f8c9 5000 	str.w	r5, [r9]
 8007470:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007474:	f8c8 0000 	str.w	r0, [r8]
 8007478:	4620      	mov	r0, r4
 800747a:	b003      	add	sp, #12
 800747c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007480:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007484:	e7d5      	b.n	8007432 <__d2b+0x2e>
 8007486:	6161      	str	r1, [r4, #20]
 8007488:	e7e5      	b.n	8007456 <__d2b+0x52>
 800748a:	a801      	add	r0, sp, #4
 800748c:	f7ff fd5a 	bl	8006f44 <__lo0bits>
 8007490:	9b01      	ldr	r3, [sp, #4]
 8007492:	6163      	str	r3, [r4, #20]
 8007494:	2201      	movs	r2, #1
 8007496:	6122      	str	r2, [r4, #16]
 8007498:	3020      	adds	r0, #32
 800749a:	e7e3      	b.n	8007464 <__d2b+0x60>
 800749c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80074a4:	f8c9 0000 	str.w	r0, [r9]
 80074a8:	6918      	ldr	r0, [r3, #16]
 80074aa:	f7ff fd2b 	bl	8006f04 <__hi0bits>
 80074ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074b2:	e7df      	b.n	8007474 <__d2b+0x70>
 80074b4:	080080df 	.word	0x080080df
 80074b8:	08008150 	.word	0x08008150

080074bc <_calloc_r>:
 80074bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074be:	fba1 2402 	umull	r2, r4, r1, r2
 80074c2:	b94c      	cbnz	r4, 80074d8 <_calloc_r+0x1c>
 80074c4:	4611      	mov	r1, r2
 80074c6:	9201      	str	r2, [sp, #4]
 80074c8:	f000 f87a 	bl	80075c0 <_malloc_r>
 80074cc:	9a01      	ldr	r2, [sp, #4]
 80074ce:	4605      	mov	r5, r0
 80074d0:	b930      	cbnz	r0, 80074e0 <_calloc_r+0x24>
 80074d2:	4628      	mov	r0, r5
 80074d4:	b003      	add	sp, #12
 80074d6:	bd30      	pop	{r4, r5, pc}
 80074d8:	220c      	movs	r2, #12
 80074da:	6002      	str	r2, [r0, #0]
 80074dc:	2500      	movs	r5, #0
 80074de:	e7f8      	b.n	80074d2 <_calloc_r+0x16>
 80074e0:	4621      	mov	r1, r4
 80074e2:	f7fe f865 	bl	80055b0 <memset>
 80074e6:	e7f4      	b.n	80074d2 <_calloc_r+0x16>

080074e8 <_free_r>:
 80074e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074ea:	2900      	cmp	r1, #0
 80074ec:	d044      	beq.n	8007578 <_free_r+0x90>
 80074ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074f2:	9001      	str	r0, [sp, #4]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	f1a1 0404 	sub.w	r4, r1, #4
 80074fa:	bfb8      	it	lt
 80074fc:	18e4      	addlt	r4, r4, r3
 80074fe:	f000 fcdf 	bl	8007ec0 <__malloc_lock>
 8007502:	4a1e      	ldr	r2, [pc, #120]	; (800757c <_free_r+0x94>)
 8007504:	9801      	ldr	r0, [sp, #4]
 8007506:	6813      	ldr	r3, [r2, #0]
 8007508:	b933      	cbnz	r3, 8007518 <_free_r+0x30>
 800750a:	6063      	str	r3, [r4, #4]
 800750c:	6014      	str	r4, [r2, #0]
 800750e:	b003      	add	sp, #12
 8007510:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007514:	f000 bcda 	b.w	8007ecc <__malloc_unlock>
 8007518:	42a3      	cmp	r3, r4
 800751a:	d908      	bls.n	800752e <_free_r+0x46>
 800751c:	6825      	ldr	r5, [r4, #0]
 800751e:	1961      	adds	r1, r4, r5
 8007520:	428b      	cmp	r3, r1
 8007522:	bf01      	itttt	eq
 8007524:	6819      	ldreq	r1, [r3, #0]
 8007526:	685b      	ldreq	r3, [r3, #4]
 8007528:	1949      	addeq	r1, r1, r5
 800752a:	6021      	streq	r1, [r4, #0]
 800752c:	e7ed      	b.n	800750a <_free_r+0x22>
 800752e:	461a      	mov	r2, r3
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	b10b      	cbz	r3, 8007538 <_free_r+0x50>
 8007534:	42a3      	cmp	r3, r4
 8007536:	d9fa      	bls.n	800752e <_free_r+0x46>
 8007538:	6811      	ldr	r1, [r2, #0]
 800753a:	1855      	adds	r5, r2, r1
 800753c:	42a5      	cmp	r5, r4
 800753e:	d10b      	bne.n	8007558 <_free_r+0x70>
 8007540:	6824      	ldr	r4, [r4, #0]
 8007542:	4421      	add	r1, r4
 8007544:	1854      	adds	r4, r2, r1
 8007546:	42a3      	cmp	r3, r4
 8007548:	6011      	str	r1, [r2, #0]
 800754a:	d1e0      	bne.n	800750e <_free_r+0x26>
 800754c:	681c      	ldr	r4, [r3, #0]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	6053      	str	r3, [r2, #4]
 8007552:	4421      	add	r1, r4
 8007554:	6011      	str	r1, [r2, #0]
 8007556:	e7da      	b.n	800750e <_free_r+0x26>
 8007558:	d902      	bls.n	8007560 <_free_r+0x78>
 800755a:	230c      	movs	r3, #12
 800755c:	6003      	str	r3, [r0, #0]
 800755e:	e7d6      	b.n	800750e <_free_r+0x26>
 8007560:	6825      	ldr	r5, [r4, #0]
 8007562:	1961      	adds	r1, r4, r5
 8007564:	428b      	cmp	r3, r1
 8007566:	bf04      	itt	eq
 8007568:	6819      	ldreq	r1, [r3, #0]
 800756a:	685b      	ldreq	r3, [r3, #4]
 800756c:	6063      	str	r3, [r4, #4]
 800756e:	bf04      	itt	eq
 8007570:	1949      	addeq	r1, r1, r5
 8007572:	6021      	streq	r1, [r4, #0]
 8007574:	6054      	str	r4, [r2, #4]
 8007576:	e7ca      	b.n	800750e <_free_r+0x26>
 8007578:	b003      	add	sp, #12
 800757a:	bd30      	pop	{r4, r5, pc}
 800757c:	20000504 	.word	0x20000504

08007580 <sbrk_aligned>:
 8007580:	b570      	push	{r4, r5, r6, lr}
 8007582:	4e0e      	ldr	r6, [pc, #56]	; (80075bc <sbrk_aligned+0x3c>)
 8007584:	460c      	mov	r4, r1
 8007586:	6831      	ldr	r1, [r6, #0]
 8007588:	4605      	mov	r5, r0
 800758a:	b911      	cbnz	r1, 8007592 <sbrk_aligned+0x12>
 800758c:	f000 f9e6 	bl	800795c <_sbrk_r>
 8007590:	6030      	str	r0, [r6, #0]
 8007592:	4621      	mov	r1, r4
 8007594:	4628      	mov	r0, r5
 8007596:	f000 f9e1 	bl	800795c <_sbrk_r>
 800759a:	1c43      	adds	r3, r0, #1
 800759c:	d00a      	beq.n	80075b4 <sbrk_aligned+0x34>
 800759e:	1cc4      	adds	r4, r0, #3
 80075a0:	f024 0403 	bic.w	r4, r4, #3
 80075a4:	42a0      	cmp	r0, r4
 80075a6:	d007      	beq.n	80075b8 <sbrk_aligned+0x38>
 80075a8:	1a21      	subs	r1, r4, r0
 80075aa:	4628      	mov	r0, r5
 80075ac:	f000 f9d6 	bl	800795c <_sbrk_r>
 80075b0:	3001      	adds	r0, #1
 80075b2:	d101      	bne.n	80075b8 <sbrk_aligned+0x38>
 80075b4:	f04f 34ff 	mov.w	r4, #4294967295
 80075b8:	4620      	mov	r0, r4
 80075ba:	bd70      	pop	{r4, r5, r6, pc}
 80075bc:	20000508 	.word	0x20000508

080075c0 <_malloc_r>:
 80075c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c4:	1ccd      	adds	r5, r1, #3
 80075c6:	f025 0503 	bic.w	r5, r5, #3
 80075ca:	3508      	adds	r5, #8
 80075cc:	2d0c      	cmp	r5, #12
 80075ce:	bf38      	it	cc
 80075d0:	250c      	movcc	r5, #12
 80075d2:	2d00      	cmp	r5, #0
 80075d4:	4607      	mov	r7, r0
 80075d6:	db01      	blt.n	80075dc <_malloc_r+0x1c>
 80075d8:	42a9      	cmp	r1, r5
 80075da:	d905      	bls.n	80075e8 <_malloc_r+0x28>
 80075dc:	230c      	movs	r3, #12
 80075de:	603b      	str	r3, [r7, #0]
 80075e0:	2600      	movs	r6, #0
 80075e2:	4630      	mov	r0, r6
 80075e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075e8:	4e2e      	ldr	r6, [pc, #184]	; (80076a4 <_malloc_r+0xe4>)
 80075ea:	f000 fc69 	bl	8007ec0 <__malloc_lock>
 80075ee:	6833      	ldr	r3, [r6, #0]
 80075f0:	461c      	mov	r4, r3
 80075f2:	bb34      	cbnz	r4, 8007642 <_malloc_r+0x82>
 80075f4:	4629      	mov	r1, r5
 80075f6:	4638      	mov	r0, r7
 80075f8:	f7ff ffc2 	bl	8007580 <sbrk_aligned>
 80075fc:	1c43      	adds	r3, r0, #1
 80075fe:	4604      	mov	r4, r0
 8007600:	d14d      	bne.n	800769e <_malloc_r+0xde>
 8007602:	6834      	ldr	r4, [r6, #0]
 8007604:	4626      	mov	r6, r4
 8007606:	2e00      	cmp	r6, #0
 8007608:	d140      	bne.n	800768c <_malloc_r+0xcc>
 800760a:	6823      	ldr	r3, [r4, #0]
 800760c:	4631      	mov	r1, r6
 800760e:	4638      	mov	r0, r7
 8007610:	eb04 0803 	add.w	r8, r4, r3
 8007614:	f000 f9a2 	bl	800795c <_sbrk_r>
 8007618:	4580      	cmp	r8, r0
 800761a:	d13a      	bne.n	8007692 <_malloc_r+0xd2>
 800761c:	6821      	ldr	r1, [r4, #0]
 800761e:	3503      	adds	r5, #3
 8007620:	1a6d      	subs	r5, r5, r1
 8007622:	f025 0503 	bic.w	r5, r5, #3
 8007626:	3508      	adds	r5, #8
 8007628:	2d0c      	cmp	r5, #12
 800762a:	bf38      	it	cc
 800762c:	250c      	movcc	r5, #12
 800762e:	4629      	mov	r1, r5
 8007630:	4638      	mov	r0, r7
 8007632:	f7ff ffa5 	bl	8007580 <sbrk_aligned>
 8007636:	3001      	adds	r0, #1
 8007638:	d02b      	beq.n	8007692 <_malloc_r+0xd2>
 800763a:	6823      	ldr	r3, [r4, #0]
 800763c:	442b      	add	r3, r5
 800763e:	6023      	str	r3, [r4, #0]
 8007640:	e00e      	b.n	8007660 <_malloc_r+0xa0>
 8007642:	6822      	ldr	r2, [r4, #0]
 8007644:	1b52      	subs	r2, r2, r5
 8007646:	d41e      	bmi.n	8007686 <_malloc_r+0xc6>
 8007648:	2a0b      	cmp	r2, #11
 800764a:	d916      	bls.n	800767a <_malloc_r+0xba>
 800764c:	1961      	adds	r1, r4, r5
 800764e:	42a3      	cmp	r3, r4
 8007650:	6025      	str	r5, [r4, #0]
 8007652:	bf18      	it	ne
 8007654:	6059      	strne	r1, [r3, #4]
 8007656:	6863      	ldr	r3, [r4, #4]
 8007658:	bf08      	it	eq
 800765a:	6031      	streq	r1, [r6, #0]
 800765c:	5162      	str	r2, [r4, r5]
 800765e:	604b      	str	r3, [r1, #4]
 8007660:	4638      	mov	r0, r7
 8007662:	f104 060b 	add.w	r6, r4, #11
 8007666:	f000 fc31 	bl	8007ecc <__malloc_unlock>
 800766a:	f026 0607 	bic.w	r6, r6, #7
 800766e:	1d23      	adds	r3, r4, #4
 8007670:	1af2      	subs	r2, r6, r3
 8007672:	d0b6      	beq.n	80075e2 <_malloc_r+0x22>
 8007674:	1b9b      	subs	r3, r3, r6
 8007676:	50a3      	str	r3, [r4, r2]
 8007678:	e7b3      	b.n	80075e2 <_malloc_r+0x22>
 800767a:	6862      	ldr	r2, [r4, #4]
 800767c:	42a3      	cmp	r3, r4
 800767e:	bf0c      	ite	eq
 8007680:	6032      	streq	r2, [r6, #0]
 8007682:	605a      	strne	r2, [r3, #4]
 8007684:	e7ec      	b.n	8007660 <_malloc_r+0xa0>
 8007686:	4623      	mov	r3, r4
 8007688:	6864      	ldr	r4, [r4, #4]
 800768a:	e7b2      	b.n	80075f2 <_malloc_r+0x32>
 800768c:	4634      	mov	r4, r6
 800768e:	6876      	ldr	r6, [r6, #4]
 8007690:	e7b9      	b.n	8007606 <_malloc_r+0x46>
 8007692:	230c      	movs	r3, #12
 8007694:	603b      	str	r3, [r7, #0]
 8007696:	4638      	mov	r0, r7
 8007698:	f000 fc18 	bl	8007ecc <__malloc_unlock>
 800769c:	e7a1      	b.n	80075e2 <_malloc_r+0x22>
 800769e:	6025      	str	r5, [r4, #0]
 80076a0:	e7de      	b.n	8007660 <_malloc_r+0xa0>
 80076a2:	bf00      	nop
 80076a4:	20000504 	.word	0x20000504

080076a8 <__sfputc_r>:
 80076a8:	6893      	ldr	r3, [r2, #8]
 80076aa:	3b01      	subs	r3, #1
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	b410      	push	{r4}
 80076b0:	6093      	str	r3, [r2, #8]
 80076b2:	da08      	bge.n	80076c6 <__sfputc_r+0x1e>
 80076b4:	6994      	ldr	r4, [r2, #24]
 80076b6:	42a3      	cmp	r3, r4
 80076b8:	db01      	blt.n	80076be <__sfputc_r+0x16>
 80076ba:	290a      	cmp	r1, #10
 80076bc:	d103      	bne.n	80076c6 <__sfputc_r+0x1e>
 80076be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076c2:	f000 b99f 	b.w	8007a04 <__swbuf_r>
 80076c6:	6813      	ldr	r3, [r2, #0]
 80076c8:	1c58      	adds	r0, r3, #1
 80076ca:	6010      	str	r0, [r2, #0]
 80076cc:	7019      	strb	r1, [r3, #0]
 80076ce:	4608      	mov	r0, r1
 80076d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076d4:	4770      	bx	lr

080076d6 <__sfputs_r>:
 80076d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d8:	4606      	mov	r6, r0
 80076da:	460f      	mov	r7, r1
 80076dc:	4614      	mov	r4, r2
 80076de:	18d5      	adds	r5, r2, r3
 80076e0:	42ac      	cmp	r4, r5
 80076e2:	d101      	bne.n	80076e8 <__sfputs_r+0x12>
 80076e4:	2000      	movs	r0, #0
 80076e6:	e007      	b.n	80076f8 <__sfputs_r+0x22>
 80076e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ec:	463a      	mov	r2, r7
 80076ee:	4630      	mov	r0, r6
 80076f0:	f7ff ffda 	bl	80076a8 <__sfputc_r>
 80076f4:	1c43      	adds	r3, r0, #1
 80076f6:	d1f3      	bne.n	80076e0 <__sfputs_r+0xa>
 80076f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080076fc <_vfiprintf_r>:
 80076fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007700:	460d      	mov	r5, r1
 8007702:	b09d      	sub	sp, #116	; 0x74
 8007704:	4614      	mov	r4, r2
 8007706:	4698      	mov	r8, r3
 8007708:	4606      	mov	r6, r0
 800770a:	b118      	cbz	r0, 8007714 <_vfiprintf_r+0x18>
 800770c:	6983      	ldr	r3, [r0, #24]
 800770e:	b90b      	cbnz	r3, 8007714 <_vfiprintf_r+0x18>
 8007710:	f7ff fa94 	bl	8006c3c <__sinit>
 8007714:	4b89      	ldr	r3, [pc, #548]	; (800793c <_vfiprintf_r+0x240>)
 8007716:	429d      	cmp	r5, r3
 8007718:	d11b      	bne.n	8007752 <_vfiprintf_r+0x56>
 800771a:	6875      	ldr	r5, [r6, #4]
 800771c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800771e:	07d9      	lsls	r1, r3, #31
 8007720:	d405      	bmi.n	800772e <_vfiprintf_r+0x32>
 8007722:	89ab      	ldrh	r3, [r5, #12]
 8007724:	059a      	lsls	r2, r3, #22
 8007726:	d402      	bmi.n	800772e <_vfiprintf_r+0x32>
 8007728:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800772a:	f7ff fb2a 	bl	8006d82 <__retarget_lock_acquire_recursive>
 800772e:	89ab      	ldrh	r3, [r5, #12]
 8007730:	071b      	lsls	r3, r3, #28
 8007732:	d501      	bpl.n	8007738 <_vfiprintf_r+0x3c>
 8007734:	692b      	ldr	r3, [r5, #16]
 8007736:	b9eb      	cbnz	r3, 8007774 <_vfiprintf_r+0x78>
 8007738:	4629      	mov	r1, r5
 800773a:	4630      	mov	r0, r6
 800773c:	f000 f9c6 	bl	8007acc <__swsetup_r>
 8007740:	b1c0      	cbz	r0, 8007774 <_vfiprintf_r+0x78>
 8007742:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007744:	07dc      	lsls	r4, r3, #31
 8007746:	d50e      	bpl.n	8007766 <_vfiprintf_r+0x6a>
 8007748:	f04f 30ff 	mov.w	r0, #4294967295
 800774c:	b01d      	add	sp, #116	; 0x74
 800774e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007752:	4b7b      	ldr	r3, [pc, #492]	; (8007940 <_vfiprintf_r+0x244>)
 8007754:	429d      	cmp	r5, r3
 8007756:	d101      	bne.n	800775c <_vfiprintf_r+0x60>
 8007758:	68b5      	ldr	r5, [r6, #8]
 800775a:	e7df      	b.n	800771c <_vfiprintf_r+0x20>
 800775c:	4b79      	ldr	r3, [pc, #484]	; (8007944 <_vfiprintf_r+0x248>)
 800775e:	429d      	cmp	r5, r3
 8007760:	bf08      	it	eq
 8007762:	68f5      	ldreq	r5, [r6, #12]
 8007764:	e7da      	b.n	800771c <_vfiprintf_r+0x20>
 8007766:	89ab      	ldrh	r3, [r5, #12]
 8007768:	0598      	lsls	r0, r3, #22
 800776a:	d4ed      	bmi.n	8007748 <_vfiprintf_r+0x4c>
 800776c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800776e:	f7ff fb09 	bl	8006d84 <__retarget_lock_release_recursive>
 8007772:	e7e9      	b.n	8007748 <_vfiprintf_r+0x4c>
 8007774:	2300      	movs	r3, #0
 8007776:	9309      	str	r3, [sp, #36]	; 0x24
 8007778:	2320      	movs	r3, #32
 800777a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800777e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007782:	2330      	movs	r3, #48	; 0x30
 8007784:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007948 <_vfiprintf_r+0x24c>
 8007788:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800778c:	f04f 0901 	mov.w	r9, #1
 8007790:	4623      	mov	r3, r4
 8007792:	469a      	mov	sl, r3
 8007794:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007798:	b10a      	cbz	r2, 800779e <_vfiprintf_r+0xa2>
 800779a:	2a25      	cmp	r2, #37	; 0x25
 800779c:	d1f9      	bne.n	8007792 <_vfiprintf_r+0x96>
 800779e:	ebba 0b04 	subs.w	fp, sl, r4
 80077a2:	d00b      	beq.n	80077bc <_vfiprintf_r+0xc0>
 80077a4:	465b      	mov	r3, fp
 80077a6:	4622      	mov	r2, r4
 80077a8:	4629      	mov	r1, r5
 80077aa:	4630      	mov	r0, r6
 80077ac:	f7ff ff93 	bl	80076d6 <__sfputs_r>
 80077b0:	3001      	adds	r0, #1
 80077b2:	f000 80aa 	beq.w	800790a <_vfiprintf_r+0x20e>
 80077b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077b8:	445a      	add	r2, fp
 80077ba:	9209      	str	r2, [sp, #36]	; 0x24
 80077bc:	f89a 3000 	ldrb.w	r3, [sl]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f000 80a2 	beq.w	800790a <_vfiprintf_r+0x20e>
 80077c6:	2300      	movs	r3, #0
 80077c8:	f04f 32ff 	mov.w	r2, #4294967295
 80077cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077d0:	f10a 0a01 	add.w	sl, sl, #1
 80077d4:	9304      	str	r3, [sp, #16]
 80077d6:	9307      	str	r3, [sp, #28]
 80077d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80077dc:	931a      	str	r3, [sp, #104]	; 0x68
 80077de:	4654      	mov	r4, sl
 80077e0:	2205      	movs	r2, #5
 80077e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e6:	4858      	ldr	r0, [pc, #352]	; (8007948 <_vfiprintf_r+0x24c>)
 80077e8:	f7f8 fcfa 	bl	80001e0 <memchr>
 80077ec:	9a04      	ldr	r2, [sp, #16]
 80077ee:	b9d8      	cbnz	r0, 8007828 <_vfiprintf_r+0x12c>
 80077f0:	06d1      	lsls	r1, r2, #27
 80077f2:	bf44      	itt	mi
 80077f4:	2320      	movmi	r3, #32
 80077f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077fa:	0713      	lsls	r3, r2, #28
 80077fc:	bf44      	itt	mi
 80077fe:	232b      	movmi	r3, #43	; 0x2b
 8007800:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007804:	f89a 3000 	ldrb.w	r3, [sl]
 8007808:	2b2a      	cmp	r3, #42	; 0x2a
 800780a:	d015      	beq.n	8007838 <_vfiprintf_r+0x13c>
 800780c:	9a07      	ldr	r2, [sp, #28]
 800780e:	4654      	mov	r4, sl
 8007810:	2000      	movs	r0, #0
 8007812:	f04f 0c0a 	mov.w	ip, #10
 8007816:	4621      	mov	r1, r4
 8007818:	f811 3b01 	ldrb.w	r3, [r1], #1
 800781c:	3b30      	subs	r3, #48	; 0x30
 800781e:	2b09      	cmp	r3, #9
 8007820:	d94e      	bls.n	80078c0 <_vfiprintf_r+0x1c4>
 8007822:	b1b0      	cbz	r0, 8007852 <_vfiprintf_r+0x156>
 8007824:	9207      	str	r2, [sp, #28]
 8007826:	e014      	b.n	8007852 <_vfiprintf_r+0x156>
 8007828:	eba0 0308 	sub.w	r3, r0, r8
 800782c:	fa09 f303 	lsl.w	r3, r9, r3
 8007830:	4313      	orrs	r3, r2
 8007832:	9304      	str	r3, [sp, #16]
 8007834:	46a2      	mov	sl, r4
 8007836:	e7d2      	b.n	80077de <_vfiprintf_r+0xe2>
 8007838:	9b03      	ldr	r3, [sp, #12]
 800783a:	1d19      	adds	r1, r3, #4
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	9103      	str	r1, [sp, #12]
 8007840:	2b00      	cmp	r3, #0
 8007842:	bfbb      	ittet	lt
 8007844:	425b      	neglt	r3, r3
 8007846:	f042 0202 	orrlt.w	r2, r2, #2
 800784a:	9307      	strge	r3, [sp, #28]
 800784c:	9307      	strlt	r3, [sp, #28]
 800784e:	bfb8      	it	lt
 8007850:	9204      	strlt	r2, [sp, #16]
 8007852:	7823      	ldrb	r3, [r4, #0]
 8007854:	2b2e      	cmp	r3, #46	; 0x2e
 8007856:	d10c      	bne.n	8007872 <_vfiprintf_r+0x176>
 8007858:	7863      	ldrb	r3, [r4, #1]
 800785a:	2b2a      	cmp	r3, #42	; 0x2a
 800785c:	d135      	bne.n	80078ca <_vfiprintf_r+0x1ce>
 800785e:	9b03      	ldr	r3, [sp, #12]
 8007860:	1d1a      	adds	r2, r3, #4
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	9203      	str	r2, [sp, #12]
 8007866:	2b00      	cmp	r3, #0
 8007868:	bfb8      	it	lt
 800786a:	f04f 33ff 	movlt.w	r3, #4294967295
 800786e:	3402      	adds	r4, #2
 8007870:	9305      	str	r3, [sp, #20]
 8007872:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007958 <_vfiprintf_r+0x25c>
 8007876:	7821      	ldrb	r1, [r4, #0]
 8007878:	2203      	movs	r2, #3
 800787a:	4650      	mov	r0, sl
 800787c:	f7f8 fcb0 	bl	80001e0 <memchr>
 8007880:	b140      	cbz	r0, 8007894 <_vfiprintf_r+0x198>
 8007882:	2340      	movs	r3, #64	; 0x40
 8007884:	eba0 000a 	sub.w	r0, r0, sl
 8007888:	fa03 f000 	lsl.w	r0, r3, r0
 800788c:	9b04      	ldr	r3, [sp, #16]
 800788e:	4303      	orrs	r3, r0
 8007890:	3401      	adds	r4, #1
 8007892:	9304      	str	r3, [sp, #16]
 8007894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007898:	482c      	ldr	r0, [pc, #176]	; (800794c <_vfiprintf_r+0x250>)
 800789a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800789e:	2206      	movs	r2, #6
 80078a0:	f7f8 fc9e 	bl	80001e0 <memchr>
 80078a4:	2800      	cmp	r0, #0
 80078a6:	d03f      	beq.n	8007928 <_vfiprintf_r+0x22c>
 80078a8:	4b29      	ldr	r3, [pc, #164]	; (8007950 <_vfiprintf_r+0x254>)
 80078aa:	bb1b      	cbnz	r3, 80078f4 <_vfiprintf_r+0x1f8>
 80078ac:	9b03      	ldr	r3, [sp, #12]
 80078ae:	3307      	adds	r3, #7
 80078b0:	f023 0307 	bic.w	r3, r3, #7
 80078b4:	3308      	adds	r3, #8
 80078b6:	9303      	str	r3, [sp, #12]
 80078b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ba:	443b      	add	r3, r7
 80078bc:	9309      	str	r3, [sp, #36]	; 0x24
 80078be:	e767      	b.n	8007790 <_vfiprintf_r+0x94>
 80078c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80078c4:	460c      	mov	r4, r1
 80078c6:	2001      	movs	r0, #1
 80078c8:	e7a5      	b.n	8007816 <_vfiprintf_r+0x11a>
 80078ca:	2300      	movs	r3, #0
 80078cc:	3401      	adds	r4, #1
 80078ce:	9305      	str	r3, [sp, #20]
 80078d0:	4619      	mov	r1, r3
 80078d2:	f04f 0c0a 	mov.w	ip, #10
 80078d6:	4620      	mov	r0, r4
 80078d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078dc:	3a30      	subs	r2, #48	; 0x30
 80078de:	2a09      	cmp	r2, #9
 80078e0:	d903      	bls.n	80078ea <_vfiprintf_r+0x1ee>
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d0c5      	beq.n	8007872 <_vfiprintf_r+0x176>
 80078e6:	9105      	str	r1, [sp, #20]
 80078e8:	e7c3      	b.n	8007872 <_vfiprintf_r+0x176>
 80078ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80078ee:	4604      	mov	r4, r0
 80078f0:	2301      	movs	r3, #1
 80078f2:	e7f0      	b.n	80078d6 <_vfiprintf_r+0x1da>
 80078f4:	ab03      	add	r3, sp, #12
 80078f6:	9300      	str	r3, [sp, #0]
 80078f8:	462a      	mov	r2, r5
 80078fa:	4b16      	ldr	r3, [pc, #88]	; (8007954 <_vfiprintf_r+0x258>)
 80078fc:	a904      	add	r1, sp, #16
 80078fe:	4630      	mov	r0, r6
 8007900:	f7fd fefe 	bl	8005700 <_printf_float>
 8007904:	4607      	mov	r7, r0
 8007906:	1c78      	adds	r0, r7, #1
 8007908:	d1d6      	bne.n	80078b8 <_vfiprintf_r+0x1bc>
 800790a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800790c:	07d9      	lsls	r1, r3, #31
 800790e:	d405      	bmi.n	800791c <_vfiprintf_r+0x220>
 8007910:	89ab      	ldrh	r3, [r5, #12]
 8007912:	059a      	lsls	r2, r3, #22
 8007914:	d402      	bmi.n	800791c <_vfiprintf_r+0x220>
 8007916:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007918:	f7ff fa34 	bl	8006d84 <__retarget_lock_release_recursive>
 800791c:	89ab      	ldrh	r3, [r5, #12]
 800791e:	065b      	lsls	r3, r3, #25
 8007920:	f53f af12 	bmi.w	8007748 <_vfiprintf_r+0x4c>
 8007924:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007926:	e711      	b.n	800774c <_vfiprintf_r+0x50>
 8007928:	ab03      	add	r3, sp, #12
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	462a      	mov	r2, r5
 800792e:	4b09      	ldr	r3, [pc, #36]	; (8007954 <_vfiprintf_r+0x258>)
 8007930:	a904      	add	r1, sp, #16
 8007932:	4630      	mov	r0, r6
 8007934:	f7fe f988 	bl	8005c48 <_printf_i>
 8007938:	e7e4      	b.n	8007904 <_vfiprintf_r+0x208>
 800793a:	bf00      	nop
 800793c:	08008110 	.word	0x08008110
 8007940:	08008130 	.word	0x08008130
 8007944:	080080f0 	.word	0x080080f0
 8007948:	080082ac 	.word	0x080082ac
 800794c:	080082b6 	.word	0x080082b6
 8007950:	08005701 	.word	0x08005701
 8007954:	080076d7 	.word	0x080076d7
 8007958:	080082b2 	.word	0x080082b2

0800795c <_sbrk_r>:
 800795c:	b538      	push	{r3, r4, r5, lr}
 800795e:	4d06      	ldr	r5, [pc, #24]	; (8007978 <_sbrk_r+0x1c>)
 8007960:	2300      	movs	r3, #0
 8007962:	4604      	mov	r4, r0
 8007964:	4608      	mov	r0, r1
 8007966:	602b      	str	r3, [r5, #0]
 8007968:	f7fa fc5a 	bl	8002220 <_sbrk>
 800796c:	1c43      	adds	r3, r0, #1
 800796e:	d102      	bne.n	8007976 <_sbrk_r+0x1a>
 8007970:	682b      	ldr	r3, [r5, #0]
 8007972:	b103      	cbz	r3, 8007976 <_sbrk_r+0x1a>
 8007974:	6023      	str	r3, [r4, #0]
 8007976:	bd38      	pop	{r3, r4, r5, pc}
 8007978:	2000050c 	.word	0x2000050c

0800797c <__sread>:
 800797c:	b510      	push	{r4, lr}
 800797e:	460c      	mov	r4, r1
 8007980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007984:	f000 faa8 	bl	8007ed8 <_read_r>
 8007988:	2800      	cmp	r0, #0
 800798a:	bfab      	itete	ge
 800798c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800798e:	89a3      	ldrhlt	r3, [r4, #12]
 8007990:	181b      	addge	r3, r3, r0
 8007992:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007996:	bfac      	ite	ge
 8007998:	6563      	strge	r3, [r4, #84]	; 0x54
 800799a:	81a3      	strhlt	r3, [r4, #12]
 800799c:	bd10      	pop	{r4, pc}

0800799e <__swrite>:
 800799e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a2:	461f      	mov	r7, r3
 80079a4:	898b      	ldrh	r3, [r1, #12]
 80079a6:	05db      	lsls	r3, r3, #23
 80079a8:	4605      	mov	r5, r0
 80079aa:	460c      	mov	r4, r1
 80079ac:	4616      	mov	r6, r2
 80079ae:	d505      	bpl.n	80079bc <__swrite+0x1e>
 80079b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079b4:	2302      	movs	r3, #2
 80079b6:	2200      	movs	r2, #0
 80079b8:	f000 f9f8 	bl	8007dac <_lseek_r>
 80079bc:	89a3      	ldrh	r3, [r4, #12]
 80079be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079c6:	81a3      	strh	r3, [r4, #12]
 80079c8:	4632      	mov	r2, r6
 80079ca:	463b      	mov	r3, r7
 80079cc:	4628      	mov	r0, r5
 80079ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079d2:	f000 b869 	b.w	8007aa8 <_write_r>

080079d6 <__sseek>:
 80079d6:	b510      	push	{r4, lr}
 80079d8:	460c      	mov	r4, r1
 80079da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079de:	f000 f9e5 	bl	8007dac <_lseek_r>
 80079e2:	1c43      	adds	r3, r0, #1
 80079e4:	89a3      	ldrh	r3, [r4, #12]
 80079e6:	bf15      	itete	ne
 80079e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80079ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079f2:	81a3      	strheq	r3, [r4, #12]
 80079f4:	bf18      	it	ne
 80079f6:	81a3      	strhne	r3, [r4, #12]
 80079f8:	bd10      	pop	{r4, pc}

080079fa <__sclose>:
 80079fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079fe:	f000 b8f1 	b.w	8007be4 <_close_r>
	...

08007a04 <__swbuf_r>:
 8007a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a06:	460e      	mov	r6, r1
 8007a08:	4614      	mov	r4, r2
 8007a0a:	4605      	mov	r5, r0
 8007a0c:	b118      	cbz	r0, 8007a16 <__swbuf_r+0x12>
 8007a0e:	6983      	ldr	r3, [r0, #24]
 8007a10:	b90b      	cbnz	r3, 8007a16 <__swbuf_r+0x12>
 8007a12:	f7ff f913 	bl	8006c3c <__sinit>
 8007a16:	4b21      	ldr	r3, [pc, #132]	; (8007a9c <__swbuf_r+0x98>)
 8007a18:	429c      	cmp	r4, r3
 8007a1a:	d12b      	bne.n	8007a74 <__swbuf_r+0x70>
 8007a1c:	686c      	ldr	r4, [r5, #4]
 8007a1e:	69a3      	ldr	r3, [r4, #24]
 8007a20:	60a3      	str	r3, [r4, #8]
 8007a22:	89a3      	ldrh	r3, [r4, #12]
 8007a24:	071a      	lsls	r2, r3, #28
 8007a26:	d52f      	bpl.n	8007a88 <__swbuf_r+0x84>
 8007a28:	6923      	ldr	r3, [r4, #16]
 8007a2a:	b36b      	cbz	r3, 8007a88 <__swbuf_r+0x84>
 8007a2c:	6923      	ldr	r3, [r4, #16]
 8007a2e:	6820      	ldr	r0, [r4, #0]
 8007a30:	1ac0      	subs	r0, r0, r3
 8007a32:	6963      	ldr	r3, [r4, #20]
 8007a34:	b2f6      	uxtb	r6, r6
 8007a36:	4283      	cmp	r3, r0
 8007a38:	4637      	mov	r7, r6
 8007a3a:	dc04      	bgt.n	8007a46 <__swbuf_r+0x42>
 8007a3c:	4621      	mov	r1, r4
 8007a3e:	4628      	mov	r0, r5
 8007a40:	f000 f966 	bl	8007d10 <_fflush_r>
 8007a44:	bb30      	cbnz	r0, 8007a94 <__swbuf_r+0x90>
 8007a46:	68a3      	ldr	r3, [r4, #8]
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	60a3      	str	r3, [r4, #8]
 8007a4c:	6823      	ldr	r3, [r4, #0]
 8007a4e:	1c5a      	adds	r2, r3, #1
 8007a50:	6022      	str	r2, [r4, #0]
 8007a52:	701e      	strb	r6, [r3, #0]
 8007a54:	6963      	ldr	r3, [r4, #20]
 8007a56:	3001      	adds	r0, #1
 8007a58:	4283      	cmp	r3, r0
 8007a5a:	d004      	beq.n	8007a66 <__swbuf_r+0x62>
 8007a5c:	89a3      	ldrh	r3, [r4, #12]
 8007a5e:	07db      	lsls	r3, r3, #31
 8007a60:	d506      	bpl.n	8007a70 <__swbuf_r+0x6c>
 8007a62:	2e0a      	cmp	r6, #10
 8007a64:	d104      	bne.n	8007a70 <__swbuf_r+0x6c>
 8007a66:	4621      	mov	r1, r4
 8007a68:	4628      	mov	r0, r5
 8007a6a:	f000 f951 	bl	8007d10 <_fflush_r>
 8007a6e:	b988      	cbnz	r0, 8007a94 <__swbuf_r+0x90>
 8007a70:	4638      	mov	r0, r7
 8007a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a74:	4b0a      	ldr	r3, [pc, #40]	; (8007aa0 <__swbuf_r+0x9c>)
 8007a76:	429c      	cmp	r4, r3
 8007a78:	d101      	bne.n	8007a7e <__swbuf_r+0x7a>
 8007a7a:	68ac      	ldr	r4, [r5, #8]
 8007a7c:	e7cf      	b.n	8007a1e <__swbuf_r+0x1a>
 8007a7e:	4b09      	ldr	r3, [pc, #36]	; (8007aa4 <__swbuf_r+0xa0>)
 8007a80:	429c      	cmp	r4, r3
 8007a82:	bf08      	it	eq
 8007a84:	68ec      	ldreq	r4, [r5, #12]
 8007a86:	e7ca      	b.n	8007a1e <__swbuf_r+0x1a>
 8007a88:	4621      	mov	r1, r4
 8007a8a:	4628      	mov	r0, r5
 8007a8c:	f000 f81e 	bl	8007acc <__swsetup_r>
 8007a90:	2800      	cmp	r0, #0
 8007a92:	d0cb      	beq.n	8007a2c <__swbuf_r+0x28>
 8007a94:	f04f 37ff 	mov.w	r7, #4294967295
 8007a98:	e7ea      	b.n	8007a70 <__swbuf_r+0x6c>
 8007a9a:	bf00      	nop
 8007a9c:	08008110 	.word	0x08008110
 8007aa0:	08008130 	.word	0x08008130
 8007aa4:	080080f0 	.word	0x080080f0

08007aa8 <_write_r>:
 8007aa8:	b538      	push	{r3, r4, r5, lr}
 8007aaa:	4d07      	ldr	r5, [pc, #28]	; (8007ac8 <_write_r+0x20>)
 8007aac:	4604      	mov	r4, r0
 8007aae:	4608      	mov	r0, r1
 8007ab0:	4611      	mov	r1, r2
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	602a      	str	r2, [r5, #0]
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	f7f9 fa86 	bl	8000fc8 <_write>
 8007abc:	1c43      	adds	r3, r0, #1
 8007abe:	d102      	bne.n	8007ac6 <_write_r+0x1e>
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	b103      	cbz	r3, 8007ac6 <_write_r+0x1e>
 8007ac4:	6023      	str	r3, [r4, #0]
 8007ac6:	bd38      	pop	{r3, r4, r5, pc}
 8007ac8:	2000050c 	.word	0x2000050c

08007acc <__swsetup_r>:
 8007acc:	4b32      	ldr	r3, [pc, #200]	; (8007b98 <__swsetup_r+0xcc>)
 8007ace:	b570      	push	{r4, r5, r6, lr}
 8007ad0:	681d      	ldr	r5, [r3, #0]
 8007ad2:	4606      	mov	r6, r0
 8007ad4:	460c      	mov	r4, r1
 8007ad6:	b125      	cbz	r5, 8007ae2 <__swsetup_r+0x16>
 8007ad8:	69ab      	ldr	r3, [r5, #24]
 8007ada:	b913      	cbnz	r3, 8007ae2 <__swsetup_r+0x16>
 8007adc:	4628      	mov	r0, r5
 8007ade:	f7ff f8ad 	bl	8006c3c <__sinit>
 8007ae2:	4b2e      	ldr	r3, [pc, #184]	; (8007b9c <__swsetup_r+0xd0>)
 8007ae4:	429c      	cmp	r4, r3
 8007ae6:	d10f      	bne.n	8007b08 <__swsetup_r+0x3c>
 8007ae8:	686c      	ldr	r4, [r5, #4]
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007af0:	0719      	lsls	r1, r3, #28
 8007af2:	d42c      	bmi.n	8007b4e <__swsetup_r+0x82>
 8007af4:	06dd      	lsls	r5, r3, #27
 8007af6:	d411      	bmi.n	8007b1c <__swsetup_r+0x50>
 8007af8:	2309      	movs	r3, #9
 8007afa:	6033      	str	r3, [r6, #0]
 8007afc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b00:	81a3      	strh	r3, [r4, #12]
 8007b02:	f04f 30ff 	mov.w	r0, #4294967295
 8007b06:	e03e      	b.n	8007b86 <__swsetup_r+0xba>
 8007b08:	4b25      	ldr	r3, [pc, #148]	; (8007ba0 <__swsetup_r+0xd4>)
 8007b0a:	429c      	cmp	r4, r3
 8007b0c:	d101      	bne.n	8007b12 <__swsetup_r+0x46>
 8007b0e:	68ac      	ldr	r4, [r5, #8]
 8007b10:	e7eb      	b.n	8007aea <__swsetup_r+0x1e>
 8007b12:	4b24      	ldr	r3, [pc, #144]	; (8007ba4 <__swsetup_r+0xd8>)
 8007b14:	429c      	cmp	r4, r3
 8007b16:	bf08      	it	eq
 8007b18:	68ec      	ldreq	r4, [r5, #12]
 8007b1a:	e7e6      	b.n	8007aea <__swsetup_r+0x1e>
 8007b1c:	0758      	lsls	r0, r3, #29
 8007b1e:	d512      	bpl.n	8007b46 <__swsetup_r+0x7a>
 8007b20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b22:	b141      	cbz	r1, 8007b36 <__swsetup_r+0x6a>
 8007b24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b28:	4299      	cmp	r1, r3
 8007b2a:	d002      	beq.n	8007b32 <__swsetup_r+0x66>
 8007b2c:	4630      	mov	r0, r6
 8007b2e:	f7ff fcdb 	bl	80074e8 <_free_r>
 8007b32:	2300      	movs	r3, #0
 8007b34:	6363      	str	r3, [r4, #52]	; 0x34
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b3c:	81a3      	strh	r3, [r4, #12]
 8007b3e:	2300      	movs	r3, #0
 8007b40:	6063      	str	r3, [r4, #4]
 8007b42:	6923      	ldr	r3, [r4, #16]
 8007b44:	6023      	str	r3, [r4, #0]
 8007b46:	89a3      	ldrh	r3, [r4, #12]
 8007b48:	f043 0308 	orr.w	r3, r3, #8
 8007b4c:	81a3      	strh	r3, [r4, #12]
 8007b4e:	6923      	ldr	r3, [r4, #16]
 8007b50:	b94b      	cbnz	r3, 8007b66 <__swsetup_r+0x9a>
 8007b52:	89a3      	ldrh	r3, [r4, #12]
 8007b54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b5c:	d003      	beq.n	8007b66 <__swsetup_r+0x9a>
 8007b5e:	4621      	mov	r1, r4
 8007b60:	4630      	mov	r0, r6
 8007b62:	f000 f95b 	bl	8007e1c <__smakebuf_r>
 8007b66:	89a0      	ldrh	r0, [r4, #12]
 8007b68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b6c:	f010 0301 	ands.w	r3, r0, #1
 8007b70:	d00a      	beq.n	8007b88 <__swsetup_r+0xbc>
 8007b72:	2300      	movs	r3, #0
 8007b74:	60a3      	str	r3, [r4, #8]
 8007b76:	6963      	ldr	r3, [r4, #20]
 8007b78:	425b      	negs	r3, r3
 8007b7a:	61a3      	str	r3, [r4, #24]
 8007b7c:	6923      	ldr	r3, [r4, #16]
 8007b7e:	b943      	cbnz	r3, 8007b92 <__swsetup_r+0xc6>
 8007b80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007b84:	d1ba      	bne.n	8007afc <__swsetup_r+0x30>
 8007b86:	bd70      	pop	{r4, r5, r6, pc}
 8007b88:	0781      	lsls	r1, r0, #30
 8007b8a:	bf58      	it	pl
 8007b8c:	6963      	ldrpl	r3, [r4, #20]
 8007b8e:	60a3      	str	r3, [r4, #8]
 8007b90:	e7f4      	b.n	8007b7c <__swsetup_r+0xb0>
 8007b92:	2000      	movs	r0, #0
 8007b94:	e7f7      	b.n	8007b86 <__swsetup_r+0xba>
 8007b96:	bf00      	nop
 8007b98:	2000000c 	.word	0x2000000c
 8007b9c:	08008110 	.word	0x08008110
 8007ba0:	08008130 	.word	0x08008130
 8007ba4:	080080f0 	.word	0x080080f0

08007ba8 <__assert_func>:
 8007ba8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007baa:	4614      	mov	r4, r2
 8007bac:	461a      	mov	r2, r3
 8007bae:	4b09      	ldr	r3, [pc, #36]	; (8007bd4 <__assert_func+0x2c>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4605      	mov	r5, r0
 8007bb4:	68d8      	ldr	r0, [r3, #12]
 8007bb6:	b14c      	cbz	r4, 8007bcc <__assert_func+0x24>
 8007bb8:	4b07      	ldr	r3, [pc, #28]	; (8007bd8 <__assert_func+0x30>)
 8007bba:	9100      	str	r1, [sp, #0]
 8007bbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bc0:	4906      	ldr	r1, [pc, #24]	; (8007bdc <__assert_func+0x34>)
 8007bc2:	462b      	mov	r3, r5
 8007bc4:	f000 f8e0 	bl	8007d88 <fiprintf>
 8007bc8:	f000 f9a5 	bl	8007f16 <abort>
 8007bcc:	4b04      	ldr	r3, [pc, #16]	; (8007be0 <__assert_func+0x38>)
 8007bce:	461c      	mov	r4, r3
 8007bd0:	e7f3      	b.n	8007bba <__assert_func+0x12>
 8007bd2:	bf00      	nop
 8007bd4:	2000000c 	.word	0x2000000c
 8007bd8:	080082bd 	.word	0x080082bd
 8007bdc:	080082ca 	.word	0x080082ca
 8007be0:	080082f8 	.word	0x080082f8

08007be4 <_close_r>:
 8007be4:	b538      	push	{r3, r4, r5, lr}
 8007be6:	4d06      	ldr	r5, [pc, #24]	; (8007c00 <_close_r+0x1c>)
 8007be8:	2300      	movs	r3, #0
 8007bea:	4604      	mov	r4, r0
 8007bec:	4608      	mov	r0, r1
 8007bee:	602b      	str	r3, [r5, #0]
 8007bf0:	f7fa fae1 	bl	80021b6 <_close>
 8007bf4:	1c43      	adds	r3, r0, #1
 8007bf6:	d102      	bne.n	8007bfe <_close_r+0x1a>
 8007bf8:	682b      	ldr	r3, [r5, #0]
 8007bfa:	b103      	cbz	r3, 8007bfe <_close_r+0x1a>
 8007bfc:	6023      	str	r3, [r4, #0]
 8007bfe:	bd38      	pop	{r3, r4, r5, pc}
 8007c00:	2000050c 	.word	0x2000050c

08007c04 <__sflush_r>:
 8007c04:	898a      	ldrh	r2, [r1, #12]
 8007c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c0a:	4605      	mov	r5, r0
 8007c0c:	0710      	lsls	r0, r2, #28
 8007c0e:	460c      	mov	r4, r1
 8007c10:	d458      	bmi.n	8007cc4 <__sflush_r+0xc0>
 8007c12:	684b      	ldr	r3, [r1, #4]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	dc05      	bgt.n	8007c24 <__sflush_r+0x20>
 8007c18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	dc02      	bgt.n	8007c24 <__sflush_r+0x20>
 8007c1e:	2000      	movs	r0, #0
 8007c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c26:	2e00      	cmp	r6, #0
 8007c28:	d0f9      	beq.n	8007c1e <__sflush_r+0x1a>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c30:	682f      	ldr	r7, [r5, #0]
 8007c32:	602b      	str	r3, [r5, #0]
 8007c34:	d032      	beq.n	8007c9c <__sflush_r+0x98>
 8007c36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c38:	89a3      	ldrh	r3, [r4, #12]
 8007c3a:	075a      	lsls	r2, r3, #29
 8007c3c:	d505      	bpl.n	8007c4a <__sflush_r+0x46>
 8007c3e:	6863      	ldr	r3, [r4, #4]
 8007c40:	1ac0      	subs	r0, r0, r3
 8007c42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c44:	b10b      	cbz	r3, 8007c4a <__sflush_r+0x46>
 8007c46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c48:	1ac0      	subs	r0, r0, r3
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	4602      	mov	r2, r0
 8007c4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c50:	6a21      	ldr	r1, [r4, #32]
 8007c52:	4628      	mov	r0, r5
 8007c54:	47b0      	blx	r6
 8007c56:	1c43      	adds	r3, r0, #1
 8007c58:	89a3      	ldrh	r3, [r4, #12]
 8007c5a:	d106      	bne.n	8007c6a <__sflush_r+0x66>
 8007c5c:	6829      	ldr	r1, [r5, #0]
 8007c5e:	291d      	cmp	r1, #29
 8007c60:	d82c      	bhi.n	8007cbc <__sflush_r+0xb8>
 8007c62:	4a2a      	ldr	r2, [pc, #168]	; (8007d0c <__sflush_r+0x108>)
 8007c64:	40ca      	lsrs	r2, r1
 8007c66:	07d6      	lsls	r6, r2, #31
 8007c68:	d528      	bpl.n	8007cbc <__sflush_r+0xb8>
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	6062      	str	r2, [r4, #4]
 8007c6e:	04d9      	lsls	r1, r3, #19
 8007c70:	6922      	ldr	r2, [r4, #16]
 8007c72:	6022      	str	r2, [r4, #0]
 8007c74:	d504      	bpl.n	8007c80 <__sflush_r+0x7c>
 8007c76:	1c42      	adds	r2, r0, #1
 8007c78:	d101      	bne.n	8007c7e <__sflush_r+0x7a>
 8007c7a:	682b      	ldr	r3, [r5, #0]
 8007c7c:	b903      	cbnz	r3, 8007c80 <__sflush_r+0x7c>
 8007c7e:	6560      	str	r0, [r4, #84]	; 0x54
 8007c80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c82:	602f      	str	r7, [r5, #0]
 8007c84:	2900      	cmp	r1, #0
 8007c86:	d0ca      	beq.n	8007c1e <__sflush_r+0x1a>
 8007c88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c8c:	4299      	cmp	r1, r3
 8007c8e:	d002      	beq.n	8007c96 <__sflush_r+0x92>
 8007c90:	4628      	mov	r0, r5
 8007c92:	f7ff fc29 	bl	80074e8 <_free_r>
 8007c96:	2000      	movs	r0, #0
 8007c98:	6360      	str	r0, [r4, #52]	; 0x34
 8007c9a:	e7c1      	b.n	8007c20 <__sflush_r+0x1c>
 8007c9c:	6a21      	ldr	r1, [r4, #32]
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	47b0      	blx	r6
 8007ca4:	1c41      	adds	r1, r0, #1
 8007ca6:	d1c7      	bne.n	8007c38 <__sflush_r+0x34>
 8007ca8:	682b      	ldr	r3, [r5, #0]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d0c4      	beq.n	8007c38 <__sflush_r+0x34>
 8007cae:	2b1d      	cmp	r3, #29
 8007cb0:	d001      	beq.n	8007cb6 <__sflush_r+0xb2>
 8007cb2:	2b16      	cmp	r3, #22
 8007cb4:	d101      	bne.n	8007cba <__sflush_r+0xb6>
 8007cb6:	602f      	str	r7, [r5, #0]
 8007cb8:	e7b1      	b.n	8007c1e <__sflush_r+0x1a>
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cc0:	81a3      	strh	r3, [r4, #12]
 8007cc2:	e7ad      	b.n	8007c20 <__sflush_r+0x1c>
 8007cc4:	690f      	ldr	r7, [r1, #16]
 8007cc6:	2f00      	cmp	r7, #0
 8007cc8:	d0a9      	beq.n	8007c1e <__sflush_r+0x1a>
 8007cca:	0793      	lsls	r3, r2, #30
 8007ccc:	680e      	ldr	r6, [r1, #0]
 8007cce:	bf08      	it	eq
 8007cd0:	694b      	ldreq	r3, [r1, #20]
 8007cd2:	600f      	str	r7, [r1, #0]
 8007cd4:	bf18      	it	ne
 8007cd6:	2300      	movne	r3, #0
 8007cd8:	eba6 0807 	sub.w	r8, r6, r7
 8007cdc:	608b      	str	r3, [r1, #8]
 8007cde:	f1b8 0f00 	cmp.w	r8, #0
 8007ce2:	dd9c      	ble.n	8007c1e <__sflush_r+0x1a>
 8007ce4:	6a21      	ldr	r1, [r4, #32]
 8007ce6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ce8:	4643      	mov	r3, r8
 8007cea:	463a      	mov	r2, r7
 8007cec:	4628      	mov	r0, r5
 8007cee:	47b0      	blx	r6
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	dc06      	bgt.n	8007d02 <__sflush_r+0xfe>
 8007cf4:	89a3      	ldrh	r3, [r4, #12]
 8007cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cfa:	81a3      	strh	r3, [r4, #12]
 8007cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007d00:	e78e      	b.n	8007c20 <__sflush_r+0x1c>
 8007d02:	4407      	add	r7, r0
 8007d04:	eba8 0800 	sub.w	r8, r8, r0
 8007d08:	e7e9      	b.n	8007cde <__sflush_r+0xda>
 8007d0a:	bf00      	nop
 8007d0c:	20400001 	.word	0x20400001

08007d10 <_fflush_r>:
 8007d10:	b538      	push	{r3, r4, r5, lr}
 8007d12:	690b      	ldr	r3, [r1, #16]
 8007d14:	4605      	mov	r5, r0
 8007d16:	460c      	mov	r4, r1
 8007d18:	b913      	cbnz	r3, 8007d20 <_fflush_r+0x10>
 8007d1a:	2500      	movs	r5, #0
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	bd38      	pop	{r3, r4, r5, pc}
 8007d20:	b118      	cbz	r0, 8007d2a <_fflush_r+0x1a>
 8007d22:	6983      	ldr	r3, [r0, #24]
 8007d24:	b90b      	cbnz	r3, 8007d2a <_fflush_r+0x1a>
 8007d26:	f7fe ff89 	bl	8006c3c <__sinit>
 8007d2a:	4b14      	ldr	r3, [pc, #80]	; (8007d7c <_fflush_r+0x6c>)
 8007d2c:	429c      	cmp	r4, r3
 8007d2e:	d11b      	bne.n	8007d68 <_fflush_r+0x58>
 8007d30:	686c      	ldr	r4, [r5, #4]
 8007d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d0ef      	beq.n	8007d1a <_fflush_r+0xa>
 8007d3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d3c:	07d0      	lsls	r0, r2, #31
 8007d3e:	d404      	bmi.n	8007d4a <_fflush_r+0x3a>
 8007d40:	0599      	lsls	r1, r3, #22
 8007d42:	d402      	bmi.n	8007d4a <_fflush_r+0x3a>
 8007d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d46:	f7ff f81c 	bl	8006d82 <__retarget_lock_acquire_recursive>
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	f7ff ff59 	bl	8007c04 <__sflush_r>
 8007d52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d54:	07da      	lsls	r2, r3, #31
 8007d56:	4605      	mov	r5, r0
 8007d58:	d4e0      	bmi.n	8007d1c <_fflush_r+0xc>
 8007d5a:	89a3      	ldrh	r3, [r4, #12]
 8007d5c:	059b      	lsls	r3, r3, #22
 8007d5e:	d4dd      	bmi.n	8007d1c <_fflush_r+0xc>
 8007d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d62:	f7ff f80f 	bl	8006d84 <__retarget_lock_release_recursive>
 8007d66:	e7d9      	b.n	8007d1c <_fflush_r+0xc>
 8007d68:	4b05      	ldr	r3, [pc, #20]	; (8007d80 <_fflush_r+0x70>)
 8007d6a:	429c      	cmp	r4, r3
 8007d6c:	d101      	bne.n	8007d72 <_fflush_r+0x62>
 8007d6e:	68ac      	ldr	r4, [r5, #8]
 8007d70:	e7df      	b.n	8007d32 <_fflush_r+0x22>
 8007d72:	4b04      	ldr	r3, [pc, #16]	; (8007d84 <_fflush_r+0x74>)
 8007d74:	429c      	cmp	r4, r3
 8007d76:	bf08      	it	eq
 8007d78:	68ec      	ldreq	r4, [r5, #12]
 8007d7a:	e7da      	b.n	8007d32 <_fflush_r+0x22>
 8007d7c:	08008110 	.word	0x08008110
 8007d80:	08008130 	.word	0x08008130
 8007d84:	080080f0 	.word	0x080080f0

08007d88 <fiprintf>:
 8007d88:	b40e      	push	{r1, r2, r3}
 8007d8a:	b503      	push	{r0, r1, lr}
 8007d8c:	4601      	mov	r1, r0
 8007d8e:	ab03      	add	r3, sp, #12
 8007d90:	4805      	ldr	r0, [pc, #20]	; (8007da8 <fiprintf+0x20>)
 8007d92:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d96:	6800      	ldr	r0, [r0, #0]
 8007d98:	9301      	str	r3, [sp, #4]
 8007d9a:	f7ff fcaf 	bl	80076fc <_vfiprintf_r>
 8007d9e:	b002      	add	sp, #8
 8007da0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007da4:	b003      	add	sp, #12
 8007da6:	4770      	bx	lr
 8007da8:	2000000c 	.word	0x2000000c

08007dac <_lseek_r>:
 8007dac:	b538      	push	{r3, r4, r5, lr}
 8007dae:	4d07      	ldr	r5, [pc, #28]	; (8007dcc <_lseek_r+0x20>)
 8007db0:	4604      	mov	r4, r0
 8007db2:	4608      	mov	r0, r1
 8007db4:	4611      	mov	r1, r2
 8007db6:	2200      	movs	r2, #0
 8007db8:	602a      	str	r2, [r5, #0]
 8007dba:	461a      	mov	r2, r3
 8007dbc:	f7fa fa22 	bl	8002204 <_lseek>
 8007dc0:	1c43      	adds	r3, r0, #1
 8007dc2:	d102      	bne.n	8007dca <_lseek_r+0x1e>
 8007dc4:	682b      	ldr	r3, [r5, #0]
 8007dc6:	b103      	cbz	r3, 8007dca <_lseek_r+0x1e>
 8007dc8:	6023      	str	r3, [r4, #0]
 8007dca:	bd38      	pop	{r3, r4, r5, pc}
 8007dcc:	2000050c 	.word	0x2000050c

08007dd0 <__swhatbuf_r>:
 8007dd0:	b570      	push	{r4, r5, r6, lr}
 8007dd2:	460e      	mov	r6, r1
 8007dd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dd8:	2900      	cmp	r1, #0
 8007dda:	b096      	sub	sp, #88	; 0x58
 8007ddc:	4614      	mov	r4, r2
 8007dde:	461d      	mov	r5, r3
 8007de0:	da08      	bge.n	8007df4 <__swhatbuf_r+0x24>
 8007de2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007de6:	2200      	movs	r2, #0
 8007de8:	602a      	str	r2, [r5, #0]
 8007dea:	061a      	lsls	r2, r3, #24
 8007dec:	d410      	bmi.n	8007e10 <__swhatbuf_r+0x40>
 8007dee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007df2:	e00e      	b.n	8007e12 <__swhatbuf_r+0x42>
 8007df4:	466a      	mov	r2, sp
 8007df6:	f000 f895 	bl	8007f24 <_fstat_r>
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	dbf1      	blt.n	8007de2 <__swhatbuf_r+0x12>
 8007dfe:	9a01      	ldr	r2, [sp, #4]
 8007e00:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007e04:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007e08:	425a      	negs	r2, r3
 8007e0a:	415a      	adcs	r2, r3
 8007e0c:	602a      	str	r2, [r5, #0]
 8007e0e:	e7ee      	b.n	8007dee <__swhatbuf_r+0x1e>
 8007e10:	2340      	movs	r3, #64	; 0x40
 8007e12:	2000      	movs	r0, #0
 8007e14:	6023      	str	r3, [r4, #0]
 8007e16:	b016      	add	sp, #88	; 0x58
 8007e18:	bd70      	pop	{r4, r5, r6, pc}
	...

08007e1c <__smakebuf_r>:
 8007e1c:	898b      	ldrh	r3, [r1, #12]
 8007e1e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007e20:	079d      	lsls	r5, r3, #30
 8007e22:	4606      	mov	r6, r0
 8007e24:	460c      	mov	r4, r1
 8007e26:	d507      	bpl.n	8007e38 <__smakebuf_r+0x1c>
 8007e28:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007e2c:	6023      	str	r3, [r4, #0]
 8007e2e:	6123      	str	r3, [r4, #16]
 8007e30:	2301      	movs	r3, #1
 8007e32:	6163      	str	r3, [r4, #20]
 8007e34:	b002      	add	sp, #8
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	ab01      	add	r3, sp, #4
 8007e3a:	466a      	mov	r2, sp
 8007e3c:	f7ff ffc8 	bl	8007dd0 <__swhatbuf_r>
 8007e40:	9900      	ldr	r1, [sp, #0]
 8007e42:	4605      	mov	r5, r0
 8007e44:	4630      	mov	r0, r6
 8007e46:	f7ff fbbb 	bl	80075c0 <_malloc_r>
 8007e4a:	b948      	cbnz	r0, 8007e60 <__smakebuf_r+0x44>
 8007e4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e50:	059a      	lsls	r2, r3, #22
 8007e52:	d4ef      	bmi.n	8007e34 <__smakebuf_r+0x18>
 8007e54:	f023 0303 	bic.w	r3, r3, #3
 8007e58:	f043 0302 	orr.w	r3, r3, #2
 8007e5c:	81a3      	strh	r3, [r4, #12]
 8007e5e:	e7e3      	b.n	8007e28 <__smakebuf_r+0xc>
 8007e60:	4b0d      	ldr	r3, [pc, #52]	; (8007e98 <__smakebuf_r+0x7c>)
 8007e62:	62b3      	str	r3, [r6, #40]	; 0x28
 8007e64:	89a3      	ldrh	r3, [r4, #12]
 8007e66:	6020      	str	r0, [r4, #0]
 8007e68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e6c:	81a3      	strh	r3, [r4, #12]
 8007e6e:	9b00      	ldr	r3, [sp, #0]
 8007e70:	6163      	str	r3, [r4, #20]
 8007e72:	9b01      	ldr	r3, [sp, #4]
 8007e74:	6120      	str	r0, [r4, #16]
 8007e76:	b15b      	cbz	r3, 8007e90 <__smakebuf_r+0x74>
 8007e78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e7c:	4630      	mov	r0, r6
 8007e7e:	f000 f863 	bl	8007f48 <_isatty_r>
 8007e82:	b128      	cbz	r0, 8007e90 <__smakebuf_r+0x74>
 8007e84:	89a3      	ldrh	r3, [r4, #12]
 8007e86:	f023 0303 	bic.w	r3, r3, #3
 8007e8a:	f043 0301 	orr.w	r3, r3, #1
 8007e8e:	81a3      	strh	r3, [r4, #12]
 8007e90:	89a0      	ldrh	r0, [r4, #12]
 8007e92:	4305      	orrs	r5, r0
 8007e94:	81a5      	strh	r5, [r4, #12]
 8007e96:	e7cd      	b.n	8007e34 <__smakebuf_r+0x18>
 8007e98:	08006bd5 	.word	0x08006bd5

08007e9c <__ascii_mbtowc>:
 8007e9c:	b082      	sub	sp, #8
 8007e9e:	b901      	cbnz	r1, 8007ea2 <__ascii_mbtowc+0x6>
 8007ea0:	a901      	add	r1, sp, #4
 8007ea2:	b142      	cbz	r2, 8007eb6 <__ascii_mbtowc+0x1a>
 8007ea4:	b14b      	cbz	r3, 8007eba <__ascii_mbtowc+0x1e>
 8007ea6:	7813      	ldrb	r3, [r2, #0]
 8007ea8:	600b      	str	r3, [r1, #0]
 8007eaa:	7812      	ldrb	r2, [r2, #0]
 8007eac:	1e10      	subs	r0, r2, #0
 8007eae:	bf18      	it	ne
 8007eb0:	2001      	movne	r0, #1
 8007eb2:	b002      	add	sp, #8
 8007eb4:	4770      	bx	lr
 8007eb6:	4610      	mov	r0, r2
 8007eb8:	e7fb      	b.n	8007eb2 <__ascii_mbtowc+0x16>
 8007eba:	f06f 0001 	mvn.w	r0, #1
 8007ebe:	e7f8      	b.n	8007eb2 <__ascii_mbtowc+0x16>

08007ec0 <__malloc_lock>:
 8007ec0:	4801      	ldr	r0, [pc, #4]	; (8007ec8 <__malloc_lock+0x8>)
 8007ec2:	f7fe bf5e 	b.w	8006d82 <__retarget_lock_acquire_recursive>
 8007ec6:	bf00      	nop
 8007ec8:	20000500 	.word	0x20000500

08007ecc <__malloc_unlock>:
 8007ecc:	4801      	ldr	r0, [pc, #4]	; (8007ed4 <__malloc_unlock+0x8>)
 8007ece:	f7fe bf59 	b.w	8006d84 <__retarget_lock_release_recursive>
 8007ed2:	bf00      	nop
 8007ed4:	20000500 	.word	0x20000500

08007ed8 <_read_r>:
 8007ed8:	b538      	push	{r3, r4, r5, lr}
 8007eda:	4d07      	ldr	r5, [pc, #28]	; (8007ef8 <_read_r+0x20>)
 8007edc:	4604      	mov	r4, r0
 8007ede:	4608      	mov	r0, r1
 8007ee0:	4611      	mov	r1, r2
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	602a      	str	r2, [r5, #0]
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	f7fa f948 	bl	800217c <_read>
 8007eec:	1c43      	adds	r3, r0, #1
 8007eee:	d102      	bne.n	8007ef6 <_read_r+0x1e>
 8007ef0:	682b      	ldr	r3, [r5, #0]
 8007ef2:	b103      	cbz	r3, 8007ef6 <_read_r+0x1e>
 8007ef4:	6023      	str	r3, [r4, #0]
 8007ef6:	bd38      	pop	{r3, r4, r5, pc}
 8007ef8:	2000050c 	.word	0x2000050c

08007efc <__ascii_wctomb>:
 8007efc:	b149      	cbz	r1, 8007f12 <__ascii_wctomb+0x16>
 8007efe:	2aff      	cmp	r2, #255	; 0xff
 8007f00:	bf85      	ittet	hi
 8007f02:	238a      	movhi	r3, #138	; 0x8a
 8007f04:	6003      	strhi	r3, [r0, #0]
 8007f06:	700a      	strbls	r2, [r1, #0]
 8007f08:	f04f 30ff 	movhi.w	r0, #4294967295
 8007f0c:	bf98      	it	ls
 8007f0e:	2001      	movls	r0, #1
 8007f10:	4770      	bx	lr
 8007f12:	4608      	mov	r0, r1
 8007f14:	4770      	bx	lr

08007f16 <abort>:
 8007f16:	b508      	push	{r3, lr}
 8007f18:	2006      	movs	r0, #6
 8007f1a:	f000 f84d 	bl	8007fb8 <raise>
 8007f1e:	2001      	movs	r0, #1
 8007f20:	f7fa f922 	bl	8002168 <_exit>

08007f24 <_fstat_r>:
 8007f24:	b538      	push	{r3, r4, r5, lr}
 8007f26:	4d07      	ldr	r5, [pc, #28]	; (8007f44 <_fstat_r+0x20>)
 8007f28:	2300      	movs	r3, #0
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	4608      	mov	r0, r1
 8007f2e:	4611      	mov	r1, r2
 8007f30:	602b      	str	r3, [r5, #0]
 8007f32:	f7fa f94c 	bl	80021ce <_fstat>
 8007f36:	1c43      	adds	r3, r0, #1
 8007f38:	d102      	bne.n	8007f40 <_fstat_r+0x1c>
 8007f3a:	682b      	ldr	r3, [r5, #0]
 8007f3c:	b103      	cbz	r3, 8007f40 <_fstat_r+0x1c>
 8007f3e:	6023      	str	r3, [r4, #0]
 8007f40:	bd38      	pop	{r3, r4, r5, pc}
 8007f42:	bf00      	nop
 8007f44:	2000050c 	.word	0x2000050c

08007f48 <_isatty_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	4d06      	ldr	r5, [pc, #24]	; (8007f64 <_isatty_r+0x1c>)
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	4604      	mov	r4, r0
 8007f50:	4608      	mov	r0, r1
 8007f52:	602b      	str	r3, [r5, #0]
 8007f54:	f7fa f94b 	bl	80021ee <_isatty>
 8007f58:	1c43      	adds	r3, r0, #1
 8007f5a:	d102      	bne.n	8007f62 <_isatty_r+0x1a>
 8007f5c:	682b      	ldr	r3, [r5, #0]
 8007f5e:	b103      	cbz	r3, 8007f62 <_isatty_r+0x1a>
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	bd38      	pop	{r3, r4, r5, pc}
 8007f64:	2000050c 	.word	0x2000050c

08007f68 <_raise_r>:
 8007f68:	291f      	cmp	r1, #31
 8007f6a:	b538      	push	{r3, r4, r5, lr}
 8007f6c:	4604      	mov	r4, r0
 8007f6e:	460d      	mov	r5, r1
 8007f70:	d904      	bls.n	8007f7c <_raise_r+0x14>
 8007f72:	2316      	movs	r3, #22
 8007f74:	6003      	str	r3, [r0, #0]
 8007f76:	f04f 30ff 	mov.w	r0, #4294967295
 8007f7a:	bd38      	pop	{r3, r4, r5, pc}
 8007f7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007f7e:	b112      	cbz	r2, 8007f86 <_raise_r+0x1e>
 8007f80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f84:	b94b      	cbnz	r3, 8007f9a <_raise_r+0x32>
 8007f86:	4620      	mov	r0, r4
 8007f88:	f000 f830 	bl	8007fec <_getpid_r>
 8007f8c:	462a      	mov	r2, r5
 8007f8e:	4601      	mov	r1, r0
 8007f90:	4620      	mov	r0, r4
 8007f92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f96:	f000 b817 	b.w	8007fc8 <_kill_r>
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d00a      	beq.n	8007fb4 <_raise_r+0x4c>
 8007f9e:	1c59      	adds	r1, r3, #1
 8007fa0:	d103      	bne.n	8007faa <_raise_r+0x42>
 8007fa2:	2316      	movs	r3, #22
 8007fa4:	6003      	str	r3, [r0, #0]
 8007fa6:	2001      	movs	r0, #1
 8007fa8:	e7e7      	b.n	8007f7a <_raise_r+0x12>
 8007faa:	2400      	movs	r4, #0
 8007fac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	4798      	blx	r3
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	e7e0      	b.n	8007f7a <_raise_r+0x12>

08007fb8 <raise>:
 8007fb8:	4b02      	ldr	r3, [pc, #8]	; (8007fc4 <raise+0xc>)
 8007fba:	4601      	mov	r1, r0
 8007fbc:	6818      	ldr	r0, [r3, #0]
 8007fbe:	f7ff bfd3 	b.w	8007f68 <_raise_r>
 8007fc2:	bf00      	nop
 8007fc4:	2000000c 	.word	0x2000000c

08007fc8 <_kill_r>:
 8007fc8:	b538      	push	{r3, r4, r5, lr}
 8007fca:	4d07      	ldr	r5, [pc, #28]	; (8007fe8 <_kill_r+0x20>)
 8007fcc:	2300      	movs	r3, #0
 8007fce:	4604      	mov	r4, r0
 8007fd0:	4608      	mov	r0, r1
 8007fd2:	4611      	mov	r1, r2
 8007fd4:	602b      	str	r3, [r5, #0]
 8007fd6:	f7fa f8b7 	bl	8002148 <_kill>
 8007fda:	1c43      	adds	r3, r0, #1
 8007fdc:	d102      	bne.n	8007fe4 <_kill_r+0x1c>
 8007fde:	682b      	ldr	r3, [r5, #0]
 8007fe0:	b103      	cbz	r3, 8007fe4 <_kill_r+0x1c>
 8007fe2:	6023      	str	r3, [r4, #0]
 8007fe4:	bd38      	pop	{r3, r4, r5, pc}
 8007fe6:	bf00      	nop
 8007fe8:	2000050c 	.word	0x2000050c

08007fec <_getpid_r>:
 8007fec:	f7fa b8a4 	b.w	8002138 <_getpid>

08007ff0 <_init>:
 8007ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ff2:	bf00      	nop
 8007ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ff6:	bc08      	pop	{r3}
 8007ff8:	469e      	mov	lr, r3
 8007ffa:	4770      	bx	lr

08007ffc <_fini>:
 8007ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ffe:	bf00      	nop
 8008000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008002:	bc08      	pop	{r3}
 8008004:	469e      	mov	lr, r3
 8008006:	4770      	bx	lr
