searchState.loadedDescShard("atsamd51p", 2, "Field <code>BBC</code> reader - Bus Burden Control\nField <code>BBC</code> writer - Bus Burden Control\nConfiguration\nField <code>DUALBUFF</code> reader - Dual Input Buffer\nField <code>DUALBUFF</code> writer - Dual Input Buffer\nField <code>EOMDIS</code> reader - End of Monitoring Disable\nField <code>EOMDIS</code> writer - End of Monitoring Disable\nRegister <code>CFG</code> reader\n0: SHA1 Algorithm\n4: SHA224 Algorithm\n1: SHA256 Algorithm\nField <code>SLBDIS</code> reader - Secondary List Branching Disable\nField <code>SLBDIS</code> writer - Secondary List Branching Disable\nField <code>UALGO</code> reader - User SHA Algorithm\nField <code>UALGO</code> writer - User SHA Algorithm\nUser SHA Algorithm\nField <code>UIHASH</code> reader - User Initial Hash Value\nField <code>UIHASH</code> writer - User Initial Hash Value\nRegister <code>CFG</code> writer\nField <code>WBDIS</code> reader - Write Back Disable\nField <code>WBDIS</code> writer - Write Back Disable\nBit 8 - Automatic Switch To Compare Digest\nBit 8 - Automatic Switch To Compare Digest\nBits 4:7 - Bus Burden Control\nBits 4:7 - Bus Burden Control\nBit 9 - Dual Input Buffer\nBit 9 - Dual Input Buffer\nBit 1 - End of Monitoring Disable\nBit 1 - End of Monitoring Disable\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nSHA1 Algorithm\nSHA224 Algorithm\nSHA256 Algorithm\nSHA1 Algorithm\nSHA224 Algorithm\nSHA256 Algorithm\nBit 2 - Secondary List Branching Disable\nBit 2 - Secondary List Branching Disable\nBits 13:15 - User SHA Algorithm\nBits 13:15 - User SHA Algorithm\nBit 12 - User Initial Hash Value\nBit 12 - User Initial Hash Value\nGet enumerated values variant\nBit 0 - Write Back Disable\nBit 0 - Write Back Disable\nControl\nField <code>DISABLE</code> writer - ICM Disable Register\nField <code>ENABLE</code> writer - ICM Enable\nField <code>REHASH</code> writer - Recompute Internal Hash\nField <code>RMDIS</code> writer - Region Monitoring Disable\nField <code>RMEN</code> writer - Region Monitoring Enable\nField <code>SWRST</code> writer - Software Reset\nRegister <code>CTRL</code> writer\nBit 1 - ICM Disable Register\nBit 0 - ICM Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 4:7 - Recompute Internal Hash\nBits 8:11 - Region Monitoring Disable\nBits 12:15 - Region Monitoring Enable\nBit 2 - Software Reset\nField <code>DASA</code> reader - Descriptor Area Start Address\nField <code>DASA</code> writer - Descriptor Area Start Address\nRegion Descriptor Area Start Address\nRegister <code>DSCR</code> reader\nRegister <code>DSCR</code> writer\nBits 6:31 - Descriptor Area Start Address\nBits 6:31 - Descriptor Area Start Address\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>HASA</code> reader - Hash Area Start Address\nField <code>HASA</code> writer - Hash Area Start Address\nRegion Hash Area Start Address\nRegister <code>HASH</code> reader\nRegister <code>HASH</code> writer\nReturns the argument unchanged.\nBits 7:31 - Hash Area Start Address\nBits 7:31 - Hash Area Start Address\nCalls <code>U::from(self)</code>.\nInterrupt Disable\nField <code>RBE</code> writer - Region Bus Error Interrupt Disable\nField <code>RDM</code> writer - Region Digest Mismatch Interrupt Disable\nField <code>REC</code> writer - Region End bit Condition detected …\nField <code>RHC</code> writer - Region Hash Completed Interrupt Disable\nField <code>RSU</code> writer - Region Status Updated Interrupt Disable\nField <code>RWC</code> writer - Region Wrap Condition Detected …\nField <code>URAD</code> writer - Undefined Register Access Detection …\nRegister <code>IDR</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 8:11 - Region Bus Error Interrupt Disable\nBits 4:7 - Region Digest Mismatch Interrupt Disable\nBits 16:19 - Region End bit Condition detected Interrupt …\nBits 0:3 - Region Hash Completed Interrupt Disable\nBits 20:23 - Region Status Updated Interrupt Disable\nBits 12:15 - Region Wrap Condition Detected Interrupt …\nBit 24 - Undefined Register Access Detection Interrupt …\nInterrupt Enable\nField <code>RBE</code> writer - Region Bus Error Interrupt Enable\nField <code>RDM</code> writer - Region Digest Mismatch Interrupt Enable\nField <code>REC</code> writer - Region End bit Condition Detected …\nField <code>RHC</code> writer - Region Hash Completed Interrupt Enable\nField <code>RSU</code> writer - Region Status Updated Interrupt Disable\nField <code>RWC</code> writer - Region Wrap Condition detected …\nField <code>URAD</code> writer - Undefined Register Access Detection …\nRegister <code>IER</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 8:11 - Region Bus Error Interrupt Enable\nBits 4:7 - Region Digest Mismatch Interrupt Enable\nBits 16:19 - Region End bit Condition Detected Interrupt …\nBits 0:3 - Region Hash Completed Interrupt Enable\nBits 20:23 - Region Status Updated Interrupt Disable\nBits 12:15 - Region Wrap Condition detected Interrupt …\nBit 24 - Undefined Register Access Detection Interrupt …\nInterrupt Mask\nRegister <code>IMR</code> reader\nField <code>RBE</code> reader - Region Bus Error Interrupt Mask\nField <code>RDM</code> reader - Region Digest Mismatch Interrupt Mask\nField <code>REC</code> reader - Region End bit Condition Detected …\nField <code>RHC</code> reader - Region Hash Completed Interrupt Mask\nField <code>RSU</code> reader - Region Status Updated Interrupt Mask\nField <code>RWC</code> reader - Region Wrap Condition Detected …\nField <code>URAD</code> reader - Undefined Register Access Detection …\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 8:11 - Region Bus Error Interrupt Mask\nBits 4:7 - Region Digest Mismatch Interrupt Mask\nBits 16:19 - Region End bit Condition Detected Interrupt …\nBits 0:3 - Region Hash Completed Interrupt Mask\nBits 20:23 - Region Status Updated Interrupt Mask\nBits 12:15 - Region Wrap Condition Detected Interrupt Mask\nBit 24 - Undefined Register Access Detection Interrupt Mask\nInterrupt Status\nRegister <code>ISR</code> reader\nField <code>RBE</code> reader - Region Bus Error\nField <code>RDM</code> reader - Region Digest Mismatch\nField <code>REC</code> reader - Region End bit Condition Detected\nField <code>RHC</code> reader - Region Hash Completed\nField <code>RSU</code> reader - Region Status Updated Detected\nField <code>RWC</code> reader - Region Wrap Condition Detected\nField <code>URAD</code> reader - Undefined Register Access Detection …\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 8:11 - Region Bus Error\nBits 4:7 - Region Digest Mismatch\nBits 16:19 - Region End bit Condition Detected\nBits 0:3 - Region Hash Completed\nBits 20:23 - Region Status Updated Detected\nBits 12:15 - Region Wrap Condition Detected\nBit 24 - Undefined Register Access Detection Status\nField <code>ENABLE</code> reader - ICM Controller Enable Register\nRegister <code>SR</code> reader\nField <code>RAWRMDIS</code> reader - RAW Region Monitoring Disabled …\nField <code>RMDIS</code> reader - Region Monitoring Disabled Status\nStatus\nBit 0 - ICM Controller Enable Register\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 8:11 - RAW Region Monitoring Disabled Status\nBits 12:15 - Region Monitoring Disabled Status\n1: CFG modified during active monitoring\n2: DSCR modified during active monitoring\n3: HASH modified during active monitoring\nRegister <code>UASR</code> reader\n4: Write-only register read access\nUndefined Access Status\n0: Unspecified structure member set to one detected when …\nField <code>URAT</code> reader - Undefined Register Access Trace\nUndefined Register Access Trace\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCFG modified during active monitoring\nDSCR modified during active monitoring\nHASH modified during active monitoring\nWrite-only register read access\nUnspecified structure member set to one detected when the …\nBits 0:2 - Undefined Register Access Trace\nGet enumerated values variant\nUser Initial Hash Value n\nField <code>VAL</code> writer - Initial Hash Value\nRegister <code>UIHVAL[%s]</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 0:31 - Initial Hash Value\nAHBMASK (rw) register accessor: AHB Mask\nAPBAMASK (rw) register accessor: APBA Mask\nAPBBMASK (rw) register accessor: APBB Mask\nAPBCMASK (rw) register accessor: APBC Mask\nAPBDMASK (rw) register accessor: APBD Mask\nCPUDIV (rw) register accessor: CPU Clock Division\nHSDIV (r) register accessor: HS Clock Division\nINTENCLR (rw) register accessor: Interrupt Enable Clear\nINTENSET (rw) register accessor: Interrupt Enable Set\nINTFLAG (rw) register accessor: Interrupt Flag Status and …\nRegister block\nAHB Mask\n0x10 - AHB Mask\nAPBA Mask\n0x14 - APBA Mask\nAPBB Mask\n0x18 - APBB Mask\nAPBC Mask\n0x1c - APBC Mask\nAPBD Mask\n0x20 - APBD Mask\nCPU Clock Division\n0x05 - CPU Clock Division\nReturns the argument unchanged.\nHS Clock Division\n0x04 - HS Clock Division\nInterrupt Enable Clear\n0x01 - Interrupt Enable Clear\nInterrupt Enable Set\n0x02 - Interrupt Enable Set\nInterrupt Flag Status and Clear\n0x03 - Interrupt Flag Status and Clear\nCalls <code>U::from(self)</code>.\nAHB Mask\nField <code>CMCC_</code> reader - CMCC AHB Clock Mask\nField <code>CMCC_</code> writer - CMCC AHB Clock Mask\nField <code>DMAC_</code> reader - DMAC AHB Clock Mask\nField <code>DMAC_</code> writer - DMAC AHB Clock Mask\nField <code>DSU_</code> reader - DSU AHB Clock Mask\nField <code>DSU_</code> writer - DSU AHB Clock Mask\nField <code>HPB0_</code> reader - HPB0 AHB Clock Mask\nField <code>HPB0_</code> writer - HPB0 AHB Clock Mask\nField <code>HPB1_</code> reader - HPB1 AHB Clock Mask\nField <code>HPB1_</code> writer - HPB1 AHB Clock Mask\nField <code>HPB2_</code> reader - HPB2 AHB Clock Mask\nField <code>HPB2_</code> writer - HPB2 AHB Clock Mask\nField <code>HPB3_</code> reader - HPB3 AHB Clock Mask\nField <code>HPB3_</code> writer - HPB3 AHB Clock Mask\nField <code>ICM_</code> reader - ICM AHB Clock Mask\nField <code>ICM_</code> writer - ICM AHB Clock Mask\nField <code>NVMCTRL_CACHE_</code> reader - NVMCTRL_CACHE AHB Clock Mask\nField <code>NVMCTRL_CACHE_</code> writer - NVMCTRL_CACHE AHB Clock Mask\nField <code>NVMCTRL_SMEEPROM_</code> reader - NVMCTRL_SMEEPROM AHB …\nField <code>NVMCTRL_SMEEPROM_</code> writer - NVMCTRL_SMEEPROM AHB …\nField <code>NVMCTRL_</code> reader - NVMCTRL AHB Clock Mask\nField <code>NVMCTRL_</code> writer - NVMCTRL AHB Clock Mask\nField <code>PAC_</code> reader - PAC AHB Clock Mask\nField <code>PAC_</code> writer - PAC AHB Clock Mask\nField <code>PUKCC_</code> reader - PUKCC AHB Clock Mask\nField <code>PUKCC_</code> writer - PUKCC AHB Clock Mask\nField <code>QSPI_2X_</code> reader - QSPI_2X AHB Clock Mask\nField <code>QSPI_2X_</code> writer - QSPI_2X AHB Clock Mask\nField <code>QSPI_</code> reader - QSPI AHB Clock Mask\nField <code>QSPI_</code> writer - QSPI AHB Clock Mask\nRegister <code>AHBMASK</code> reader\nField <code>SDHC0_</code> reader - SDHC0 AHB Clock Mask\nField <code>SDHC0_</code> writer - SDHC0 AHB Clock Mask\nField <code>SDHC1_</code> reader - SDHC1 AHB Clock Mask\nField <code>SDHC1_</code> writer - SDHC1 AHB Clock Mask\nField <code>USB_</code> reader - USB AHB Clock Mask\nField <code>USB_</code> writer - USB AHB Clock Mask\nRegister <code>AHBMASK</code> writer\nBit 8 - CMCC AHB Clock Mask\nBit 8 - CMCC AHB Clock Mask\nBit 9 - DMAC AHB Clock Mask\nBit 9 - DMAC AHB Clock Mask\nBit 4 - DSU AHB Clock Mask\nBit 4 - DSU AHB Clock Mask\nReturns the argument unchanged.\nBit 0 - HPB0 AHB Clock Mask\nBit 0 - HPB0 AHB Clock Mask\nBit 1 - HPB1 AHB Clock Mask\nBit 1 - HPB1 AHB Clock Mask\nBit 2 - HPB2 AHB Clock Mask\nBit 2 - HPB2 AHB Clock Mask\nBit 3 - HPB3 AHB Clock Mask\nBit 3 - HPB3 AHB Clock Mask\nBit 19 - ICM AHB Clock Mask\nBit 19 - ICM AHB Clock Mask\nCalls <code>U::from(self)</code>.\nBit 6 - NVMCTRL AHB Clock Mask\nBit 6 - NVMCTRL AHB Clock Mask\nBit 23 - NVMCTRL_CACHE AHB Clock Mask\nBit 23 - NVMCTRL_CACHE AHB Clock Mask\nBit 22 - NVMCTRL_SMEEPROM AHB Clock Mask\nBit 22 - NVMCTRL_SMEEPROM AHB Clock Mask\nBit 12 - PAC AHB Clock Mask\nBit 12 - PAC AHB Clock Mask\nBit 20 - PUKCC AHB Clock Mask\nBit 20 - PUKCC AHB Clock Mask\nBit 13 - QSPI AHB Clock Mask\nBit 13 - QSPI AHB Clock Mask\nBit 21 - QSPI_2X AHB Clock Mask\nBit 21 - QSPI_2X AHB Clock Mask\nBit 15 - SDHC0 AHB Clock Mask\nBit 15 - SDHC0 AHB Clock Mask\nBit 16 - SDHC1 AHB Clock Mask\nBit 16 - SDHC1 AHB Clock Mask\nBit 10 - USB AHB Clock Mask\nBit 10 - USB AHB Clock Mask\nAPBA Mask\nField <code>EIC_</code> reader - EIC APB Clock Enable\nField <code>EIC_</code> writer - EIC APB Clock Enable\nField <code>FREQM_</code> reader - FREQM APB Clock Enable\nField <code>FREQM_</code> writer - FREQM APB Clock Enable\nField <code>GCLK_</code> reader - GCLK APB Clock Enable\nField <code>GCLK_</code> writer - GCLK APB Clock Enable\nField <code>MCLK_</code> reader - MCLK APB Clock Enable\nField <code>MCLK_</code> writer - MCLK APB Clock Enable\nField <code>OSC32KCTRL_</code> reader - OSC32KCTRL APB Clock Enable\nField <code>OSC32KCTRL_</code> writer - OSC32KCTRL APB Clock Enable\nField <code>OSCCTRL_</code> reader - OSCCTRL APB Clock Enable\nField <code>OSCCTRL_</code> writer - OSCCTRL APB Clock Enable\nField <code>PAC_</code> reader - PAC APB Clock Enable\nField <code>PAC_</code> writer - PAC APB Clock Enable\nField <code>PM_</code> reader - PM APB Clock Enable\nField <code>PM_</code> writer - PM APB Clock Enable\nRegister <code>APBAMASK</code> reader\nField <code>RSTC_</code> reader - RSTC APB Clock Enable\nField <code>RSTC_</code> writer - RSTC APB Clock Enable\nField <code>RTC_</code> reader - RTC APB Clock Enable\nField <code>RTC_</code> writer - RTC APB Clock Enable\nField <code>SERCOM0_</code> reader - SERCOM0 APB Clock Enable\nField <code>SERCOM0_</code> writer - SERCOM0 APB Clock Enable\nField <code>SERCOM1_</code> reader - SERCOM1 APB Clock Enable\nField <code>SERCOM1_</code> writer - SERCOM1 APB Clock Enable\nField <code>SUPC_</code> reader - SUPC APB Clock Enable\nField <code>SUPC_</code> writer - SUPC APB Clock Enable\nField <code>TC0_</code> reader - TC0 APB Clock Enable\nField <code>TC0_</code> writer - TC0 APB Clock Enable\nField <code>TC1_</code> reader - TC1 APB Clock Enable\nField <code>TC1_</code> writer - TC1 APB Clock Enable\nRegister <code>APBAMASK</code> writer\nField <code>WDT_</code> reader - WDT APB Clock Enable\nField <code>WDT_</code> writer - WDT APB Clock Enable\nBit 10 - EIC APB Clock Enable\nBit 10 - EIC APB Clock Enable\nBit 11 - FREQM APB Clock Enable\nBit 11 - FREQM APB Clock Enable\nReturns the argument unchanged.\nBit 7 - GCLK APB Clock Enable\nBit 7 - GCLK APB Clock Enable\nCalls <code>U::from(self)</code>.\nBit 2 - MCLK APB Clock Enable\nBit 2 - MCLK APB Clock Enable\nBit 5 - OSC32KCTRL APB Clock Enable\nBit 5 - OSC32KCTRL APB Clock Enable\nBit 4 - OSCCTRL APB Clock Enable\nBit 4 - OSCCTRL APB Clock Enable\nBit 0 - PAC APB Clock Enable\nBit 0 - PAC APB Clock Enable\nBit 1 - PM APB Clock Enable\nBit 1 - PM APB Clock Enable\nBit 3 - RSTC APB Clock Enable\nBit 3 - RSTC APB Clock Enable\nBit 9 - RTC APB Clock Enable\nBit 9 - RTC APB Clock Enable\nBit 12 - SERCOM0 APB Clock Enable\nBit 12 - SERCOM0 APB Clock Enable\nBit 13 - SERCOM1 APB Clock Enable\nBit 13 - SERCOM1 APB Clock Enable\nBit 6 - SUPC APB Clock Enable\nBit 6 - SUPC APB Clock Enable\nBit 14 - TC0 APB Clock Enable\nBit 14 - TC0 APB Clock Enable\nBit 15 - TC1 APB Clock Enable\nBit 15 - TC1 APB Clock Enable\nBit 8 - WDT APB Clock Enable\nBit 8 - WDT APB Clock Enable\nAPBB Mask\nField <code>DSU_</code> reader - DSU APB Clock Enable\nField <code>DSU_</code> writer - DSU APB Clock Enable\nField <code>EVSYS_</code> reader - EVSYS APB Clock Enable\nField <code>EVSYS_</code> writer - EVSYS APB Clock Enable\nField <code>NVMCTRL_</code> reader - NVMCTRL APB Clock Enable\nField <code>NVMCTRL_</code> writer - NVMCTRL APB Clock Enable\nField <code>PORT_</code> reader - PORT APB Clock Enable\nField <code>PORT_</code> writer - PORT APB Clock Enable\nRegister <code>APBBMASK</code> reader\nField <code>RAMECC_</code> reader - RAMECC APB Clock Enable\nField <code>RAMECC_</code> writer - RAMECC APB Clock Enable\nField <code>SERCOM2_</code> reader - SERCOM2 APB Clock Enable\nField <code>SERCOM2_</code> writer - SERCOM2 APB Clock Enable\nField <code>SERCOM3_</code> reader - SERCOM3 APB Clock Enable\nField <code>SERCOM3_</code> writer - SERCOM3 APB Clock Enable\nField <code>TC2_</code> reader - TC2 APB Clock Enable\nField <code>TC2_</code> writer - TC2 APB Clock Enable\nField <code>TC3_</code> reader - TC3 APB Clock Enable\nField <code>TC3_</code> writer - TC3 APB Clock Enable\nField <code>TCC0_</code> reader - TCC0 APB Clock Enable\nField <code>TCC0_</code> writer - TCC0 APB Clock Enable\nField <code>TCC1_</code> reader - TCC1 APB Clock Enable\nField <code>TCC1_</code> writer - TCC1 APB Clock Enable\nField <code>USB_</code> reader - USB APB Clock Enable\nField <code>USB_</code> writer - USB APB Clock Enable\nRegister <code>APBBMASK</code> writer\nBit 1 - DSU APB Clock Enable\nBit 1 - DSU APB Clock Enable\nBit 7 - EVSYS APB Clock Enable\nBit 7 - EVSYS APB Clock Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - NVMCTRL APB Clock Enable\nBit 2 - NVMCTRL APB Clock Enable\nBit 4 - PORT APB Clock Enable\nBit 4 - PORT APB Clock Enable\nBit 16 - RAMECC APB Clock Enable\nBit 16 - RAMECC APB Clock Enable\nBit 9 - SERCOM2 APB Clock Enable\nBit 9 - SERCOM2 APB Clock Enable\nBit 10 - SERCOM3 APB Clock Enable\nBit 10 - SERCOM3 APB Clock Enable\nBit 13 - TC2 APB Clock Enable\nBit 13 - TC2 APB Clock Enable\nBit 14 - TC3 APB Clock Enable\nBit 14 - TC3 APB Clock Enable\nBit 11 - TCC0 APB Clock Enable\nBit 11 - TCC0 APB Clock Enable\nBit 12 - TCC1 APB Clock Enable\nBit 12 - TCC1 APB Clock Enable\nBit 0 - USB APB Clock Enable\nBit 0 - USB APB Clock Enable\nField <code>AC_</code> reader - AC APB Clock Enable\nField <code>AC_</code> writer - AC APB Clock Enable\nField <code>AES_</code> reader - AES APB Clock Enable\nField <code>AES_</code> writer - AES APB Clock Enable\nAPBC Mask\nField <code>CCL_</code> reader - CCL APB Clock Enable\nField <code>CCL_</code> writer - CCL APB Clock Enable\nField <code>ICM_</code> reader - ICM APB Clock Enable\nField <code>ICM_</code> writer - ICM APB Clock Enable\nField <code>PDEC_</code> reader - PDEC APB Clock Enable\nField <code>PDEC_</code> writer - PDEC APB Clock Enable\nField <code>QSPI_</code> reader - QSPI APB Clock Enable\nField <code>QSPI_</code> writer - QSPI APB Clock Enable\nRegister <code>APBCMASK</code> reader\nField <code>TC4_</code> reader - TC4 APB Clock Enable\nField <code>TC4_</code> writer - TC4 APB Clock Enable\nField <code>TC5_</code> reader - TC5 APB Clock Enable\nField <code>TC5_</code> writer - TC5 APB Clock Enable\nField <code>TCC2_</code> reader - TCC2 APB Clock Enable\nField <code>TCC2_</code> writer - TCC2 APB Clock Enable\nField <code>TCC3_</code> reader - TCC3 APB Clock Enable\nField <code>TCC3_</code> writer - TCC3 APB Clock Enable\nField <code>TRNG_</code> reader - TRNG APB Clock Enable\nField <code>TRNG_</code> writer - TRNG APB Clock Enable\nRegister <code>APBCMASK</code> writer\nBit 8 - AC APB Clock Enable\nBit 8 - AC APB Clock Enable\nBit 9 - AES APB Clock Enable\nBit 9 - AES APB Clock Enable\nBit 14 - CCL APB Clock Enable\nBit 14 - CCL APB Clock Enable\nReturns the argument unchanged.\nBit 11 - ICM APB Clock Enable\nBit 11 - ICM APB Clock Enable\nCalls <code>U::from(self)</code>.\nBit 7 - PDEC APB Clock Enable\nBit 7 - PDEC APB Clock Enable\nBit 13 - QSPI APB Clock Enable\nBit 13 - QSPI APB Clock Enable\nBit 5 - TC4 APB Clock Enable\nBit 5 - TC4 APB Clock Enable\nBit 6 - TC5 APB Clock Enable\nBit 6 - TC5 APB Clock Enable\nBit 3 - TCC2 APB Clock Enable\nBit 3 - TCC2 APB Clock Enable\nBit 4 - TCC3 APB Clock Enable\nBit 4 - TCC3 APB Clock Enable\nBit 10 - TRNG APB Clock Enable\nBit 10 - TRNG APB Clock Enable\nField <code>ADC0_</code> reader - ADC0 APB Clock Enable\nField <code>ADC0_</code> writer - ADC0 APB Clock Enable\nField <code>ADC1_</code> reader - ADC1 APB Clock Enable\nField <code>ADC1_</code> writer - ADC1 APB Clock Enable\nAPBD Mask\nField <code>DAC_</code> reader - DAC APB Clock Enable\nField <code>DAC_</code> writer - DAC APB Clock Enable\nField <code>I2S_</code> reader - I2S APB Clock Enable\nField <code>I2S_</code> writer - I2S APB Clock Enable\nField <code>PCC_</code> reader - PCC APB Clock Enable\nField <code>PCC_</code> writer - PCC APB Clock Enable\nRegister <code>APBDMASK</code> reader\nField <code>SERCOM4_</code> reader - SERCOM4 APB Clock Enable\nField <code>SERCOM4_</code> writer - SERCOM4 APB Clock Enable\nField <code>SERCOM5_</code> reader - SERCOM5 APB Clock Enable\nField <code>SERCOM5_</code> writer - SERCOM5 APB Clock Enable\nField <code>SERCOM6_</code> reader - SERCOM6 APB Clock Enable\nField <code>SERCOM6_</code> writer - SERCOM6 APB Clock Enable\nField <code>SERCOM7_</code> reader - SERCOM7 APB Clock Enable\nField <code>SERCOM7_</code> writer - SERCOM7 APB Clock Enable\nField <code>TC6_</code> reader - TC6 APB Clock Enable\nField <code>TC6_</code> writer - TC6 APB Clock Enable\nField <code>TC7_</code> reader - TC7 APB Clock Enable\nField <code>TC7_</code> writer - TC7 APB Clock Enable\nField <code>TCC4_</code> reader - TCC4 APB Clock Enable\nField <code>TCC4_</code> writer - TCC4 APB Clock Enable\nRegister <code>APBDMASK</code> writer\nBit 7 - ADC0 APB Clock Enable\nBit 7 - ADC0 APB Clock Enable\nBit 8 - ADC1 APB Clock Enable\nBit 8 - ADC1 APB Clock Enable\nBit 9 - DAC APB Clock Enable\nBit 9 - DAC APB Clock Enable\nReturns the argument unchanged.\nBit 10 - I2S APB Clock Enable\nBit 10 - I2S APB Clock Enable\nCalls <code>U::from(self)</code>.\nBit 11 - PCC APB Clock Enable\nBit 11 - PCC APB Clock Enable\nBit 0 - SERCOM4 APB Clock Enable\nBit 0 - SERCOM4 APB Clock Enable\nBit 1 - SERCOM5 APB Clock Enable\nBit 1 - SERCOM5 APB Clock Enable\nBit 2 - SERCOM6 APB Clock Enable\nBit 2 - SERCOM6 APB Clock Enable\nBit 3 - SERCOM7 APB Clock Enable\nBit 3 - SERCOM7 APB Clock Enable\nBit 5 - TC6 APB Clock Enable\nBit 5 - TC6 APB Clock Enable\nBit 6 - TC7 APB Clock Enable\nBit 6 - TC7 APB Clock Enable\nBit 4 - TCC4 APB Clock Enable\nBit 4 - TCC4 APB Clock Enable\nCPU Clock Division\n1: Divide by 1\n128: Divide by 128\n16: Divide by 16\n2: Divide by 2\n32: Divide by 32\n4: Divide by 4\n64: Divide by 64\n8: Divide by 8\nField <code>DIV</code> reader - Low-Power Clock Division Factor\nField <code>DIV</code> writer - Low-Power Clock Division Factor\nLow-Power Clock Division Factor\nRegister <code>CPUDIV</code> reader\nRegister <code>CPUDIV</code> writer\nBits 0:7 - Low-Power Clock Division Factor\nBits 0:7 - Low-Power Clock Division Factor\nDivide by 1\nDivide by 128\nDivide by 16\nDivide by 2\nDivide by 32\nDivide by 4\nDivide by 64\nDivide by 8\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nDivide by 1\nDivide by 128\nDivide by 16\nDivide by 2\nDivide by 32\nDivide by 4\nDivide by 64\nDivide by 8\nGet enumerated values variant\n1: Divide by 1\nField <code>DIV</code> reader - CPU Clock Division Factor\nCPU Clock Division Factor\nHS Clock Division\nRegister <code>HSDIV</code> reader\nBits 0:7 - CPU Clock Division Factor\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nDivide by 1\nGet enumerated values variant\nField <code>CKRDY</code> reader - Clock Ready Interrupt Enable\nField <code>CKRDY</code> writer - Clock Ready Interrupt Enable\nInterrupt Enable Clear\nRegister <code>INTENCLR</code> reader\nRegister <code>INTENCLR</code> writer\nBit 0 - Clock Ready Interrupt Enable\nBit 0 - Clock Ready Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>CKRDY</code> reader - Clock Ready Interrupt Enable\nField <code>CKRDY</code> writer - Clock Ready Interrupt Enable\nInterrupt Enable Set\nRegister <code>INTENSET</code> reader\nRegister <code>INTENSET</code> writer\nBit 0 - Clock Ready Interrupt Enable\nBit 0 - Clock Ready Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>CKRDY</code> reader - Clock Ready\nField <code>CKRDY</code> writer - Clock Ready\nInterrupt Flag Status and Clear\nRegister <code>INTFLAG</code> reader\nRegister <code>INTFLAG</code> writer\nBit 0 - Clock Ready\nBit 0 - Clock Ready\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nADDR (rw) register accessor: Address\nCTRLA (rw) register accessor: Control A\nCTRLB (w) register accessor: Control B\nDBGCTRL (rw) register accessor: Debug Control\nECCERR (r) register accessor: ECC Error Status Register\nINTENCLR (rw) register accessor: Interrupt Enable Clear\nINTENSET (rw) register accessor: Interrupt Enable Set\nINTFLAG (rw) register accessor: Interrupt Flag Status and …\nPARAM (r) register accessor: NVM Parameter\nPBLDATA (r) register accessor: Page Buffer Load Data x\nRegister block\nRUNLOCK (r) register accessor: Lock Section\nSEECFG (rw) register accessor: SmartEEPROM Configuration …\nSEESTAT (r) register accessor: SmartEEPROM Status Register\nSTATUS (r) register accessor: Status\nAddress\n0x14 - Address\nControl A\n0x00 - Control A\nControl B\n0x04 - Control B\nDebug Control\n0x28 - Debug Control\nECC Error Status Register\n0x24 - ECC Error Status Register\nReturns the argument unchanged.\nInterrupt Enable Clear\n0x0c - Interrupt Enable Clear\nInterrupt Enable Set\n0x0e - Interrupt Enable Set\nInterrupt Flag Status and Clear\n0x10 - Interrupt Flag Status and Clear\nCalls <code>U::from(self)</code>.\nNVM Parameter\n0x08 - NVM Parameter\nPage Buffer Load Data x\n0x1c..0x24 - Page Buffer Load Data x\nIterator for array of: 0x1c..0x24 - Page Buffer Load Data x\nLock Section\n0x18 - Lock Section\nSmartEEPROM Configuration Register\n0x2a - SmartEEPROM Configuration Register\nSmartEEPROM Status Register\n0x2c - SmartEEPROM Status Register\nStatus\n0x12 - Status\nField <code>ADDR</code> reader - NVM Address\nAddress\nField <code>ADDR</code> writer - NVM Address\nRegister <code>ADDR</code> reader\nRegister <code>ADDR</code> writer\nBits 0:23 - NVM Address\nBits 0:23 - NVM Address\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\n1: Automatic Double Word Write\nField <code>AHBNS0</code> reader - Force AHB0 access to NONSEQ, burst …\nField <code>AHBNS0</code> writer - Force AHB0 access to NONSEQ, burst …\nField <code>AHBNS1</code> reader - Force AHB1 access to NONSEQ, burst …\nField <code>AHBNS1</code> writer - Force AHB1 access to NONSEQ, burst …\n3: Automatic Page Write\n2: Automatic Quad Word\nField <code>AUTOWS</code> reader - Auto Wait State Enable\nField <code>AUTOWS</code> writer - Auto Wait State Enable\nField <code>CACHEDIS0</code> reader - AHB0 Cache Disable\nField <code>CACHEDIS0</code> writer - AHB0 Cache Disable\nField <code>CACHEDIS1</code> reader - AHB1 Cache Disable\nField <code>CACHEDIS1</code> writer - AHB1 Cache Disable\nControl A\n1: NVM block enters low-power mode when entering standby …\n0: Manual Write\n3: NVM block does not enter low-power mode when entering …\nField <code>PRM</code> reader - Power Reduction Mode during Sleep\nField <code>PRM</code> writer - Power Reduction Mode during Sleep\nPower Reduction Mode during Sleep\nRegister <code>CTRLA</code> reader\nField <code>RWS</code> reader - NVM Read Wait States\nField <code>RWS</code> writer - NVM Read Wait States\n0: NVM block enters low-power mode when entering standby …\nField <code>SUSPEN</code> reader - Suspend Enable\nField <code>SUSPEN</code> writer - Suspend Enable\nRegister <code>CTRLA</code> writer\nField <code>WMODE</code> reader - Write Mode\nField <code>WMODE</code> writer - Write Mode\nWrite Mode\nAutomatic Double Word Write\nBit 12 - Force AHB0 access to NONSEQ, burst transfers are …\nBit 12 - Force AHB0 access to NONSEQ, burst transfers are …\nBit 13 - Force AHB1 access to NONSEQ, burst transfers are …\nBit 13 - Force AHB1 access to NONSEQ, burst transfers are …\nAutomatic Page Write\nAutomatic Quad Word\nBit 2 - Auto Wait State Enable\nBit 2 - Auto Wait State Enable\nBit 14 - AHB0 Cache Disable\nBit 14 - AHB0 Cache Disable\nBit 15 - AHB1 Cache Disable\nBit 15 - AHB1 Cache Disable\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nNVM block enters low-power mode when entering standby …\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nAutomatic Double Word Write\nAutomatic Page Write\nAutomatic Quad Word\nNVM block enters low-power mode when entering standby …\nManual Write\nNVM block does not enter low-power mode when entering …\nNVM block enters low-power mode when entering standby …\nManual Write\nNVM block does not enter low-power mode when entering …\nBits 6:7 - Power Reduction Mode during Sleep\nBits 6:7 - Power Reduction Mode during Sleep\nBits 8:11 - NVM Read Wait States\nBits 8:11 - NVM Read Wait States\nNVM block enters low-power mode when entering standby …\nBit 3 - Suspend Enable\nBit 3 - Suspend Enable\nGet enumerated values variant\nGet enumerated values variant\nBits 4:5 - Write Mode\nBits 4:5 - Write Mode\n48: Activate SmartEEPROM Sector 0, deactivate Sector 1\n49: Activate SmartEEPROM Sector 1, deactivate Sector 0\n23: Bank swap and system reset, if SMEE is used also …\n27: Clears STATUS.BPDIS, Boot loader protection is not …\n24: Chip Erase Lock - DSU.CE command is not available\n25: Chip Erase Unlock - DSU.CE command is available\nField <code>CMD</code> writer - Command\nField <code>CMDEX</code> writer - Command Execution\nCommand Execution\nCommand\n20: Clears the power reduction mode.\nControl B\n1: Erase Block - Erases the block addressed by the ADDR …\n0: Erase Page - Only supported in the USER and AUX pages.\n165: Execution Key\n17: Lock Region - Locks the region containing the address …\n52: Lock access to SmartEEPROM data from any mean\n54: Lock access to the SmartEEPROM Register Address Space …\n21: Page Buffer Clear - Clears the page buffer.\n26: Sets STATUS.BPDIS, Boot loader protection is discarded …\n51: Flush SMEE data when in buffered mode\n50: Starts SmartEEPROM sector reallocation algorithm\n19: Sets the power reduction mode.\n22: Set Security Bit\n16: Software Reset - Power-Cycle the NVM memory and replay …\n18: Unlock Region - Unlocks the region containing the …\n53: Unlock access to SmartEEPROM data\n55: Unlock access to the SmartEEPROM Register Address …\nRegister <code>CTRLB</code> writer\n3: Write Page - Writes the contents of the page buffer to …\n4: Write Quad Word - Writes a 128-bit word at the location …\nActivate SmartEEPROM Sector 0, deactivate Sector 1\nActivate SmartEEPROM Sector 1, deactivate Sector 0\nBank swap and system reset, if SMEE is used also …\nClears STATUS.BPDIS, Boot loader protection is not …\nChip Erase Lock - DSU.CE command is not available\nChip Erase Unlock - DSU.CE command is available\nBits 0:6 - Command\nBits 8:15 - Command Execution\nClears the power reduction mode.\nErase Block - Erases the block addressed by the ADDR …\nErase Page - Only supported in the USER and AUX pages.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nExecution Key\nLock Region - Locks the region containing the address …\nLock access to SmartEEPROM data from any mean\nLock access to the SmartEEPROM Register Address Space …\nPage Buffer Clear - Clears the page buffer.\nSets STATUS.BPDIS, Boot loader protection is discarded …\nFlush SMEE data when in buffered mode\nStarts SmartEEPROM sector reallocation algorithm\nSets the power reduction mode.\nSet Security Bit\nSoftware Reset - Power-Cycle the NVM memory and replay the …\nUnlock Region - Unlocks the region containing the address …\nUnlock access to SmartEEPROM data\nUnlock access to the SmartEEPROM Register Address Space …\nWrite Page - Writes the contents of the page buffer to the …\nWrite Quad Word - Writes a 128-bit word at the location …\nDebug Control\nField <code>ECCDIS</code> reader - Debugger ECC Read Disable\nField <code>ECCDIS</code> writer - Debugger ECC Read Disable\nField <code>ECCELOG</code> reader - Debugger ECC Error Tracking Mode\nField <code>ECCELOG</code> writer - Debugger ECC Error Tracking Mode\nRegister <code>DBGCTRL</code> reader\nRegister <code>DBGCTRL</code> writer\nBit 0 - Debugger ECC Read Disable\nBit 0 - Debugger ECC Read Disable\nBit 1 - Debugger ECC Error Tracking Mode\nBit 1 - Debugger ECC Error Tracking Mode\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>ADDR</code> reader - Error Address\n2: At Least One Dual Error Detected Since Last Read\n2: At Least One Dual Error Detected Since Last Read\nECC Error Status Register\n0: No Error Detected Since Last Read\n0: No Error Detected Since Last Read\nRegister <code>ECCERR</code> reader\n1: At Least One Single Error Detected Since last Read\n1: At Least One Single Error Detected Since last Read\nField <code>TYPEH</code> reader - High Double-Word Error Type\nHigh Double-Word Error Type\nField <code>TYPEL</code> reader - Low Double-Word Error Type\nLow Double-Word Error Type\nBits 0:23 - Error Address\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nAt Least One Dual Error Detected Since Last Read\nAt Least One Dual Error Detected Since Last Read\nNo Error Detected Since Last Read\nNo Error Detected Since Last Read\nAt Least One Single Error Detected Since last Read\nAt Least One Single Error Detected Since last Read\nBits 30:31 - High Double-Word Error Type\nBits 28:29 - Low Double-Word Error Type\nGet enumerated values variant\nGet enumerated values variant\nField <code>ADDRE</code> reader - Address Error\nField <code>ADDRE</code> writer - Address Error\nField <code>DONE</code> reader - Command Done Interrupt Clear\nField <code>DONE</code> writer - Command Done Interrupt Clear\nField <code>ECCDE</code> reader - ECC Dual Error Interrupt Clear\nField <code>ECCDE</code> writer - ECC Dual Error Interrupt Clear\nField <code>ECCSE</code> reader - ECC Single Error Interrupt Clear\nField <code>ECCSE</code> writer - ECC Single Error Interrupt Clear\nInterrupt Enable Clear\nField <code>LOCKE</code> reader - Lock Error Interrupt Clear\nField <code>LOCKE</code> writer - Lock Error Interrupt Clear\nField <code>NVME</code> reader - NVM Error Interrupt Clear\nField <code>NVME</code> writer - NVM Error Interrupt Clear\nField <code>PROGE</code> reader - Programming Error Interrupt Clear\nField <code>PROGE</code> writer - Programming Error Interrupt Clear\nRegister <code>INTENCLR</code> reader\nField <code>SEESFULL</code> reader - Active SEES Full Interrupt Clear\nField <code>SEESFULL</code> writer - Active SEES Full Interrupt Clear\nField <code>SEESOVF</code> reader - Active SEES Overflow Interrupt Clear\nField <code>SEESOVF</code> writer - Active SEES Overflow Interrupt Clear\nField <code>SEEWRC</code> reader - SEE Write Completed Interrupt Clear\nField <code>SEEWRC</code> writer - SEE Write Completed Interrupt Clear\nField <code>SUSP</code> reader - Suspended Write Or Erase Interrupt …\nField <code>SUSP</code> writer - Suspended Write Or Erase Interrupt …\nRegister <code>INTENCLR</code> writer\nBit 1 - Address Error\nBit 1 - Address Error\nBit 0 - Command Done Interrupt Clear\nBit 0 - Command Done Interrupt Clear\nBit 5 - ECC Dual Error Interrupt Clear\nBit 5 - ECC Dual Error Interrupt Clear\nBit 4 - ECC Single Error Interrupt Clear\nBit 4 - ECC Single Error Interrupt Clear\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 3 - Lock Error Interrupt Clear\nBit 3 - Lock Error Interrupt Clear\nBit 6 - NVM Error Interrupt Clear\nBit 6 - NVM Error Interrupt Clear\nBit 2 - Programming Error Interrupt Clear\nBit 2 - Programming Error Interrupt Clear\nBit 8 - Active SEES Full Interrupt Clear\nBit 8 - Active SEES Full Interrupt Clear\nBit 9 - Active SEES Overflow Interrupt Clear\nBit 9 - Active SEES Overflow Interrupt Clear\nBit 10 - SEE Write Completed Interrupt Clear\nBit 10 - SEE Write Completed Interrupt Clear\nBit 7 - Suspended Write Or Erase Interrupt Clear\nBit 7 - Suspended Write Or Erase Interrupt Clear\nField <code>ADDRE</code> reader - Address Error Interrupt Enable\nField <code>ADDRE</code> writer - Address Error Interrupt Enable\nField <code>DONE</code> reader - Command Done Interrupt Enable\nField <code>DONE</code> writer - Command Done Interrupt Enable\nField <code>ECCDE</code> reader - ECC Dual Error Interrupt Enable\nField <code>ECCDE</code> writer - ECC Dual Error Interrupt Enable\nField <code>ECCSE</code> reader - ECC Single Error Interrupt Enable\nField <code>ECCSE</code> writer - ECC Single Error Interrupt Enable\nInterrupt Enable Set\nField <code>LOCKE</code> reader - Lock Error Interrupt Enable\nField <code>LOCKE</code> writer - Lock Error Interrupt Enable\nField <code>NVME</code> reader - NVM Error Interrupt Enable\nField <code>NVME</code> writer - NVM Error Interrupt Enable\nField <code>PROGE</code> reader - Programming Error Interrupt Enable\nField <code>PROGE</code> writer - Programming Error Interrupt Enable\nRegister <code>INTENSET</code> reader\nField <code>SEESFULL</code> reader - Active SEES Full Interrupt Enable\nField <code>SEESFULL</code> writer - Active SEES Full Interrupt Enable\nField <code>SEESOVF</code> reader - Active SEES Overflow Interrupt …\nField <code>SEESOVF</code> writer - Active SEES Overflow Interrupt …\nField <code>SEEWRC</code> reader - SEE Write Completed Interrupt Enable\nField <code>SEEWRC</code> writer - SEE Write Completed Interrupt Enable\nField <code>SUSP</code> reader - Suspended Write Or Erase Interrupt …\nField <code>SUSP</code> writer - Suspended Write Or Erase Interrupt …\nRegister <code>INTENSET</code> writer\nBit 1 - Address Error Interrupt Enable\nBit 1 - Address Error Interrupt Enable\nBit 0 - Command Done Interrupt Enable\nBit 0 - Command Done Interrupt Enable\nBit 5 - ECC Dual Error Interrupt Enable\nBit 5 - ECC Dual Error Interrupt Enable\nBit 4 - ECC Single Error Interrupt Enable\nBit 4 - ECC Single Error Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 3 - Lock Error Interrupt Enable\nBit 3 - Lock Error Interrupt Enable\nBit 6 - NVM Error Interrupt Enable\nBit 6 - NVM Error Interrupt Enable\nBit 2 - Programming Error Interrupt Enable\nBit 2 - Programming Error Interrupt Enable\nBit 8 - Active SEES Full Interrupt Enable\nBit 8 - Active SEES Full Interrupt Enable\nBit 9 - Active SEES Overflow Interrupt Enable\nBit 9 - Active SEES Overflow Interrupt Enable\nBit 10 - SEE Write Completed Interrupt Enable\nBit 10 - SEE Write Completed Interrupt Enable\nBit 7 - Suspended Write Or Erase Interrupt Enable\nBit 7 - Suspended Write Or Erase Interrupt Enable\nField <code>ADDRE</code> reader - Address Error\nField <code>ADDRE</code> writer - Address Error\nField <code>DONE</code> reader - Command Done\nField <code>DONE</code> writer - Command Done\nField <code>ECCDE</code> reader - ECC Dual Error\nField <code>ECCDE</code> writer - ECC Dual Error\nField <code>ECCSE</code> reader - ECC Single Error\nField <code>ECCSE</code> writer - ECC Single Error\nInterrupt Flag Status and Clear\nField <code>LOCKE</code> reader - Lock Error\nField <code>LOCKE</code> writer - Lock Error\nField <code>NVME</code> reader - NVM Error\nField <code>NVME</code> writer - NVM Error\nField <code>PROGE</code> reader - Programming Error\nField <code>PROGE</code> writer - Programming Error\nRegister <code>INTFLAG</code> reader\nField <code>SEESFULL</code> reader - Active SEES Full\nField <code>SEESFULL</code> writer - Active SEES Full\nField <code>SEESOVF</code> reader - Active SEES Overflow\nField <code>SEESOVF</code> writer - Active SEES Overflow\nField <code>SEEWRC</code> reader - SEE Write Completed\nField <code>SEEWRC</code> writer - SEE Write Completed\nField <code>SUSP</code> reader - Suspended Write Or Erase Operation\nField <code>SUSP</code> writer - Suspended Write Or Erase Operation\nRegister <code>INTFLAG</code> writer\nBit 1 - Address Error\nBit 1 - Address Error\nBit 0 - Command Done\nBit 0 - Command Done\nBit 5 - ECC Dual Error\nBit 5 - ECC Dual Error\nBit 4 - ECC Single Error\nBit 4 - ECC Single Error\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 3 - Lock Error\nBit 3 - Lock Error\nBit 6 - NVM Error\nBit 6 - NVM Error\nBit 2 - Programming Error\nBit 2 - Programming Error\nBit 8 - Active SEES Full\nBit 8 - Active SEES Full\nBit 9 - Active SEES Overflow\nBit 9 - Active SEES Overflow\nBit 10 - SEE Write Completed\nBit 10 - SEE Write Completed\nBit 7 - Suspended Write Or Erase Operation\nBit 7 - Suspended Write Or Erase Operation\nField <code>NVMP</code> reader - NVM Pages\nNVM Parameter\nField <code>PSZ</code> reader - Page Size\nPage Size\nRegister <code>PARAM</code> reader\nField <code>SEE</code> reader - SmartEEPROM Supported\n7: 1024 bytes\n4: 128 bytes\n1: 16 bytes\n5: 256 bytes\n2: 32 bytes\n6: 512 bytes\n3: 64 bytes\n0: 8 bytes\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\n1024 bytes\n128 bytes\n16 bytes\n256 bytes\n32 bytes\n512 bytes\n64 bytes\n8 bytes\nBits 0:15 - NVM Pages\nBits 16:18 - Page Size\nBit 31 - SmartEEPROM Supported\nGet enumerated values variant\nField <code>DATA</code> reader - Page Buffer Data\nPage Buffer Load Data x\nRegister <code>PBLDATA[%s]</code> reader\nBits 0:31 - Page Buffer Data\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nRegister <code>RUNLOCK</code> reader\nField <code>RUNLOCK</code> reader - Region Un-Lock Bits\nLock Section\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 0:31 - Region Un-Lock Bits\nField <code>APRDIS</code> reader - Automatic Page Reallocation Disable\nField <code>APRDIS</code> writer - Automatic Page Reallocation Disable\n1: A NVM write command is issued when a write to a new …\nRegister <code>SEECFG</code> reader\nSmartEEPROM Configuration Register\n0: A NVM write command is issued after each write in the …\nRegister <code>SEECFG</code> writer\nField <code>WMODE</code> reader - Write Mode\nField <code>WMODE</code> writer - Write Mode\nWrite Mode\nBit 1 - Automatic Page Reallocation Disable\nBit 1 - Automatic Page Reallocation Disable\nA NVM write command is issued when a write to a new page …\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nA NVM write command is issued when a write to a new page …\nA NVM write command is issued after each write in the …\nA NVM write command is issued after each write in the …\nGet enumerated values variant\nBit 0 - Write Mode\nBit 0 - Write Mode\nField <code>ASEES</code> reader - Active SmartEEPROM Sector\nField <code>BUSY</code> reader - Busy\nField <code>LOAD</code> reader - Page Buffer Loaded\nField <code>LOCK</code> reader - SmartEEPROM Write Access Is Locked\nField <code>PSZ</code> reader - SmartEEPROM Page Size\nRegister <code>SEESTAT</code> reader\nField <code>RLOCK</code> reader - SmartEEPROM Write Access To Register …\nField <code>SBLK</code> reader - Blocks Number In a Sector\nSmartEEPROM Status Register\nBit 0 - Active SmartEEPROM Sector\nBit 2 - Busy\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 1 - Page Buffer Loaded\nBit 3 - SmartEEPROM Write Access Is Locked\nBits 16:18 - SmartEEPROM Page Size\nBit 4 - SmartEEPROM Write Access To Register Address Space …\nBits 8:11 - Blocks Number In a Sector\nField <code>AFIRST</code> reader - BANKA First\nField <code>BOOTPROT</code> reader - Boot Loader Protection Size\nBoot Loader Protection Size\nField <code>BPDIS</code> reader - Boot Loader Protection Disable\nField <code>LOAD</code> reader - NVM Page Buffer Active Loading\nField <code>PRM</code> reader - Power Reduction Mode\nRegister <code>STATUS</code> reader\nField <code>READY</code> reader - Ready to accept a command\nStatus\nField <code>SUSP</code> reader - NVM Write Or Erase Operation Is …\n15: 0 kbytes\n2: 104 kbytes\n1: 112 kbytes\n0: 120 kbytes\n13: 16 kbytes\n12: 24 kbytes\n11: 32 kbytes\n10: 40 kbytes\n9: 48 kbytes\n8: 56 kbytes\n7: 64 kbytes\n6: 72 kbytes\n14: 8 kbytes\n5: 80 kbytes\n4: 88 kbytes\n3: 96 kbytes\nBit 4 - BANKA First\nBits 8:11 - Boot Loader Protection Size\nBit 5 - Boot Loader Protection Disable\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\n0 kbytes\n104 kbytes\n112 kbytes\n120 kbytes\n16 kbytes\n24 kbytes\n32 kbytes\n40 kbytes\n48 kbytes\n56 kbytes\n64 kbytes\n72 kbytes\n8 kbytes\n80 kbytes\n88 kbytes\n96 kbytes\nBit 2 - NVM Page Buffer Active Loading\nBit 1 - Power Reduction Mode\nBit 0 - Ready to accept a command\nBit 3 - NVM Write Or Erase Operation Is Suspended\nGet enumerated values variant\nCFDCTRL (rw) register accessor: Clock Failure Detector …\nEVCTRL (rw) register accessor: Event Control\nINTENCLR (rw) register accessor: Interrupt Enable Clear\nINTENSET (rw) register accessor: Interrupt Enable Set\nINTFLAG (rw) register accessor: Interrupt Flag Status and …\nOSCULP32K (rw) register accessor: 32kHz Ultra Low Power …\nRegister block\nRTCCTRL (rw) register accessor: RTC Clock Selection\nSTATUS (r) register accessor: Power and Clocks Status\nXOSC32K (rw) register accessor: 32kHz External Crystal …\nClock Failure Detector Control\n0x16 - Clock Failure Detector Control\nEvent Control\n0x17 - Event Control\nReturns the argument unchanged.\nInterrupt Enable Clear\n0x00 - Interrupt Enable Clear\nInterrupt Enable Set\n0x04 - Interrupt Enable Set\nInterrupt Flag Status and Clear\n0x08 - Interrupt Flag Status and Clear\nCalls <code>U::from(self)</code>.\n32kHz Ultra Low Power Internal Oscillator (OSCULP32K) …\n0x1c - 32kHz Ultra Low Power Internal Oscillator …\nRTC Clock Selection\n0x10 - RTC Clock Selection\nPower and Clocks Status\n0x0c - Power and Clocks Status\n32kHz External Crystal Oscillator (XOSC32K) Control\n0x14 - 32kHz External Crystal Oscillator (XOSC32K) Control\nClock Failure Detector Control\nField <code>CFDEN</code> reader - Clock Failure Detector Enable\nField <code>CFDEN</code> writer - Clock Failure Detector Enable\nField <code>CFDPRESC</code> reader - Clock Failure Detector Prescaler\nField <code>CFDPRESC</code> writer - Clock Failure Detector Prescaler\nRegister <code>CFDCTRL</code> reader\nField <code>SWBACK</code> reader - Clock Switch Back\nField <code>SWBACK</code> writer - Clock Switch Back\nRegister <code>CFDCTRL</code> writer\nBit 0 - Clock Failure Detector Enable\nBit 0 - Clock Failure Detector Enable\nBit 2 - Clock Failure Detector Prescaler\nBit 2 - Clock Failure Detector Prescaler\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 1 - Clock Switch Back\nBit 1 - Clock Switch Back\nField <code>CFDEO</code> reader - Clock Failure Detector Event Output …\nField <code>CFDEO</code> writer - Clock Failure Detector Event Output …\nEvent Control\nRegister <code>EVCTRL</code> reader\nRegister <code>EVCTRL</code> writer\nBit 0 - Clock Failure Detector Event Output Enable\nBit 0 - Clock Failure Detector Event Output Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nInterrupt Enable Clear\nRegister <code>INTENCLR</code> reader\nRegister <code>INTENCLR</code> writer\nField <code>XOSC32KFAIL</code> reader - XOSC32K Clock Failure Detector …\nField <code>XOSC32KFAIL</code> writer - XOSC32K Clock Failure Detector …\nField <code>XOSC32KRDY</code> reader - XOSC32K Ready Interrupt Enable\nField <code>XOSC32KRDY</code> writer - XOSC32K Ready Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - XOSC32K Clock Failure Detector Interrupt Enable\nBit 2 - XOSC32K Clock Failure Detector Interrupt Enable\nBit 0 - XOSC32K Ready Interrupt Enable\nBit 0 - XOSC32K Ready Interrupt Enable\nInterrupt Enable Set\nRegister <code>INTENSET</code> reader\nRegister <code>INTENSET</code> writer\nField <code>XOSC32KFAIL</code> reader - XOSC32K Clock Failure Detector …\nField <code>XOSC32KFAIL</code> writer - XOSC32K Clock Failure Detector …\nField <code>XOSC32KRDY</code> reader - XOSC32K Ready Interrupt Enable\nField <code>XOSC32KRDY</code> writer - XOSC32K Ready Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - XOSC32K Clock Failure Detector Interrupt Enable\nBit 2 - XOSC32K Clock Failure Detector Interrupt Enable\nBit 0 - XOSC32K Ready Interrupt Enable\nBit 0 - XOSC32K Ready Interrupt Enable\nInterrupt Flag Status and Clear\nRegister <code>INTFLAG</code> reader\nRegister <code>INTFLAG</code> writer\nField <code>XOSC32KFAIL</code> reader - XOSC32K Clock Failure Detector\nField <code>XOSC32KFAIL</code> writer - XOSC32K Clock Failure Detector\nField <code>XOSC32KRDY</code> reader - XOSC32K Ready\nField <code>XOSC32KRDY</code> writer - XOSC32K Ready\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - XOSC32K Clock Failure Detector\nBit 2 - XOSC32K Clock Failure Detector\nBit 0 - XOSC32K Ready\nBit 0 - XOSC32K Ready\nField <code>EN1K</code> reader - Enable Out 1k\nField <code>EN1K</code> writer - Enable Out 1k\nField <code>EN32K</code> reader - Enable Out 32k\nField <code>EN32K</code> writer - Enable Out 32k\n32kHz Ultra Low Power Internal Oscillator (OSCULP32K) …\nRegister <code>OSCULP32K</code> reader\nRegister <code>OSCULP32K</code> writer\nField <code>WRTLOCK</code> reader - Write Lock\nField <code>WRTLOCK</code> writer - Write Lock\nBit 2 - Enable Out 1k\nBit 2 - Enable Out 1k\nBit 1 - Enable Out 32k\nBit 1 - Enable Out 32k\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 15 - Write Lock\nBit 15 - Write Lock\nRegister <code>RTCCTRL</code> reader\nRTC Clock Selection\nField <code>RTCSEL</code> reader - RTC Clock Selection\nField <code>RTCSEL</code> writer - RTC Clock Selection\nRTC Clock Selection\n0: 1.024kHz from 32kHz internal ULP oscillator\n1: 32.768kHz from 32kHz internal ULP oscillator\nRegister <code>RTCCTRL</code> writer\n4: 1.024kHz from 32.768kHz internal oscillator\n5: 32.768kHz from 32.768kHz external crystal oscillator\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\n1.024kHz from 32kHz internal ULP oscillator\n32.768kHz from 32kHz internal ULP oscillator\n1.024kHz from 32.768kHz internal oscillator\n32.768kHz from 32.768kHz external crystal oscillator\nBits 0:2 - RTC Clock Selection\nBits 0:2 - RTC Clock Selection\n1.024kHz from 32kHz internal ULP oscillator\n32.768kHz from 32kHz internal ULP oscillator\nGet enumerated values variant\n1.024kHz from 32.768kHz internal oscillator\n32.768kHz from 32.768kHz external crystal oscillator\nRegister <code>STATUS</code> reader\nPower and Clocks Status\nField <code>XOSC32KFAIL</code> reader - XOSC32K Clock Failure Detector\nField <code>XOSC32KRDY</code> reader - XOSC32K Ready\nField <code>XOSC32KSW</code> reader - XOSC32K Clock switch\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - XOSC32K Clock Failure Detector\nBit 0 - XOSC32K Ready\nBit 3 - XOSC32K Clock switch\nField <code>CGM</code> reader - Control Gain Mode\nField <code>CGM</code> writer - Control Gain Mode\nControl Gain Mode\n5: 4000 ms\n2: 500 ms\n0: 62.6 ms\n6: 8000 ms\n3: 1000 ms\n1: 125 ms\n4: 2000 ms\nField <code>EN1K</code> reader - 1kHz Output Enable\nField <code>EN1K</code> writer - 1kHz Output Enable\nField <code>EN32K</code> reader - 32kHz Output Enable\nField <code>EN32K</code> writer - 32kHz Output Enable\nField <code>ENABLE</code> reader - Oscillator Enable\nField <code>ENABLE</code> writer - Oscillator Enable\n2: High Speed mode\nField <code>ONDEMAND</code> reader - On Demand Control\nField <code>ONDEMAND</code> writer - On Demand Control\nRegister <code>XOSC32K</code> reader\nField <code>RUNSTDBY</code> reader - Run in Standby\nField <code>RUNSTDBY</code> writer - Run in Standby\nField <code>STARTUP</code> reader - Oscillator Start-Up Time\nField <code>STARTUP</code> writer - Oscillator Start-Up Time\nOscillator Start-Up Time\nRegister <code>XOSC32K</code> writer\nField <code>WRTLOCK</code> reader - Write Lock\nField <code>WRTLOCK</code> writer - Write Lock\n32kHz External Crystal Oscillator (XOSC32K) Control\n1: Standard mode\nField <code>XTALEN</code> reader - Crystal Oscillator Enable\nField <code>XTALEN</code> writer - Crystal Oscillator Enable\nBits 13:14 - Control Gain Mode\nBits 13:14 - Control Gain Mode\n4000 ms\n500 ms\n62.6 ms\n8000 ms\n1000 ms\n125 ms\n2000 ms\nBit 4 - 1kHz Output Enable\nBit 4 - 1kHz Output Enable\nBit 3 - 32kHz Output Enable\nBit 3 - 32kHz Output Enable\nBit 1 - Oscillator Enable\nBit 1 - Oscillator Enable\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nHigh Speed mode\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\n4000 ms\n500 ms\n62.6 ms\n8000 ms\n1000 ms\n125 ms\n2000 ms\nHigh Speed mode\nStandard mode\nBit 7 - On Demand Control\nBit 7 - On Demand Control\nBit 6 - Run in Standby\nBit 6 - Run in Standby\nBits 8:10 - Oscillator Start-Up Time\nBits 8:10 - Oscillator Start-Up Time\nGet enumerated values variant\nGet enumerated values variant\nBit 12 - Write Lock\nBit 12 - Write Lock\nStandard mode\nBit 2 - Crystal Oscillator Enable\nBit 2 - Crystal Oscillator Enable\nDFLLCTRLA (rw) register accessor: DFLL48M Control A\nDFLLCTRLB (rw) register accessor: DFLL48M Control B\nDFLLMUL (rw) register accessor: DFLL48M Multiplier\nDFLLSYNC (rw) register accessor: DFLL48M Synchronization\nDFLLVAL (rw) register accessor: DFLL48M Value\nDPLL[%s]\nEVCTRL (rw) register accessor: Event Control\nINTENCLR (rw) register accessor: Interrupt Enable Clear\nINTENSET (rw) register accessor: Interrupt Enable Set\nINTFLAG (rw) register accessor: Interrupt Flag Status and …\nRegister block\nSTATUS (r) register accessor: Status\nXOSCCTRL (rw) register accessor: External Multipurpose …\nDFLL48M Control A\n0x1c - DFLL48M Control A\nDFLL48M Control B\n0x20 - DFLL48M Control B\nDFLL48M Multiplier\n0x28 - DFLL48M Multiplier\nDFLL48M Synchronization\n0x2c - DFLL48M Synchronization\nDFLL48M Value\n0x24 - DFLL48M Value\nCluster DPLL[%s]\n0x30..0x58 - DPLL[%s]\nIterator for array of: 0x30..0x58 - DPLL[%s]\nEvent Control\n0x00 - Event Control\nReturns the argument unchanged.\nInterrupt Enable Clear\n0x04 - Interrupt Enable Clear\nInterrupt Enable Set\n0x08 - Interrupt Enable Set\nInterrupt Flag Status and Clear\n0x0c - Interrupt Flag Status and Clear\nCalls <code>U::from(self)</code>.\nStatus\n0x10 - Status\nExternal Multipurpose Crystal Oscillator Control\n0x14..0x1c - External Multipurpose Crystal Oscillator …\nIterator for array of: 0x14..0x1c - External Multipurpose …\nDFLL48M Control A\nField <code>ENABLE</code> reader - DFLL Enable\nField <code>ENABLE</code> writer - DFLL Enable\nField <code>ONDEMAND</code> reader - On Demand Control\nField <code>ONDEMAND</code> writer - On Demand Control\nRegister <code>DFLLCTRLA</code> reader\nField <code>RUNSTDBY</code> reader - Run in Standby\nField <code>RUNSTDBY</code> writer - Run in Standby\nRegister <code>DFLLCTRLA</code> writer\nBit 1 - DFLL Enable\nBit 1 - DFLL Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 7 - On Demand Control\nBit 7 - On Demand Control\nBit 6 - Run in Standby\nBit 6 - Run in Standby\nField <code>BPLCKC</code> reader - Bypass Coarse Lock\nField <code>BPLCKC</code> writer - Bypass Coarse Lock\nField <code>CCDIS</code> reader - Chill Cycle Disable\nField <code>CCDIS</code> writer - Chill Cycle Disable\nDFLL48M Control B\nField <code>LLAW</code> reader - Lose Lock After Wake\nField <code>LLAW</code> writer - Lose Lock After Wake\nField <code>MODE</code> reader - Operating Mode Selection\nField <code>MODE</code> writer - Operating Mode Selection\nField <code>QLDIS</code> reader - Quick Lock Disable\nField <code>QLDIS</code> writer - Quick Lock Disable\nRegister <code>DFLLCTRLB</code> reader\nField <code>STABLE</code> reader - Stable DFLL Frequency\nField <code>STABLE</code> writer - Stable DFLL Frequency\nField <code>USBCRM</code> reader - USB Clock Recovery Mode\nField <code>USBCRM</code> writer - USB Clock Recovery Mode\nRegister <code>DFLLCTRLB</code> writer\nField <code>WAITLOCK</code> reader - Wait Lock\nField <code>WAITLOCK</code> writer - Wait Lock\nBit 6 - Bypass Coarse Lock\nBit 6 - Bypass Coarse Lock\nBit 4 - Chill Cycle Disable\nBit 4 - Chill Cycle Disable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - Lose Lock After Wake\nBit 2 - Lose Lock After Wake\nBit 0 - Operating Mode Selection\nBit 0 - Operating Mode Selection\nBit 5 - Quick Lock Disable\nBit 5 - Quick Lock Disable\nBit 1 - Stable DFLL Frequency\nBit 1 - Stable DFLL Frequency\nBit 3 - USB Clock Recovery Mode\nBit 3 - USB Clock Recovery Mode\nBit 7 - Wait Lock\nBit 7 - Wait Lock\nField <code>CSTEP</code> reader - Coarse Maximum Step\nField <code>CSTEP</code> writer - Coarse Maximum Step\nDFLL48M Multiplier\nField <code>FSTEP</code> reader - Fine Maximum Step\nField <code>FSTEP</code> writer - Fine Maximum Step\nField <code>MUL</code> reader - DFLL Multiply Factor\nField <code>MUL</code> writer - DFLL Multiply Factor\nRegister <code>DFLLMUL</code> reader\nRegister <code>DFLLMUL</code> writer\nBits 26:31 - Coarse Maximum Step\nBits 26:31 - Coarse Maximum Step\nReturns the argument unchanged.\nBits 16:23 - Fine Maximum Step\nBits 16:23 - Fine Maximum Step\nCalls <code>U::from(self)</code>.\nBits 0:15 - DFLL Multiply Factor\nBits 0:15 - DFLL Multiply Factor\nField <code>DFLLCTRLB</code> reader - DFLLCTRLB Synchronization Busy\nField <code>DFLLCTRLB</code> writer - DFLLCTRLB Synchronization Busy\nField <code>DFLLMUL</code> reader - DFLLMUL Synchronization Busy\nField <code>DFLLMUL</code> writer - DFLLMUL Synchronization Busy\nDFLL48M Synchronization\nField <code>DFLLVAL</code> reader - DFLLVAL Synchronization Busy\nField <code>DFLLVAL</code> writer - DFLLVAL Synchronization Busy\nField <code>ENABLE</code> reader - ENABLE Synchronization Busy\nField <code>ENABLE</code> writer - ENABLE Synchronization Busy\nRegister <code>DFLLSYNC</code> reader\nRegister <code>DFLLSYNC</code> writer\nBit 2 - DFLLCTRLB Synchronization Busy\nBit 2 - DFLLCTRLB Synchronization Busy\nBit 4 - DFLLMUL Synchronization Busy\nBit 4 - DFLLMUL Synchronization Busy\nBit 3 - DFLLVAL Synchronization Busy\nBit 3 - DFLLVAL Synchronization Busy\nBit 1 - ENABLE Synchronization Busy\nBit 1 - ENABLE Synchronization Busy\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>COARSE</code> reader - Coarse Value\nField <code>COARSE</code> writer - Coarse Value\nDFLL48M Value\nField <code>DIFF</code> reader - Multiplication Ratio Difference\nField <code>DIFF</code> writer - Multiplication Ratio Difference\nField <code>FINE</code> reader - Fine Value\nField <code>FINE</code> writer - Fine Value\nRegister <code>DFLLVAL</code> reader\nRegister <code>DFLLVAL</code> writer\nBits 10:15 - Coarse Value\nBits 10:15 - Coarse Value\nBits 16:31 - Multiplication Ratio Difference\nBits 16:31 - Multiplication Ratio Difference\nBits 0:7 - Fine Value\nBits 0:7 - Fine Value\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nDPLL[%s]\nDPLLCTRLA (rw) register accessor: DPLL Control A\nDPLLCTRLB (rw) register accessor: DPLL Control B\nDPLLRATIO (rw) register accessor: DPLL Ratio Control\nDPLLSTATUS (r) register accessor: DPLL Status\nDPLLSYNCBUSY (r) register accessor: DPLL Synchronization …\nDPLL Control A\n0x00 - DPLL Control A\nDPLL Control B\n0x08 - DPLL Control B\nDPLL Ratio Control\n0x04 - DPLL Ratio Control\nDPLL Status\n0x10 - DPLL Status\nDPLL Synchronization Busy\n0x0c - DPLL Synchronization Busy\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nDPLL Control A\nField <code>ENABLE</code> reader - DPLL Enable\nField <code>ENABLE</code> writer - DPLL Enable\nField <code>ONDEMAND</code> reader - On Demand Control\nField <code>ONDEMAND</code> writer - On Demand Control\nRegister <code>DPLLCTRLA</code> reader\nField <code>RUNSTDBY</code> reader - Run in Standby\nField <code>RUNSTDBY</code> writer - Run in Standby\nRegister <code>DPLLCTRLA</code> writer\nBit 1 - DPLL Enable\nBit 1 - DPLL Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 7 - On Demand Control\nBit 7 - On Demand Control\nBit 6 - Run in Standby\nBit 6 - Run in Standby\nField <code>DCOEN</code> reader - DCO Filter Enable\nField <code>DCOEN</code> writer - DCO Filter Enable\nField <code>DCOFILTER</code> reader - Sigma-Delta DCO Filter Selection\nField <code>DCOFILTER</code> writer - Sigma-Delta DCO Filter Selection\nSigma-Delta DCO Filter Selection\n0: No time-out. Automatic lock\nField <code>DIV</code> reader - Clock Divider\nField <code>DIV</code> writer - Clock Divider\nDPLL Control B\n0: Bandwidth = 92.7Khz and Damping Factor = 0.76\n0: Capacitor(pF) = 0.5 and Bandwidth Fn (MHz) = 3.21\n9: Bandwidth = 65.6Khz and Damping Factor = 2.11\n10: Bandwidth = 23.2Khz and Damping Factor = 0.75\n11: Bandwidth = 32.8Khz and Damping Factor = 1.06\n12: Bandwidth = 65.6Khz and Damping Factor = 1.07\n13: Bandwidth = 92.7Khz and Damping Factor = 1.51\n14: Bandwidth = 32.8Khz and Damping Factor = 0.53\n15: Bandwidth = 46.4Khz and Damping Factor = 0.75\n1: Bandwidth = 131Khz and Damping Factor = 1.08\n1: Capacitor(pF) = 1 and Bandwidth Fn (MHz) = 1.6\n2: Bandwidth = 46.4Khz and Damping Factor = 0.38\n2: Capacitor(pF) = 1.5 and Bandwidth Fn (MHz) = 1.1\n3: Bandwidth = 65.6Khz and Damping Factor = 0.54\n3: Capacitor(pF) = 2 and Bandwidth Fn (MHz) = 0.8\n4: Bandwidth = 131Khz and Damping Factor = 0.56\n4: Capacitor(pF) = 2.5 and Bandwidth Fn (MHz) = 0.64\n5: Bandwidth = 185Khz and Damping Factor = 0.79\n5: Capacitor(pF) = 3 and Bandwidth Fn (MHz) = 0.55\n6: Bandwidth = 65.6Khz and Damping Factor = 0.28\n6: Capacitor(pF) = 3.5 and Bandwidth Fn (MHz) = 0.45\n7: Bandwidth = 92.7Khz and Damping Factor = 0.39\n7: Capacitor(pF) = 4 and Bandwidth Fn (MHz) = 0.4\n8: Bandwidth = 46.4Khz and Damping Factor = 1.49\nField <code>FILTER</code> reader - Proportional Integral Filter …\nField <code>FILTER</code> writer - Proportional Integral Filter …\nProportional Integral Filter Selection\n0: Dedicated GCLK clock reference\nField <code>LBYPASS</code> reader - Lock Bypass\nField <code>LBYPASS</code> writer - Lock Bypass\nField <code>LTIME</code> reader - Lock Time\nField <code>LTIME</code> writer - Lock Time\nLock Time\nRegister <code>DPLLCTRLB</code> reader\nField <code>REFCLK</code> reader - Reference Clock Selection\nField <code>REFCLK</code> writer - Reference Clock Selection\nReference Clock Selection\nRegister <code>DPLLCTRLB</code> writer\nField <code>WUF</code> reader - Wake Up Fast\nField <code>WUF</code> writer - Wake Up Fast\n2: XOSC0 clock reference\n3: XOSC1 clock reference\n1: XOSC32K clock reference\nTime-out if no lock within 1ms\n6: Time-out if no lock within 1ms\nTime-out if no lock within 1.1ms\n7: Time-out if no lock within 1.1ms\nTime-out if no lock within 800us\n4: Time-out if no lock within 800us\nTime-out if no lock within 900us\n5: Time-out if no lock within 900us\nBit 15 - DCO Filter Enable\nBit 15 - DCO Filter Enable\nBits 12:14 - Sigma-Delta DCO Filter Selection\nBits 12:14 - Sigma-Delta DCO Filter Selection\nNo time-out. Automatic lock\nBits 16:26 - Clock Divider\nBits 16:26 - Clock Divider\nBits 0:3 - Proportional Integral Filter Selection\nBits 0:3 - Proportional Integral Filter Selection\nBandwidth = 92.7Khz and Damping Factor = 0.76\nCapacitor(pF) = 0.5 and Bandwidth Fn (MHz) = 3.21\nBandwidth = 65.6Khz and Damping Factor = 2.11\nBandwidth = 23.2Khz and Damping Factor = 0.75\nBandwidth = 32.8Khz and Damping Factor = 1.06\nBandwidth = 65.6Khz and Damping Factor = 1.07\nBandwidth = 92.7Khz and Damping Factor = 1.51\nBandwidth = 32.8Khz and Damping Factor = 0.53\nBandwidth = 46.4Khz and Damping Factor = 0.75\nBandwidth = 131Khz and Damping Factor = 1.08\nCapacitor(pF) = 1 and Bandwidth Fn (MHz) = 1.6\nBandwidth = 46.4Khz and Damping Factor = 0.38\nCapacitor(pF) = 1.5 and Bandwidth Fn (MHz) = 1.1\nBandwidth = 65.6Khz and Damping Factor = 0.54\nCapacitor(pF) = 2 and Bandwidth Fn (MHz) = 0.8\nBandwidth = 131Khz and Damping Factor = 0.56\nCapacitor(pF) = 2.5 and Bandwidth Fn (MHz) = 0.64\nBandwidth = 185Khz and Damping Factor = 0.79\nCapacitor(pF) = 3 and Bandwidth Fn (MHz) = 0.55\nBandwidth = 65.6Khz and Damping Factor = 0.28\nCapacitor(pF) = 3.5 and Bandwidth Fn (MHz) = 0.45\nBandwidth = 92.7Khz and Damping Factor = 0.39\nCapacitor(pF) = 4 and Bandwidth Fn (MHz) = 0.4\nBandwidth = 46.4Khz and Damping Factor = 1.49\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nDedicated GCLK clock reference\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nTime-out if no lock within 1ms\nTime-out if no lock within 1.1ms\nTime-out if no lock within 800us\nTime-out if no lock within 900us\nNo time-out. Automatic lock\nBandwidth = 92.7Khz and Damping Factor = 0.76\nCapacitor(pF) = 0.5 and Bandwidth Fn (MHz) = 3.21\nBandwidth = 65.6Khz and Damping Factor = 2.11\nBandwidth = 23.2Khz and Damping Factor = 0.75\nBandwidth = 32.8Khz and Damping Factor = 1.06\nBandwidth = 65.6Khz and Damping Factor = 1.07\nBandwidth = 92.7Khz and Damping Factor = 1.51\nBandwidth = 32.8Khz and Damping Factor = 0.53\nBandwidth = 46.4Khz and Damping Factor = 0.75\nBandwidth = 131Khz and Damping Factor = 1.08\nCapacitor(pF) = 1 and Bandwidth Fn (MHz) = 1.6\nBandwidth = 46.4Khz and Damping Factor = 0.38\nCapacitor(pF) = 1.5 and Bandwidth Fn (MHz) = 1.1\nBandwidth = 65.6Khz and Damping Factor = 0.54\nCapacitor(pF) = 2 and Bandwidth Fn (MHz) = 0.8\nBandwidth = 131Khz and Damping Factor = 0.56\nCapacitor(pF) = 2.5 and Bandwidth Fn (MHz) = 0.64\nBandwidth = 185Khz and Damping Factor = 0.79\nCapacitor(pF) = 3 and Bandwidth Fn (MHz) = 0.55\nBandwidth = 65.6Khz and Damping Factor = 0.28\nCapacitor(pF) = 3.5 and Bandwidth Fn (MHz) = 0.45\nBandwidth = 92.7Khz and Damping Factor = 0.39\nCapacitor(pF) = 4 and Bandwidth Fn (MHz) = 0.4\nBandwidth = 46.4Khz and Damping Factor = 1.49\nDedicated GCLK clock reference\nXOSC0 clock reference\nXOSC1 clock reference\nXOSC32K clock reference\nBit 11 - Lock Bypass\nBit 11 - Lock Bypass\nBits 8:10 - Lock Time\nBits 8:10 - Lock Time\nBits 5:7 - Reference Clock Selection\nBits 5:7 - Reference Clock Selection\nGet enumerated values variant\nGet enumerated values variant\nGet enumerated values variant\nGet enumerated values variant\nBit 4 - Wake Up Fast\nBit 4 - Wake Up Fast\nXOSC0 clock reference\nXOSC1 clock reference\nXOSC32K clock reference\nDPLL Ratio Control\nField <code>LDR</code> reader - Loop Divider Ratio\nField <code>LDR</code> writer - Loop Divider Ratio\nField <code>LDRFRAC</code> reader - Loop Divider Ratio Fractional Part\nField <code>LDRFRAC</code> writer - Loop Divider Ratio Fractional Part\nRegister <code>DPLLRATIO</code> reader\nRegister <code>DPLLRATIO</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 0:12 - Loop Divider Ratio\nBits 0:12 - Loop Divider Ratio\nBits 16:20 - Loop Divider Ratio Fractional Part\nBits 16:20 - Loop Divider Ratio Fractional Part\nField <code>CLKRDY</code> reader - DPLL Clock Ready\nDPLL Status\nField <code>LOCK</code> reader - DPLL Lock Status\nRegister <code>DPLLSTATUS</code> reader\nBit 1 - DPLL Clock Ready\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 0 - DPLL Lock Status\nField <code>DPLLRATIO</code> reader - DPLL Loop Divider Ratio …\nDPLL Synchronization Busy\nField <code>ENABLE</code> reader - DPLL Enable Synchronization Status\nRegister <code>DPLLSYNCBUSY</code> reader\nBit 2 - DPLL Loop Divider Ratio Synchronization Status\nBit 1 - DPLL Enable Synchronization Status\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>CFDEO0</code> reader - Clock 0 Failure Detector Event …\nField <code>CFDEO0</code> writer - Clock 0 Failure Detector Event …\nField <code>CFDEO1</code> reader - Clock 1 Failure Detector Event …\nField <code>CFDEO1</code> writer - Clock 1 Failure Detector Event …\nEvent Control\nRegister <code>EVCTRL</code> reader\nRegister <code>EVCTRL</code> writer\nBit 0 - Clock 0 Failure Detector Event Output Enable\nBit 0 - Clock 0 Failure Detector Event Output Enable\nBit 1 - Clock 1 Failure Detector Event Output Enable\nBit 1 - Clock 1 Failure Detector Event Output Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>DFLLLCKC</code> reader - DFLL Lock Coarse Interrupt Enable\nField <code>DFLLLCKC</code> writer - DFLL Lock Coarse Interrupt Enable\nField <code>DFLLLCKF</code> reader - DFLL Lock Fine Interrupt Enable\nField <code>DFLLLCKF</code> writer - DFLL Lock Fine Interrupt Enable\nField <code>DFLLOOB</code> reader - DFLL Out Of Bounds Interrupt Enable\nField <code>DFLLOOB</code> writer - DFLL Out Of Bounds Interrupt Enable\nField <code>DFLLRCS</code> reader - DFLL Reference Clock Stopped …\nField <code>DFLLRCS</code> writer - DFLL Reference Clock Stopped …\nField <code>DFLLRDY</code> reader - DFLL Ready Interrupt Enable\nField <code>DFLLRDY</code> writer - DFLL Ready Interrupt Enable\nField <code>DPLL0LCKF</code> reader - DPLL0 Lock Fall Interrupt Enable\nField <code>DPLL0LCKF</code> writer - DPLL0 Lock Fall Interrupt Enable\nField <code>DPLL0LCKR</code> reader - DPLL0 Lock Rise Interrupt Enable\nField <code>DPLL0LCKR</code> writer - DPLL0 Lock Rise Interrupt Enable\nField <code>DPLL0LDRTO</code> reader - DPLL0 Loop Divider Ratio Update …\nField <code>DPLL0LDRTO</code> writer - DPLL0 Loop Divider Ratio Update …\nField <code>DPLL0LTO</code> reader - DPLL0 Lock Timeout Interrupt Enable\nField <code>DPLL0LTO</code> writer - DPLL0 Lock Timeout Interrupt Enable\nField <code>DPLL1LCKF</code> reader - DPLL1 Lock Fall Interrupt Enable\nField <code>DPLL1LCKF</code> writer - DPLL1 Lock Fall Interrupt Enable\nField <code>DPLL1LCKR</code> reader - DPLL1 Lock Rise Interrupt Enable\nField <code>DPLL1LCKR</code> writer - DPLL1 Lock Rise Interrupt Enable\nField <code>DPLL1LDRTO</code> reader - DPLL1 Loop Divider Ratio Update …\nField <code>DPLL1LDRTO</code> writer - DPLL1 Loop Divider Ratio Update …\nField <code>DPLL1LTO</code> reader - DPLL1 Lock Timeout Interrupt Enable\nField <code>DPLL1LTO</code> writer - DPLL1 Lock Timeout Interrupt Enable\nInterrupt Enable Clear\nRegister <code>INTENCLR</code> reader\nRegister <code>INTENCLR</code> writer\nField <code>XOSCFAIL0</code> reader - XOSC 0 Clock Failure Detector …\nField <code>XOSCFAIL0</code> writer - XOSC 0 Clock Failure Detector …\nField <code>XOSCFAIL1</code> reader - XOSC 1 Clock Failure Detector …\nField <code>XOSCFAIL1</code> writer - XOSC 1 Clock Failure Detector …\nField <code>XOSCRDY0</code> reader - XOSC 0 Ready Interrupt Enable\nField <code>XOSCRDY0</code> writer - XOSC 0 Ready Interrupt Enable\nField <code>XOSCRDY1</code> reader - XOSC 1 Ready Interrupt Enable\nField <code>XOSCRDY1</code> writer - XOSC 1 Ready Interrupt Enable\nBit 11 - DFLL Lock Coarse Interrupt Enable\nBit 11 - DFLL Lock Coarse Interrupt Enable\nBit 10 - DFLL Lock Fine Interrupt Enable\nBit 10 - DFLL Lock Fine Interrupt Enable\nBit 9 - DFLL Out Of Bounds Interrupt Enable\nBit 9 - DFLL Out Of Bounds Interrupt Enable\nBit 12 - DFLL Reference Clock Stopped Interrupt Enable\nBit 12 - DFLL Reference Clock Stopped Interrupt Enable\nBit 8 - DFLL Ready Interrupt Enable\nBit 8 - DFLL Ready Interrupt Enable\nBit 17 - DPLL0 Lock Fall Interrupt Enable\nBit 17 - DPLL0 Lock Fall Interrupt Enable\nBit 16 - DPLL0 Lock Rise Interrupt Enable\nBit 16 - DPLL0 Lock Rise Interrupt Enable\nBit 19 - DPLL0 Loop Divider Ratio Update Complete …\nBit 19 - DPLL0 Loop Divider Ratio Update Complete …\nBit 18 - DPLL0 Lock Timeout Interrupt Enable\nBit 18 - DPLL0 Lock Timeout Interrupt Enable\nBit 25 - DPLL1 Lock Fall Interrupt Enable\nBit 25 - DPLL1 Lock Fall Interrupt Enable\nBit 24 - DPLL1 Lock Rise Interrupt Enable\nBit 24 - DPLL1 Lock Rise Interrupt Enable\nBit 27 - DPLL1 Loop Divider Ratio Update Complete …\nBit 27 - DPLL1 Loop Divider Ratio Update Complete …\nBit 26 - DPLL1 Lock Timeout Interrupt Enable\nBit 26 - DPLL1 Lock Timeout Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - XOSC 0 Clock Failure Detector Interrupt Enable\nBit 2 - XOSC 0 Clock Failure Detector Interrupt Enable\nBit 3 - XOSC 1 Clock Failure Detector Interrupt Enable\nBit 3 - XOSC 1 Clock Failure Detector Interrupt Enable\nBit 0 - XOSC 0 Ready Interrupt Enable\nBit 0 - XOSC 0 Ready Interrupt Enable\nBit 1 - XOSC 1 Ready Interrupt Enable\nBit 1 - XOSC 1 Ready Interrupt Enable\nField <code>DFLLLCKC</code> reader - DFLL Lock Coarse Interrupt Enable\nField <code>DFLLLCKC</code> writer - DFLL Lock Coarse Interrupt Enable\nField <code>DFLLLCKF</code> reader - DFLL Lock Fine Interrupt Enable\nField <code>DFLLLCKF</code> writer - DFLL Lock Fine Interrupt Enable\nField <code>DFLLOOB</code> reader - DFLL Out Of Bounds Interrupt Enable\nField <code>DFLLOOB</code> writer - DFLL Out Of Bounds Interrupt Enable\nField <code>DFLLRCS</code> reader - DFLL Reference Clock Stopped …\nField <code>DFLLRCS</code> writer - DFLL Reference Clock Stopped …\nField <code>DFLLRDY</code> reader - DFLL Ready Interrupt Enable\nField <code>DFLLRDY</code> writer - DFLL Ready Interrupt Enable\nField <code>DPLL0LCKF</code> reader - DPLL0 Lock Fall Interrupt Enable\nField <code>DPLL0LCKF</code> writer - DPLL0 Lock Fall Interrupt Enable\nField <code>DPLL0LCKR</code> reader - DPLL0 Lock Rise Interrupt Enable\nField <code>DPLL0LCKR</code> writer - DPLL0 Lock Rise Interrupt Enable\nField <code>DPLL0LDRTO</code> reader - DPLL0 Loop Divider Ratio Update …\nField <code>DPLL0LDRTO</code> writer - DPLL0 Loop Divider Ratio Update …\nField <code>DPLL0LTO</code> reader - DPLL0 Lock Timeout Interrupt Enable\nField <code>DPLL0LTO</code> writer - DPLL0 Lock Timeout Interrupt Enable\nField <code>DPLL1LCKF</code> reader - DPLL1 Lock Fall Interrupt Enable\nField <code>DPLL1LCKF</code> writer - DPLL1 Lock Fall Interrupt Enable\nField <code>DPLL1LCKR</code> reader - DPLL1 Lock Rise Interrupt Enable\nField <code>DPLL1LCKR</code> writer - DPLL1 Lock Rise Interrupt Enable\nField <code>DPLL1LDRTO</code> reader - DPLL1 Loop Divider Ratio Update …\nField <code>DPLL1LDRTO</code> writer - DPLL1 Loop Divider Ratio Update …\nField <code>DPLL1LTO</code> reader - DPLL1 Lock Timeout Interrupt Enable\nField <code>DPLL1LTO</code> writer - DPLL1 Lock Timeout Interrupt Enable\nInterrupt Enable Set\nRegister <code>INTENSET</code> reader\nRegister <code>INTENSET</code> writer\nField <code>XOSCFAIL0</code> reader - XOSC 0 Clock Failure Detector …\nField <code>XOSCFAIL0</code> writer - XOSC 0 Clock Failure Detector …\nField <code>XOSCFAIL1</code> reader - XOSC 1 Clock Failure Detector …\nField <code>XOSCFAIL1</code> writer - XOSC 1 Clock Failure Detector …\nField <code>XOSCRDY0</code> reader - XOSC 0 Ready Interrupt Enable\nField <code>XOSCRDY0</code> writer - XOSC 0 Ready Interrupt Enable\nField <code>XOSCRDY1</code> reader - XOSC 1 Ready Interrupt Enable\nField <code>XOSCRDY1</code> writer - XOSC 1 Ready Interrupt Enable\nBit 11 - DFLL Lock Coarse Interrupt Enable\nBit 11 - DFLL Lock Coarse Interrupt Enable\nBit 10 - DFLL Lock Fine Interrupt Enable\nBit 10 - DFLL Lock Fine Interrupt Enable\nBit 9 - DFLL Out Of Bounds Interrupt Enable\nBit 9 - DFLL Out Of Bounds Interrupt Enable\nBit 12 - DFLL Reference Clock Stopped Interrupt Enable\nBit 12 - DFLL Reference Clock Stopped Interrupt Enable\nBit 8 - DFLL Ready Interrupt Enable\nBit 8 - DFLL Ready Interrupt Enable\nBit 17 - DPLL0 Lock Fall Interrupt Enable\nBit 17 - DPLL0 Lock Fall Interrupt Enable\nBit 16 - DPLL0 Lock Rise Interrupt Enable\nBit 16 - DPLL0 Lock Rise Interrupt Enable\nBit 19 - DPLL0 Loop Divider Ratio Update Complete …\nBit 19 - DPLL0 Loop Divider Ratio Update Complete …\nBit 18 - DPLL0 Lock Timeout Interrupt Enable\nBit 18 - DPLL0 Lock Timeout Interrupt Enable\nBit 25 - DPLL1 Lock Fall Interrupt Enable\nBit 25 - DPLL1 Lock Fall Interrupt Enable\nBit 24 - DPLL1 Lock Rise Interrupt Enable\nBit 24 - DPLL1 Lock Rise Interrupt Enable\nBit 27 - DPLL1 Loop Divider Ratio Update Complete …\nBit 27 - DPLL1 Loop Divider Ratio Update Complete …\nBit 26 - DPLL1 Lock Timeout Interrupt Enable\nBit 26 - DPLL1 Lock Timeout Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - XOSC 0 Clock Failure Detector Interrupt Enable\nBit 2 - XOSC 0 Clock Failure Detector Interrupt Enable\nBit 3 - XOSC 1 Clock Failure Detector Interrupt Enable\nBit 3 - XOSC 1 Clock Failure Detector Interrupt Enable\nBit 0 - XOSC 0 Ready Interrupt Enable\nBit 0 - XOSC 0 Ready Interrupt Enable\nBit 1 - XOSC 1 Ready Interrupt Enable\nBit 1 - XOSC 1 Ready Interrupt Enable\nField <code>DFLLLCKC</code> reader - DFLL Lock Coarse\nField <code>DFLLLCKC</code> writer - DFLL Lock Coarse\nField <code>DFLLLCKF</code> reader - DFLL Lock Fine\nField <code>DFLLLCKF</code> writer - DFLL Lock Fine\nField <code>DFLLOOB</code> reader - DFLL Out Of Bounds\nField <code>DFLLOOB</code> writer - DFLL Out Of Bounds\nField <code>DFLLRCS</code> reader - DFLL Reference Clock Stopped\nField <code>DFLLRCS</code> writer - DFLL Reference Clock Stopped\nField <code>DFLLRDY</code> reader - DFLL Ready\nField <code>DFLLRDY</code> writer - DFLL Ready\nField <code>DPLL0LCKF</code> reader - DPLL0 Lock Fall\nField <code>DPLL0LCKF</code> writer - DPLL0 Lock Fall\nField <code>DPLL0LCKR</code> reader - DPLL0 Lock Rise\nField <code>DPLL0LCKR</code> writer - DPLL0 Lock Rise\nField <code>DPLL0LDRTO</code> reader - DPLL0 Loop Divider Ratio Update …\nField <code>DPLL0LDRTO</code> writer - DPLL0 Loop Divider Ratio Update …\nField <code>DPLL0LTO</code> reader - DPLL0 Lock Timeout\nField <code>DPLL0LTO</code> writer - DPLL0 Lock Timeout\nField <code>DPLL1LCKF</code> reader - DPLL1 Lock Fall\nField <code>DPLL1LCKF</code> writer - DPLL1 Lock Fall\nField <code>DPLL1LCKR</code> reader - DPLL1 Lock Rise\nField <code>DPLL1LCKR</code> writer - DPLL1 Lock Rise\nField <code>DPLL1LDRTO</code> reader - DPLL1 Loop Divider Ratio Update …\nField <code>DPLL1LDRTO</code> writer - DPLL1 Loop Divider Ratio Update …\nField <code>DPLL1LTO</code> reader - DPLL1 Lock Timeout\nField <code>DPLL1LTO</code> writer - DPLL1 Lock Timeout\nInterrupt Flag Status and Clear\nRegister <code>INTFLAG</code> reader\nRegister <code>INTFLAG</code> writer\nField <code>XOSCFAIL0</code> reader - XOSC 0 Clock Failure Detector\nField <code>XOSCFAIL0</code> writer - XOSC 0 Clock Failure Detector\nField <code>XOSCFAIL1</code> reader - XOSC 1 Clock Failure Detector\nField <code>XOSCFAIL1</code> writer - XOSC 1 Clock Failure Detector\nField <code>XOSCRDY0</code> reader - XOSC 0 Ready\nField <code>XOSCRDY0</code> writer - XOSC 0 Ready\nField <code>XOSCRDY1</code> reader - XOSC 1 Ready\nField <code>XOSCRDY1</code> writer - XOSC 1 Ready\nBit 11 - DFLL Lock Coarse\nBit 11 - DFLL Lock Coarse\nBit 10 - DFLL Lock Fine\nBit 10 - DFLL Lock Fine\nBit 9 - DFLL Out Of Bounds\nBit 9 - DFLL Out Of Bounds\nBit 12 - DFLL Reference Clock Stopped\nBit 12 - DFLL Reference Clock Stopped\nBit 8 - DFLL Ready\nBit 8 - DFLL Ready\nBit 17 - DPLL0 Lock Fall\nBit 17 - DPLL0 Lock Fall\nBit 16 - DPLL0 Lock Rise\nBit 16 - DPLL0 Lock Rise\nBit 19 - DPLL0 Loop Divider Ratio Update Complete\nBit 19 - DPLL0 Loop Divider Ratio Update Complete\nBit 18 - DPLL0 Lock Timeout\nBit 18 - DPLL0 Lock Timeout\nBit 25 - DPLL1 Lock Fall\nBit 25 - DPLL1 Lock Fall\nBit 24 - DPLL1 Lock Rise\nBit 24 - DPLL1 Lock Rise\nBit 27 - DPLL1 Loop Divider Ratio Update Complete\nBit 27 - DPLL1 Loop Divider Ratio Update Complete\nBit 26 - DPLL1 Lock Timeout\nBit 26 - DPLL1 Lock Timeout\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - XOSC 0 Clock Failure Detector\nBit 2 - XOSC 0 Clock Failure Detector\nBit 3 - XOSC 1 Clock Failure Detector\nBit 3 - XOSC 1 Clock Failure Detector\nBit 0 - XOSC 0 Ready\nBit 0 - XOSC 0 Ready\nBit 1 - XOSC 1 Ready\nBit 1 - XOSC 1 Ready\nField <code>DFLLLCKC</code> reader - DFLL Lock Coarse\nField <code>DFLLLCKF</code> reader - DFLL Lock Fine\nField <code>DFLLOOB</code> reader - DFLL Out Of Bounds\nField <code>DFLLRCS</code> reader - DFLL Reference Clock Stopped\nField <code>DFLLRDY</code> reader - DFLL Ready\nField <code>DPLL0LCKF</code> reader - DPLL0 Lock Fall\nField <code>DPLL0LCKR</code> reader - DPLL0 Lock Rise\nField <code>DPLL0LDRTO</code> reader - DPLL0 Loop Divider Ratio Update …\nField <code>DPLL0TO</code> reader - DPLL0 Timeout\nField <code>DPLL1LCKF</code> reader - DPLL1 Lock Fall\nField <code>DPLL1LCKR</code> reader - DPLL1 Lock Rise\nField <code>DPLL1LDRTO</code> reader - DPLL1 Loop Divider Ratio Update …\nField <code>DPLL1TO</code> reader - DPLL1 Timeout\nRegister <code>STATUS</code> reader\nStatus\nField <code>XOSCCKSW0</code> reader - XOSC 0 Clock Switch\nField <code>XOSCCKSW1</code> reader - XOSC 1 Clock Switch\nField <code>XOSCFAIL0</code> reader - XOSC 0 Clock Failure Detector\nField <code>XOSCFAIL1</code> reader - XOSC 1 Clock Failure Detector\nField <code>XOSCRDY0</code> reader - XOSC 0 Ready\nField <code>XOSCRDY1</code> reader - XOSC 1 Ready\nBit 11 - DFLL Lock Coarse\nBit 10 - DFLL Lock Fine\nBit 9 - DFLL Out Of Bounds\nBit 12 - DFLL Reference Clock Stopped\nBit 8 - DFLL Ready\nBit 17 - DPLL0 Lock Fall\nBit 16 - DPLL0 Lock Rise\nBit 19 - DPLL0 Loop Divider Ratio Update Complete\nBit 18 - DPLL0 Timeout\nBit 25 - DPLL1 Lock Fall\nBit 24 - DPLL1 Lock Rise\nBit 27 - DPLL1 Loop Divider Ratio Update Complete\nBit 26 - DPLL1 Timeout\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - XOSC 0 Clock Switch\nBit 5 - XOSC 1 Clock Switch\nBit 2 - XOSC 0 Clock Failure Detector\nBit 3 - XOSC 1 Clock Failure Detector\nBit 0 - XOSC 0 Ready\nBit 1 - XOSC 1 Ready\nField <code>CFDEN</code> reader - Clock Failure Detector Enable\nField <code>CFDEN</code> writer - Clock Failure Detector Enable\nField <code>CFDPRESC</code> reader - Clock Failure Detector Prescaler\nField <code>CFDPRESC</code> writer - Clock Failure Detector Prescaler\nClock Failure Detector Prescaler\n0: 31 us\n10: 31250 us\n7: 3906 us\n4: 488 us\n14: 500000 us\n1: 61 us\n11: 62500 us\n8: 7813 us\n5: 977 us\n15: 1000000 us\n2: 122 us\n12: 125000 us\n9: 15625 us\n6: 1953 us\n3: 244 us\n13: 250000 us\n0: 48 MHz\n7: 0.3125 MHz\n4: 3 MHz\n1: 24 MHz\n5: 1.5 MHz\n2: 12 MHz\n6: 0.75 MHz\n3: 6 MHz\nField <code>ENABLE</code> reader - Oscillator Enable\nField <code>ENABLE</code> writer - Oscillator Enable\nField <code>ENALC</code> reader - Automatic Loop Control Enable\nField <code>ENALC</code> writer - Automatic Loop Control Enable\nField <code>IMULT</code> reader - Oscillator Current Multiplier\nField <code>IMULT</code> writer - Oscillator Current Multiplier\nField <code>IPTAT</code> reader - Oscillator Current Reference\nField <code>IPTAT</code> writer - Oscillator Current Reference\nField <code>LOWBUFGAIN</code> reader - Low Buffer Gain Enable\nField <code>LOWBUFGAIN</code> writer - Low Buffer Gain Enable\nField <code>ONDEMAND</code> reader - On Demand Control\nField <code>ONDEMAND</code> writer - On Demand Control\nRegister <code>XOSCCTRL[%s]</code> reader\nField <code>RUNSTDBY</code> reader - Run in Standby\nField <code>RUNSTDBY</code> writer - Run in Standby\nField <code>STARTUP</code> reader - Start-Up Time\nField <code>STARTUP</code> writer - Start-Up Time\nStart-Up Time\nField <code>SWBEN</code> reader - Xosc Clock Switch Enable\nField <code>SWBEN</code> writer - Xosc Clock Switch Enable\nRegister <code>XOSCCTRL[%s]</code> writer\nExternal Multipurpose Crystal Oscillator Control\nField <code>XTALEN</code> reader - Crystal Oscillator Enable\nField <code>XTALEN</code> writer - Crystal Oscillator Enable\nBit 16 - Clock Failure Detector Enable\nBit 16 - Clock Failure Detector Enable\nBits 24:27 - Clock Failure Detector Prescaler\nBits 24:27 - Clock Failure Detector Prescaler\n31 us\n31250 us\n3906 us\n488 us\n500000 us\n61 us\n62500 us\n7813 us\n977 us\n1000000 us\n122 us\n125000 us\n15625 us\n1953 us\n244 us\n250000 us\n48 MHz\n0.3125 MHz\n3 MHz\n24 MHz\n1.5 MHz\n12 MHz\n0.75 MHz\n6 MHz\nBit 1 - Oscillator Enable\nBit 1 - Oscillator Enable\nBit 15 - Automatic Loop Control Enable\nBit 15 - Automatic Loop Control Enable\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nBits 11:14 - Oscillator Current Multiplier\nBits 11:14 - Oscillator Current Multiplier\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nBits 9:10 - Oscillator Current Reference\nBits 9:10 - Oscillator Current Reference\n31 us\n31250 us\n3906 us\n488 us\n500000 us\n61 us\n62500 us\n7813 us\n977 us\n1000000 us\n122 us\n125000 us\n15625 us\n1953 us\n244 us\n250000 us\n48 MHz\n0.3125 MHz\n3 MHz\n24 MHz\n1.5 MHz\n12 MHz\n0.75 MHz\n6 MHz\nBit 8 - Low Buffer Gain Enable\nBit 8 - Low Buffer Gain Enable\nBit 7 - On Demand Control\nBit 7 - On Demand Control\nBit 6 - Run in Standby\nBit 6 - Run in Standby\nBits 20:23 - Start-Up Time\nBits 20:23 - Start-Up Time\nBit 17 - Xosc Clock Switch Enable\nBit 17 - Xosc Clock Switch Enable\nGet enumerated values variant\nGet enumerated values variant\nBit 2 - Crystal Oscillator Enable\nBit 2 - Crystal Oscillator Enable\nEVCTRL (rw) register accessor: Event control\nINTENCLR (rw) register accessor: Interrupt enable clear\nINTENSET (rw) register accessor: Interrupt enable set\nINTFLAGA (rw) register accessor: Peripheral interrupt flag …\nINTFLAGAHB (rw) register accessor: Bridge interrupt flag …\nINTFLAGB (rw) register accessor: Peripheral interrupt flag …\nINTFLAGC (rw) register accessor: Peripheral interrupt flag …\nINTFLAGD (rw) register accessor: Peripheral interrupt flag …\nRegister block\nSTATUSA (r) register accessor: Peripheral write protection …\nSTATUSB (r) register accessor: Peripheral write protection …\nSTATUSC (r) register accessor: Peripheral write protection …\nSTATUSD (r) register accessor: Peripheral write protection …\nWRCTRL (rw) register accessor: Write control\nEvent control\n0x04 - Event control\nReturns the argument unchanged.\nInterrupt enable clear\n0x08 - Interrupt enable clear\nInterrupt enable set\n0x09 - Interrupt enable set\nPeripheral interrupt flag status - Bridge A\n0x14 - Peripheral interrupt flag status - Bridge A\nBridge interrupt flag status\n0x10 - Bridge interrupt flag status\nPeripheral interrupt flag status - Bridge B\n0x18 - Peripheral interrupt flag status - Bridge B\nPeripheral interrupt flag status - Bridge C\n0x1c - Peripheral interrupt flag status - Bridge C\nPeripheral interrupt flag status - Bridge D\n0x20 - Peripheral interrupt flag status - Bridge D\nCalls <code>U::from(self)</code>.\nPeripheral write protection status - Bridge A\n0x34 - Peripheral write protection status - Bridge A\nPeripheral write protection status - Bridge B\n0x38 - Peripheral write protection status - Bridge B\nPeripheral write protection status - Bridge C\n0x3c - Peripheral write protection status - Bridge C\nPeripheral write protection status - Bridge D\n0x40 - Peripheral write protection status - Bridge D\nWrite control\n0x00 - Write control\nField <code>ERREO</code> reader - Peripheral acess error event output\nField <code>ERREO</code> writer - Peripheral acess error event output\nEvent control\nRegister <code>EVCTRL</code> reader\nRegister <code>EVCTRL</code> writer\nBit 0 - Peripheral acess error event output\nBit 0 - Peripheral acess error event output\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>ERR</code> reader - Peripheral access error interrupt …\nField <code>ERR</code> writer - Peripheral access error interrupt …\nInterrupt enable clear\nRegister <code>INTENCLR</code> reader\nRegister <code>INTENCLR</code> writer\nBit 0 - Peripheral access error interrupt disable\nBit 0 - Peripheral access error interrupt disable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>ERR</code> reader - Peripheral access error interrupt enable\nField <code>ERR</code> writer - Peripheral access error interrupt enable\nInterrupt enable set\nRegister <code>INTENSET</code> reader\nRegister <code>INTENSET</code> writer\nBit 0 - Peripheral access error interrupt enable\nBit 0 - Peripheral access error interrupt enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>EIC_</code> reader - EIC\nField <code>EIC_</code> writer - EIC\nField <code>FREQM_</code> reader - FREQM\nField <code>FREQM_</code> writer - FREQM\nField <code>GCLK_</code> reader - GCLK\nField <code>GCLK_</code> writer - GCLK\nPeripheral interrupt flag status - Bridge A\nField <code>MCLK_</code> reader - MCLK\nField <code>MCLK_</code> writer - MCLK\nField <code>OSC32KCTRL_</code> reader - OSC32KCTRL\nField <code>OSC32KCTRL_</code> writer - OSC32KCTRL\nField <code>OSCCTRL_</code> reader - OSCCTRL\nField <code>OSCCTRL_</code> writer - OSCCTRL\nField <code>PAC_</code> reader - PAC\nField <code>PAC_</code> writer - PAC\nField <code>PM_</code> reader - PM\nField <code>PM_</code> writer - PM\nRegister <code>INTFLAGA</code> reader\nField <code>RSTC_</code> reader - RSTC\nField <code>RSTC_</code> writer - RSTC\nField <code>RTC_</code> reader - RTC\nField <code>RTC_</code> writer - RTC\nField <code>SERCOM0_</code> reader - SERCOM0\nField <code>SERCOM0_</code> writer - SERCOM0\nField <code>SERCOM1_</code> reader - SERCOM1\nField <code>SERCOM1_</code> writer - SERCOM1\nField <code>SUPC_</code> reader - SUPC\nField <code>SUPC_</code> writer - SUPC\nField <code>TC0_</code> reader - TC0\nField <code>TC0_</code> writer - TC0\nField <code>TC1_</code> reader - TC1\nField <code>TC1_</code> writer - TC1\nRegister <code>INTFLAGA</code> writer\nField <code>WDT_</code> reader - WDT\nField <code>WDT_</code> writer - WDT\nBit 10 - EIC\nBit 10 - EIC\nBit 11 - FREQM\nBit 11 - FREQM\nReturns the argument unchanged.\nBit 7 - GCLK\nBit 7 - GCLK\nCalls <code>U::from(self)</code>.\nBit 2 - MCLK\nBit 2 - MCLK\nBit 5 - OSC32KCTRL\nBit 5 - OSC32KCTRL\nBit 4 - OSCCTRL\nBit 4 - OSCCTRL\nBit 0 - PAC\nBit 0 - PAC\nBit 1 - PM\nBit 1 - PM\nBit 3 - RSTC\nBit 3 - RSTC\nBit 9 - RTC\nBit 9 - RTC\nBit 12 - SERCOM0\nBit 12 - SERCOM0\nBit 13 - SERCOM1\nBit 13 - SERCOM1\nBit 6 - SUPC\nBit 6 - SUPC\nBit 14 - TC0\nBit 14 - TC0\nBit 15 - TC1\nBit 15 - TC1\nBit 8 - WDT\nBit 8 - WDT\nField <code>FLASH_ALT_</code> reader - FLASH_ALT\nField <code>FLASH_ALT_</code> writer - FLASH_ALT\nField <code>FLASH_</code> reader - FLASH\nField <code>FLASH_</code> writer - FLASH\nField <code>HPB0_</code> reader - HPB0\nField <code>HPB0_</code> writer - HPB0\nField <code>HPB1_</code> reader - HPB1\nField <code>HPB1_</code> writer - HPB1\nField <code>HPB2_</code> reader - HPB2\nField <code>HPB2_</code> writer - HPB2\nField <code>HPB3_</code> reader - HPB3\nField <code>HPB3_</code> writer - HPB3\nBridge interrupt flag status\nField <code>PUKCC_</code> reader - PUKCC\nField <code>PUKCC_</code> writer - PUKCC\nField <code>QSPI_</code> reader - QSPI\nField <code>QSPI_</code> writer - QSPI\nRegister <code>INTFLAGAHB</code> reader\nField <code>RAMCM4S_</code> reader - RAMCM4S\nField <code>RAMCM4S_</code> writer - RAMCM4S\nField <code>RAMDMACICM_</code> reader - RAMDMACICM\nField <code>RAMDMACICM_</code> writer - RAMDMACICM\nField <code>RAMDMAWR_</code> reader - RAMDMAWR\nField <code>RAMDMAWR_</code> writer - RAMDMAWR\nField <code>RAMPPPDSU_</code> reader - RAMPPPDSU\nField <code>RAMPPPDSU_</code> writer - RAMPPPDSU\nField <code>SDHC0_</code> reader - SDHC0\nField <code>SDHC0_</code> writer - SDHC0\nField <code>SDHC1_</code> reader - SDHC1\nField <code>SDHC1_</code> writer - SDHC1\nField <code>SEEPROM_</code> reader - SEEPROM\nField <code>SEEPROM_</code> writer - SEEPROM\nRegister <code>INTFLAGAHB</code> writer\nBit 0 - FLASH\nBit 0 - FLASH\nBit 1 - FLASH_ALT\nBit 1 - FLASH_ALT\nReturns the argument unchanged.\nBit 7 - HPB0\nBit 7 - HPB0\nBit 8 - HPB1\nBit 8 - HPB1\nBit 9 - HPB2\nBit 9 - HPB2\nBit 10 - HPB3\nBit 10 - HPB3\nCalls <code>U::from(self)</code>.\nBit 11 - PUKCC\nBit 11 - PUKCC\nBit 14 - QSPI\nBit 14 - QSPI\nBit 3 - RAMCM4S\nBit 3 - RAMCM4S\nBit 6 - RAMDMACICM\nBit 6 - RAMDMACICM\nBit 5 - RAMDMAWR\nBit 5 - RAMDMAWR\nBit 4 - RAMPPPDSU\nBit 4 - RAMPPPDSU\nBit 12 - SDHC0\nBit 12 - SDHC0\nBit 13 - SDHC1\nBit 13 - SDHC1\nBit 2 - SEEPROM\nBit 2 - SEEPROM\nField <code>CMCC_</code> reader - CMCC\nField <code>CMCC_</code> writer - CMCC\nField <code>DMAC_</code> reader - DMAC\nField <code>DMAC_</code> writer - DMAC\nField <code>DSU_</code> reader - DSU\nField <code>DSU_</code> writer - DSU\nField <code>EVSYS_</code> reader - EVSYS\nField <code>EVSYS_</code> writer - EVSYS\nPeripheral interrupt flag status - Bridge B\nField <code>NVMCTRL_</code> reader - NVMCTRL\nField <code>NVMCTRL_</code> writer - NVMCTRL\nField <code>PORT_</code> reader - PORT\nField <code>PORT_</code> writer - PORT\nRegister <code>INTFLAGB</code> reader\nField <code>RAMECC_</code> reader - RAMECC\nField <code>RAMECC_</code> writer - RAMECC\nField <code>SERCOM2_</code> reader - SERCOM2\nField <code>SERCOM2_</code> writer - SERCOM2\nField <code>SERCOM3_</code> reader - SERCOM3\nField <code>SERCOM3_</code> writer - SERCOM3\nField <code>TC2_</code> reader - TC2\nField <code>TC2_</code> writer - TC2\nField <code>TC3_</code> reader - TC3\nField <code>TC3_</code> writer - TC3\nField <code>TCC0_</code> reader - TCC0\nField <code>TCC0_</code> writer - TCC0\nField <code>TCC1_</code> reader - TCC1\nField <code>TCC1_</code> writer - TCC1\nField <code>USB_</code> reader - USB\nField <code>USB_</code> writer - USB\nRegister <code>INTFLAGB</code> writer\nBit 3 - CMCC\nBit 3 - CMCC\nBit 5 - DMAC\nBit 5 - DMAC\nBit 1 - DSU\nBit 1 - DSU\nBit 7 - EVSYS\nBit 7 - EVSYS\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - NVMCTRL\nBit 2 - NVMCTRL\nBit 4 - PORT\nBit 4 - PORT\nBit 16 - RAMECC\nBit 16 - RAMECC\nBit 9 - SERCOM2\nBit 9 - SERCOM2\nBit 10 - SERCOM3\nBit 10 - SERCOM3\nBit 13 - TC2\nBit 13 - TC2\nBit 14 - TC3\nBit 14 - TC3\nBit 11 - TCC0\nBit 11 - TCC0\nBit 12 - TCC1\nBit 12 - TCC1\nBit 0 - USB\nBit 0 - USB\nField <code>AC_</code> reader - AC\nField <code>AC_</code> writer - AC\nField <code>AES_</code> reader - AES\nField <code>AES_</code> writer - AES\nField <code>CCL_</code> reader - CCL\nField <code>CCL_</code> writer - CCL\nField <code>ICM_</code> reader - ICM\nField <code>ICM_</code> writer - ICM\nPeripheral interrupt flag status - Bridge C\nField <code>PDEC_</code> reader - PDEC\nField <code>PDEC_</code> writer - PDEC\nField <code>PUKCC_</code> reader - PUKCC\nField <code>PUKCC_</code> writer - PUKCC\nField <code>QSPI_</code> reader - QSPI\nField <code>QSPI_</code> writer - QSPI\nRegister <code>INTFLAGC</code> reader\nField <code>TC4_</code> reader - TC4\nField <code>TC4_</code> writer - TC4\nField <code>TC5_</code> reader - TC5\nField <code>TC5_</code> writer - TC5\nField <code>TCC2_</code> reader - TCC2\nField <code>TCC2_</code> writer - TCC2\nField <code>TCC3_</code> reader - TCC3\nField <code>TCC3_</code> writer - TCC3\nField <code>TRNG_</code> reader - TRNG\nField <code>TRNG_</code> writer - TRNG\nRegister <code>INTFLAGC</code> writer\nBit 8 - AC\nBit 8 - AC\nBit 9 - AES\nBit 9 - AES\nBit 14 - CCL\nBit 14 - CCL\nReturns the argument unchanged.\nBit 11 - ICM\nBit 11 - ICM\nCalls <code>U::from(self)</code>.\nBit 7 - PDEC\nBit 7 - PDEC\nBit 12 - PUKCC\nBit 12 - PUKCC\nBit 13 - QSPI\nBit 13 - QSPI\nBit 5 - TC4\nBit 5 - TC4\nBit 6 - TC5\nBit 6 - TC5\nBit 3 - TCC2\nBit 3 - TCC2\nBit 4 - TCC3\nBit 4 - TCC3\nBit 10 - TRNG\nBit 10 - TRNG\nField <code>ADC0_</code> reader - ADC0\nField <code>ADC0_</code> writer - ADC0\nField <code>ADC1_</code> reader - ADC1\nField <code>ADC1_</code> writer - ADC1\nField <code>DAC_</code> reader - DAC\nField <code>DAC_</code> writer - DAC\nField <code>I2S_</code> reader - I2S\nField <code>I2S_</code> writer - I2S\nPeripheral interrupt flag status - Bridge D\nField <code>PCC_</code> reader - PCC\nField <code>PCC_</code> writer - PCC\nRegister <code>INTFLAGD</code> reader\nField <code>SERCOM4_</code> reader - SERCOM4\nField <code>SERCOM4_</code> writer - SERCOM4\nField <code>SERCOM5_</code> reader - SERCOM5\nField <code>SERCOM5_</code> writer - SERCOM5\nField <code>SERCOM6_</code> reader - SERCOM6\nField <code>SERCOM6_</code> writer - SERCOM6\nField <code>SERCOM7_</code> reader - SERCOM7\nField <code>SERCOM7_</code> writer - SERCOM7\nField <code>TC6_</code> reader - TC6\nField <code>TC6_</code> writer - TC6\nField <code>TC7_</code> reader - TC7\nField <code>TC7_</code> writer - TC7\nField <code>TCC4_</code> reader - TCC4\nField <code>TCC4_</code> writer - TCC4\nRegister <code>INTFLAGD</code> writer\nBit 7 - ADC0\nBit 7 - ADC0\nBit 8 - ADC1\nBit 8 - ADC1\nBit 9 - DAC\nBit 9 - DAC\nReturns the argument unchanged.\nBit 10 - I2S\nBit 10 - I2S\nCalls <code>U::from(self)</code>.\nBit 11 - PCC\nBit 11 - PCC\nBit 0 - SERCOM4\nBit 0 - SERCOM4\nBit 1 - SERCOM5\nBit 1 - SERCOM5\nBit 2 - SERCOM6\nBit 2 - SERCOM6\nBit 3 - SERCOM7\nBit 3 - SERCOM7\nBit 5 - TC6\nBit 5 - TC6\nBit 6 - TC7\nBit 6 - TC7\nBit 4 - TCC4\nBit 4 - TCC4\nField <code>EIC_</code> reader - EIC APB Protect Enable\nField <code>FREQM_</code> reader - FREQM APB Protect Enable\nField <code>GCLK_</code> reader - GCLK APB Protect Enable\nField <code>MCLK_</code> reader - MCLK APB Protect Enable\nField <code>OSC32KCTRL_</code> reader - OSC32KCTRL APB Protect Enable\nField <code>OSCCTRL_</code> reader - OSCCTRL APB Protect Enable\nField <code>PAC_</code> reader - PAC APB Protect Enable\nField <code>PM_</code> reader - PM APB Protect Enable\nRegister <code>STATUSA</code> reader\nField <code>RSTC_</code> reader - RSTC APB Protect Enable\nField <code>RTC_</code> reader - RTC APB Protect Enable\nField <code>SERCOM0_</code> reader - SERCOM0 APB Protect Enable\nField <code>SERCOM1_</code> reader - SERCOM1 APB Protect Enable\nPeripheral write protection status - Bridge A\nField <code>SUPC_</code> reader - SUPC APB Protect Enable\nField <code>TC0_</code> reader - TC0 APB Protect Enable\nField <code>TC1_</code> reader - TC1 APB Protect Enable\nField <code>WDT_</code> reader - WDT APB Protect Enable\nBit 10 - EIC APB Protect Enable\nBit 11 - FREQM APB Protect Enable\nReturns the argument unchanged.\nBit 7 - GCLK APB Protect Enable\nCalls <code>U::from(self)</code>.\nBit 2 - MCLK APB Protect Enable\nBit 5 - OSC32KCTRL APB Protect Enable\nBit 4 - OSCCTRL APB Protect Enable\nBit 0 - PAC APB Protect Enable\nBit 1 - PM APB Protect Enable\nBit 3 - RSTC APB Protect Enable\nBit 9 - RTC APB Protect Enable\nBit 12 - SERCOM0 APB Protect Enable\nBit 13 - SERCOM1 APB Protect Enable\nBit 6 - SUPC APB Protect Enable\nBit 14 - TC0 APB Protect Enable\nBit 15 - TC1 APB Protect Enable\nBit 8 - WDT APB Protect Enable\nField <code>CMCC_</code> reader - CMCC APB Protect Enable\nField <code>DMAC_</code> reader - DMAC APB Protect Enable\nField <code>DSU_</code> reader - DSU APB Protect Enable\nField <code>EVSYS_</code> reader - EVSYS APB Protect Enable\nField <code>NVMCTRL_</code> reader - NVMCTRL APB Protect Enable\nField <code>PORT_</code> reader - PORT APB Protect Enable\nRegister <code>STATUSB</code> reader\nField <code>RAMECC_</code> reader - RAMECC APB Protect Enable\nField <code>SERCOM2_</code> reader - SERCOM2 APB Protect Enable\nField <code>SERCOM3_</code> reader - SERCOM3 APB Protect Enable\nPeripheral write protection status - Bridge B\nField <code>TC2_</code> reader - TC2 APB Protect Enable\nField <code>TC3_</code> reader - TC3 APB Protect Enable\nField <code>TCC0_</code> reader - TCC0 APB Protect Enable\nField <code>TCC1_</code> reader - TCC1 APB Protect Enable\nField <code>USB_</code> reader - USB APB Protect Enable\nBit 3 - CMCC APB Protect Enable\nBit 5 - DMAC APB Protect Enable\nBit 1 - DSU APB Protect Enable\nBit 7 - EVSYS APB Protect Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - NVMCTRL APB Protect Enable\nBit 4 - PORT APB Protect Enable\nBit 16 - RAMECC APB Protect Enable\nBit 9 - SERCOM2 APB Protect Enable\nBit 10 - SERCOM3 APB Protect Enable\nBit 13 - TC2 APB Protect Enable\nBit 14 - TC3 APB Protect Enable\nBit 11 - TCC0 APB Protect Enable\nBit 12 - TCC1 APB Protect Enable\nBit 0 - USB APB Protect Enable\nField <code>AC_</code> reader - AC APB Protect Enable\nField <code>AES_</code> reader - AES APB Protect Enable\nField <code>CCL_</code> reader - CCL APB Protect Enable\nField <code>ICM_</code> reader - ICM APB Protect Enable\nField <code>PDEC_</code> reader - PDEC APB Protect Enable\nField <code>PUKCC_</code> reader - PUKCC APB Protect Enable\nField <code>QSPI_</code> reader - QSPI APB Protect Enable\nRegister <code>STATUSC</code> reader\nPeripheral write protection status - Bridge C\nField <code>TC4_</code> reader - TC4 APB Protect Enable\nField <code>TC5_</code> reader - TC5 APB Protect Enable\nField <code>TCC2_</code> reader - TCC2 APB Protect Enable\nField <code>TCC3_</code> reader - TCC3 APB Protect Enable\nField <code>TRNG_</code> reader - TRNG APB Protect Enable\nBit 8 - AC APB Protect Enable\nBit 9 - AES APB Protect Enable\nBit 14 - CCL APB Protect Enable\nReturns the argument unchanged.\nBit 11 - ICM APB Protect Enable\nCalls <code>U::from(self)</code>.\nBit 7 - PDEC APB Protect Enable\nBit 12 - PUKCC APB Protect Enable\nBit 13 - QSPI APB Protect Enable\nBit 5 - TC4 APB Protect Enable\nBit 6 - TC5 APB Protect Enable\nBit 3 - TCC2 APB Protect Enable\nBit 4 - TCC3 APB Protect Enable\nBit 10 - TRNG APB Protect Enable\nField <code>ADC0_</code> reader - ADC0 APB Protect Enable\nField <code>ADC1_</code> reader - ADC1 APB Protect Enable\nField <code>DAC_</code> reader - DAC APB Protect Enable\nField <code>I2S_</code> reader - I2S APB Protect Enable\nField <code>PCC_</code> reader - PCC APB Protect Enable\nRegister <code>STATUSD</code> reader\nField <code>SERCOM4_</code> reader - SERCOM4 APB Protect Enable\nField <code>SERCOM5_</code> reader - SERCOM5 APB Protect Enable\nField <code>SERCOM6_</code> reader - SERCOM6 APB Protect Enable\nField <code>SERCOM7_</code> reader - SERCOM7 APB Protect Enable\nPeripheral write protection status - Bridge D\nField <code>TC6_</code> reader - TC6 APB Protect Enable\nField <code>TC7_</code> reader - TC7 APB Protect Enable\nField <code>TCC4_</code> reader - TCC4 APB Protect Enable\nBit 7 - ADC0 APB Protect Enable\nBit 8 - ADC1 APB Protect Enable\nBit 9 - DAC APB Protect Enable\nReturns the argument unchanged.\nBit 10 - I2S APB Protect Enable\nCalls <code>U::from(self)</code>.\nBit 11 - PCC APB Protect Enable\nBit 0 - SERCOM4 APB Protect Enable\nBit 1 - SERCOM5 APB Protect Enable\nBit 2 - SERCOM6 APB Protect Enable\nBit 3 - SERCOM7 APB Protect Enable\nBit 5 - TC6 APB Protect Enable\nBit 6 - TC7 APB Protect Enable\nBit 4 - TCC4 APB Protect Enable\n1: Clear protection\nField <code>KEY</code> reader - Peripheral access control key\nField <code>KEY</code> writer - Peripheral access control key\nPeripheral access control key\n0: No action\nField <code>PERID</code> reader - Peripheral identifier\nField <code>PERID</code> writer - Peripheral identifier\nRegister <code>WRCTRL</code> reader\n2: Set protection\n3: Set and lock protection\nRegister <code>WRCTRL</code> writer\nWrite control\nClear protection\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nClear protection\nNo action\nSet protection\nSet and lock protection\nBits 16:23 - Peripheral access control key\nBits 16:23 - Peripheral access control key\nNo action\nBits 0:15 - Peripheral identifier\nBits 0:15 - Peripheral identifier\nSet protection\nSet and lock protection\nGet enumerated values variant\nIDR (w) register accessor: Interrupt Disable Register\nIER (w) register accessor: Interrupt Enable Register\nIMR (r) register accessor: Interrupt Mask Register\nISR (r) register accessor: Interrupt Status Register\nMR (rw) register accessor: Mode Register\nRegister block\nRHR (r) register accessor: Reception Holding Register\nWPMR (rw) register accessor: Write Protection Mode Register\nWPSR (r) register accessor: Write Protection Status …\nReturns the argument unchanged.\nInterrupt Disable Register\n0x08 - Interrupt Disable Register\nInterrupt Enable Register\n0x04 - Interrupt Enable Register\nInterrupt Mask Register\n0x0c - Interrupt Mask Register\nCalls <code>U::from(self)</code>.\nInterrupt Status Register\n0x10 - Interrupt Status Register\nMode Register\n0x00 - Mode Register\nReception Holding Register\n0x14 - Reception Holding Register\nWrite Protection Mode Register\n0xe0 - Write Protection Mode Register\nWrite Protection Status Register\n0xe4 - Write Protection Status Register\nField <code>DRDY</code> writer - Data Ready Interrupt Disable\nInterrupt Disable Register\nField <code>OVRE</code> writer - Overrun Error Interrupt Disable\nRegister <code>IDR</code> writer\nBit 0 - Data Ready Interrupt Disable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 1 - Overrun Error Interrupt Disable\nField <code>DRDY</code> writer - Data Ready Interrupt Enable\nInterrupt Enable Register\nField <code>OVRE</code> writer - Overrun Error Interrupt Enable\nRegister <code>IER</code> writer\nBit 0 - Data Ready Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 1 - Overrun Error Interrupt Enable\nField <code>DRDY</code> reader - Data Ready Interrupt Mask\nInterrupt Mask Register\nField <code>OVRE</code> reader - Overrun Error Interrupt Mask\nRegister <code>IMR</code> reader\nBit 0 - Data Ready Interrupt Mask\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 1 - Overrun Error Interrupt Mask\nField <code>DRDY</code> reader - Data Ready Interrupt Status\nInterrupt Status Register\nField <code>OVRE</code> reader - Overrun Error Interrupt Status\nRegister <code>ISR</code> reader\nBit 0 - Data Ready Interrupt Status\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 1 - Overrun Error Interrupt Status\nField <code>ALWYS</code> reader - Always Sampling\nField <code>ALWYS</code> writer - Always Sampling\nField <code>CID</code> reader - Clear If Disabled\nField <code>CID</code> writer - Clear If Disabled\nField <code>DSIZE</code> reader - Data size\nField <code>DSIZE</code> writer - Data size\nData size\nField <code>FRSTS</code> reader - First sample\nField <code>FRSTS</code> writer - First sample\nField <code>HALFS</code> reader - Half Sampling\nField <code>HALFS</code> writer - Half Sampling\nField <code>ISIZE</code> reader - Input Data Size\nField <code>ISIZE</code> writer - Input Data Size\nInput Data Size\nMode Register\nField <code>PCEN</code> reader - Parallel Capture Enable\nField <code>PCEN</code> writer - Parallel Capture Enable\nRegister <code>MR</code> reader\nField <code>SCALE</code> reader - Scale data\nField <code>SCALE</code> writer - Scale data\nRegister <code>MR</code> writer\nInput data bus size is 10 bits\n1: Input data bus size is 10 bits\nInput data bus size is 12 bits\n2: Input data bus size is 12 bits\nInput data bus size is 14 bits\n3: Input data bus size is 14 bits\n1 data is read in the PCC_RHR\n0: 1 data is read in the PCC_RHR\n2 data is read in the PCC_RHR\n1: 2 data is read in the PCC_RHR\n4 data are read in the PCC_RHR (only for 8 bits data size, …\n2: 4 data are read in the PCC_RHR (only for 8 bits data …\nInput data bus size is 8 bits\n0: Input data bus size is 8 bits\nBit 9 - Always Sampling\nBit 9 - Always Sampling\nBits 30:31 - Clear If Disabled\nBits 30:31 - Clear If Disabled\nBits 4:5 - Data size\nBits 4:5 - Data size\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nBit 11 - First sample\nBit 11 - First sample\nBit 10 - Half Sampling\nBit 10 - Half Sampling\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nInput data bus size is 10 bits\nInput data bus size is 12 bits\nInput data bus size is 14 bits\n1 data is read in the PCC_RHR\n2 data is read in the PCC_RHR\n4 data are read in the PCC_RHR (only for 8 bits data size, …\nInput data bus size is 8 bits\nBits 16:18 - Input Data Size\nBits 16:18 - Input Data Size\nBit 0 - Parallel Capture Enable\nBit 0 - Parallel Capture Enable\nBit 8 - Scale data\nBit 8 - Scale data\nGet enumerated values variant\nGet enumerated values variant\nRegister <code>RHR</code> reader\nField <code>RDATA</code> reader - Reception Data\nReception Holding Register\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 0:31 - Reception Data\n5260099: Write Protection Key\nRegister <code>WPMR</code> reader\nRegister <code>WPMR</code> writer\nField <code>WPEN</code> reader - Write Protection Enable\nField <code>WPEN</code> writer - Write Protection Enable\nField <code>WPKEY</code> reader - Write Protection Key\nField <code>WPKEY</code> writer - Write Protection Key\nWrite Protection Key\nWrite Protection Mode Register\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nWrite Protection Key\nWrite Protection Key\nGet enumerated values variant\nBit 0 - Write Protection Enable\nBit 0 - Write Protection Enable\nBits 8:31 - Write Protection Key\nBits 8:31 - Write Protection Key\nRegister <code>WPSR</code> reader\nWrite Protection Status Register\nField <code>WPVS</code> reader - Write Protection Violation Source\nField <code>WPVSRC</code> reader - Write Protection Violation Status\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 0 - Write Protection Violation Source\nBits 8:23 - Write Protection Violation Status\nCC (rw) register accessor: Channel n Compare Value\nCCBUF (rw) register accessor: Channel Compare Buffer Value\nCOUNT (rw) register accessor: Counter Value\nCTRLA (rw) register accessor: Control A\nCTRLBCLR (rw) register accessor: Control B Clear\nCTRLBSET (rw) register accessor: Control B Set\nDBGCTRL (rw) register accessor: Debug Control\nEVCTRL (rw) register accessor: Event Control\nFILTER (rw) register accessor: Filter Value\nFILTERBUF (rw) register accessor: Filter Buffer Value\nINTENCLR (rw) register accessor: Interrupt Enable Clear\nINTENSET (rw) register accessor: Interrupt Enable Set\nINTFLAG (rw) register accessor: Interrupt Flag Status and …\nPRESC (rw) register accessor: Prescaler Value\nPRESCBUF (rw) register accessor: Prescaler Buffer Value\nRegister block\nSTATUS (rw) register accessor: Status\nSYNCBUSY (r) register accessor: Synchronization Status\nChannel n Compare Value\n0x20..0x28 - Channel n Compare Value\nIterator for array of: 0x20..0x28 - Channel n Compare Value\nChannel Compare Buffer Value\n0x30..0x38 - Channel Compare Buffer Value\nIterator for array of: 0x30..0x38 - Channel Compare Buffer …\nCounter Value\n0x1c - Counter Value\nControl A\n0x00 - Control A\nControl B Clear\n0x04 - Control B Clear\nControl B Set\n0x05 - Control B Set\nDebug Control\n0x0f - Debug Control\nEvent Control\n0x06 - Event Control\nFilter Value\n0x15 - Filter Value\nFilter Buffer Value\n0x19 - Filter Buffer Value\nReturns the argument unchanged.\nInterrupt Enable Clear\n0x08 - Interrupt Enable Clear\nInterrupt Enable Set\n0x09 - Interrupt Enable Set\nInterrupt Flag Status and Clear\n0x0a - Interrupt Flag Status and Clear\nCalls <code>U::from(self)</code>.\nPrescaler Value\n0x14 - Prescaler Value\nPrescaler Buffer Value\n0x18 - Prescaler Buffer Value\nStatus\n0x0c - Status\nSynchronization Status\n0x10 - Synchronization Status\nField <code>CC</code> reader - Channel Compare Value\nChannel n Compare Value\nField <code>CC</code> writer - Channel Compare Value\nRegister <code>CC[%s]</code> reader\nRegister <code>CC[%s]</code> writer\nBits 0:15 - Channel Compare Value\nBits 0:15 - Channel Compare Value\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>CCBUF</code> reader - Channel Compare Buffer Value\nChannel Compare Buffer Value\nField <code>CCBUF</code> writer - Channel Compare Buffer Value\nRegister <code>CCBUF[%s]</code> reader\nRegister <code>CCBUF[%s]</code> writer\nBits 0:15 - Channel Compare Buffer Value\nBits 0:15 - Channel Compare Buffer Value\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>COUNT</code> reader - Counter Value\nCounter Value\nField <code>COUNT</code> writer - Counter Value\nRegister <code>COUNT</code> reader\nRegister <code>COUNT</code> writer\nBits 0:15 - Counter Value\nBits 0:15 - Counter Value\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>ALOCK</code> reader - Auto Lock\nField <code>ALOCK</code> writer - Auto Lock\nField <code>ANGULAR</code> reader - Angular Counter Length\nField <code>ANGULAR</code> writer - Angular Counter Length\n4: Auto correction mode\nField <code>CONF</code> reader - PDEC Configuration\nField <code>CONF</code> writer - PDEC Configuration\nPDEC Configuration\n2: COUNTER operating mode\nControl A\nField <code>ENABLE</code> reader - Enable\nField <code>ENABLE</code> writer - Enable\n1: HALL operating mode\nField <code>MAXCMP</code> reader - Maximum Consecutive Missing Pulses\nField <code>MAXCMP</code> writer - Maximum Consecutive Missing Pulses\nField <code>MODE</code> reader - Operation Mode\nField <code>MODE</code> writer - Operation Mode\nOperation Mode\nField <code>PEREN</code> reader - Period Enable\nField <code>PEREN</code> writer - Period Enable\nField <code>PINEN0</code> reader - PDEC Input From Pin 0 Enable\nField <code>PINEN0</code> writer - PDEC Input From Pin 0 Enable\nField <code>PINEN1</code> reader - PDEC Input From Pin 1 Enable\nField <code>PINEN1</code> writer - PDEC Input From Pin 1 Enable\nField <code>PINEN2</code> reader - PDEC Input From Pin 2 Enable\nField <code>PINEN2</code> writer - PDEC Input From Pin 2 Enable\nField <code>PINVEN0</code> reader - IO Pin 0 Invert Enable\nField <code>PINVEN0</code> writer - IO Pin 0 Invert Enable\nField <code>PINVEN1</code> reader - IO Pin 1 Invert Enable\nField <code>PINVEN1</code> writer - IO Pin 1 Invert Enable\nField <code>PINVEN2</code> reader - IO Pin 2 Invert Enable\nField <code>PINVEN2</code> writer - IO Pin 2 Invert Enable\n0: QDEC operating mode\nRegister <code>CTRLA</code> reader\nField <code>RUNSTDBY</code> reader - Run in Standby\nField <code>RUNSTDBY</code> writer - Run in Standby\nField <code>SWAP</code> reader - PDEC Phase A and B Swap\nField <code>SWAP</code> writer - PDEC Phase A and B Swap\nField <code>SWRST</code> reader - Software Reset\nField <code>SWRST</code> writer - Software Reset\nRegister <code>CTRLA</code> writer\n2: Decoder direction\n3: Secure decoder direction\n0: Quadrature decoder direction\n1: Secure Quadrature decoder direction\nBit 11 - Auto Lock\nBit 11 - Auto Lock\nBits 24:26 - Angular Counter Length\nBits 24:26 - Angular Counter Length\nAuto correction mode\nBits 8:10 - PDEC Configuration\nBits 8:10 - PDEC Configuration\nCOUNTER operating mode\nBit 1 - Enable\nBit 1 - Enable\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nHALL operating mode\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nAuto correction mode\nCOUNTER operating mode\nHALL operating mode\nQDEC operating mode\nDecoder direction\nSecure decoder direction\nQuadrature decoder direction\nSecure Quadrature decoder direction\nBits 28:31 - Maximum Consecutive Missing Pulses\nBits 28:31 - Maximum Consecutive Missing Pulses\nBits 2:3 - Operation Mode\nBits 2:3 - Operation Mode\nBit 15 - Period Enable\nBit 15 - Period Enable\nBit 16 - PDEC Input From Pin 0 Enable\nBit 16 - PDEC Input From Pin 0 Enable\nBit 17 - PDEC Input From Pin 1 Enable\nBit 17 - PDEC Input From Pin 1 Enable\nBit 18 - PDEC Input From Pin 2 Enable\nBit 18 - PDEC Input From Pin 2 Enable\nBit 20 - IO Pin 0 Invert Enable\nBit 20 - IO Pin 0 Invert Enable\nBit 21 - IO Pin 1 Invert Enable\nBit 21 - IO Pin 1 Invert Enable\nBit 22 - IO Pin 2 Invert Enable\nBit 22 - IO Pin 2 Invert Enable\nQDEC operating mode\nBit 6 - Run in Standby\nBit 6 - Run in Standby\nBit 14 - PDEC Phase A and B Swap\nBit 14 - PDEC Phase A and B Swap\nBit 0 - Software Reset\nBit 0 - Software Reset\nGet enumerated values variant\nGet enumerated values variant\nDecoder direction\nSecure decoder direction\nQuadrature decoder direction\nSecure Quadrature decoder direction\nField <code>CMD</code> reader - Command\nField <code>CMD</code> writer - Command\nCommand\nControl B Clear\nField <code>LUPD</code> reader - Lock Update\nField <code>LUPD</code> writer - Lock Update\n0: No action\nRegister <code>CTRLBCLR</code> reader\n3: Force a read synchronization of COUNT\n1: Force a counter restart or retrigger\n4: Start QDEC/HALL\n5: Stop QDEC/HALL\n2: Force update of double buffered registers\nRegister <code>CTRLBCLR</code> writer\nBits 5:7 - Command\nBits 5:7 - Command\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nNo action\nForce a read synchronization of COUNT\nForce a counter restart or retrigger\nStart QDEC/HALL\nStop QDEC/HALL\nForce update of double buffered registers\nBit 1 - Lock Update\nBit 1 - Lock Update\nNo action\nForce a read synchronization of COUNT\nForce a counter restart or retrigger\nStart QDEC/HALL\nStop QDEC/HALL\nForce update of double buffered registers\nGet enumerated values variant\nField <code>CMD</code> reader - Command\nField <code>CMD</code> writer - Command\nCommand\nControl B Set\nField <code>LUPD</code> reader - Lock Update\nField <code>LUPD</code> writer - Lock Update\n0: No action\nRegister <code>CTRLBSET</code> reader\n3: Force a read synchronization of COUNT\n1: Force a counter restart or retrigger\n4: Start QDEC/HALL\n5: Stop QDEC/HALL\n2: Force update of double buffered registers\nRegister <code>CTRLBSET</code> writer\nBits 5:7 - Command\nBits 5:7 - Command\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nNo action\nForce a read synchronization of COUNT\nForce a counter restart or retrigger\nStart QDEC/HALL\nStop QDEC/HALL\nForce update of double buffered registers\nBit 1 - Lock Update\nBit 1 - Lock Update\nNo action\nForce a read synchronization of COUNT\nForce a counter restart or retrigger\nStart QDEC/HALL\nStop QDEC/HALL\nForce update of double buffered registers\nGet enumerated values variant\nDebug Control\nField <code>DBGRUN</code> reader - Debug Run Mode\nField <code>DBGRUN</code> writer - Debug Run Mode\nRegister <code>DBGCTRL</code> reader\nRegister <code>DBGCTRL</code> writer\nBit 0 - Debug Run Mode\nBit 0 - Debug Run Mode\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\n2: Count on event\nField <code>DIREO</code> reader - Direction Output Event Enable\nField <code>DIREO</code> writer - Direction Output Event Enable\nField <code>ERREO</code> reader - Error Output Event Enable\nField <code>ERREO</code> writer - Error Output Event Enable\nField <code>EVACT</code> reader - Event Action\nField <code>EVACT</code> writer - Event Action\nEvent Action\nEvent Control\nField <code>EVEI</code> reader - Event Input Enable\nField <code>EVEI</code> writer - Event Input Enable\nField <code>EVINV</code> reader - Inverted Event Input Enable\nField <code>EVINV</code> writer - Inverted Event Input Enable\nField <code>MCEO0</code> reader - Match Channel 0 Event Output Enable\nField <code>MCEO0</code> writer - Match Channel 0 Event Output Enable\nField <code>MCEO1</code> reader - Match Channel 1 Event Output Enable\nField <code>MCEO1</code> writer - Match Channel 1 Event Output Enable\n0: Event action disabled\nField <code>OVFEO</code> reader - Overflow/Underflow Output Event Enable\nField <code>OVFEO</code> writer - Overflow/Underflow Output Event Enable\nRegister <code>EVCTRL</code> reader\n1: Start, restart or retrigger on event\nField <code>VLCEO</code> reader - Velocity Output Event Enable\nField <code>VLCEO</code> writer - Velocity Output Event Enable\nRegister <code>EVCTRL</code> writer\nCount on event\nBit 10 - Direction Output Event Enable\nBit 10 - Direction Output Event Enable\nBit 9 - Error Output Event Enable\nBit 9 - Error Output Event Enable\nBits 0:1 - Event Action\nBits 0:1 - Event Action\nBits 5:7 - Event Input Enable\nBits 5:7 - Event Input Enable\nBits 2:4 - Inverted Event Input Enable\nBits 2:4 - Inverted Event Input Enable\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCount on event\nEvent action disabled\nStart, restart or retrigger on event\nBit 12 - Match Channel 0 Event Output Enable\nBit 12 - Match Channel 0 Event Output Enable\nBit 13 - Match Channel 1 Event Output Enable\nBit 13 - Match Channel 1 Event Output Enable\nEvent action disabled\nBit 8 - Overflow/Underflow Output Event Enable\nBit 8 - Overflow/Underflow Output Event Enable\nStart, restart or retrigger on event\nGet enumerated values variant\nBit 11 - Velocity Output Event Enable\nBit 11 - Velocity Output Event Enable\nField <code>FILTER</code> reader - Filter Value\nFilter Value\nField <code>FILTER</code> writer - Filter Value\nRegister <code>FILTER</code> reader\nRegister <code>FILTER</code> writer\nBits 0:7 - Filter Value\nBits 0:7 - Filter Value\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>FILTERBUF</code> reader - Filter Buffer Value\nFilter Buffer Value\nField <code>FILTERBUF</code> writer - Filter Buffer Value\nRegister <code>FILTERBUF</code> reader\nRegister <code>FILTERBUF</code> writer\nBits 0:7 - Filter Buffer Value\nBits 0:7 - Filter Buffer Value\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>DIR</code> reader - Direction Interrupt Disable\nField <code>DIR</code> writer - Direction Interrupt Disable\nField <code>ERR</code> reader - Error Interrupt Disable\nField <code>ERR</code> writer - Error Interrupt Disable\nInterrupt Enable Clear\nField <code>MC0</code> reader - Channel 0 Compare Match Disable\nField <code>MC0</code> writer - Channel 0 Compare Match Disable\nField <code>MC1</code> reader - Channel 1 Compare Match Disable\nField <code>MC1</code> writer - Channel 1 Compare Match Disable\nField <code>OVF</code> reader - Overflow/Underflow Interrupt Disable\nField <code>OVF</code> writer - Overflow/Underflow Interrupt Disable\nRegister <code>INTENCLR</code> reader\nField <code>VLC</code> reader - Velocity Interrupt Disable\nField <code>VLC</code> writer - Velocity Interrupt Disable\nRegister <code>INTENCLR</code> writer\nBit 2 - Direction Interrupt Disable\nBit 2 - Direction Interrupt Disable\nBit 1 - Error Interrupt Disable\nBit 1 - Error Interrupt Disable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Channel 0 Compare Match Disable\nBit 4 - Channel 0 Compare Match Disable\nBit 5 - Channel 1 Compare Match Disable\nBit 5 - Channel 1 Compare Match Disable\nBit 0 - Overflow/Underflow Interrupt Disable\nBit 0 - Overflow/Underflow Interrupt Disable\nBit 3 - Velocity Interrupt Disable\nBit 3 - Velocity Interrupt Disable\nField <code>DIR</code> reader - Direction Interrupt Enable\nField <code>DIR</code> writer - Direction Interrupt Enable\nField <code>ERR</code> reader - Error Interrupt Enable\nField <code>ERR</code> writer - Error Interrupt Enable\nInterrupt Enable Set\nField <code>MC0</code> reader - Channel 0 Compare Match Enable\nField <code>MC0</code> writer - Channel 0 Compare Match Enable\nField <code>MC1</code> reader - Channel 1 Compare Match Enable\nField <code>MC1</code> writer - Channel 1 Compare Match Enable\nField <code>OVF</code> reader - Overflow/Underflow Interrupt Enable\nField <code>OVF</code> writer - Overflow/Underflow Interrupt Enable\nRegister <code>INTENSET</code> reader\nField <code>VLC</code> reader - Velocity Interrupt Enable\nField <code>VLC</code> writer - Velocity Interrupt Enable\nRegister <code>INTENSET</code> writer\nBit 2 - Direction Interrupt Enable\nBit 2 - Direction Interrupt Enable\nBit 1 - Error Interrupt Enable\nBit 1 - Error Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Channel 0 Compare Match Enable\nBit 4 - Channel 0 Compare Match Enable\nBit 5 - Channel 1 Compare Match Enable\nBit 5 - Channel 1 Compare Match Enable\nBit 0 - Overflow/Underflow Interrupt Enable\nBit 0 - Overflow/Underflow Interrupt Enable\nBit 3 - Velocity Interrupt Enable\nBit 3 - Velocity Interrupt Enable\nField <code>DIR</code> reader - Direction Change\nField <code>DIR</code> writer - Direction Change\nField <code>ERR</code> reader - Error\nField <code>ERR</code> writer - Error\nInterrupt Flag Status and Clear\nField <code>MC0</code> reader - Channel 0 Compare Match\nField <code>MC0</code> writer - Channel 0 Compare Match\nField <code>MC1</code> reader - Channel 1 Compare Match\nField <code>MC1</code> writer - Channel 1 Compare Match\nField <code>OVF</code> reader - Overflow/Underflow\nField <code>OVF</code> writer - Overflow/Underflow\nRegister <code>INTFLAG</code> reader\nField <code>VLC</code> reader - Velocity\nField <code>VLC</code> writer - Velocity\nRegister <code>INTFLAG</code> writer\nBit 2 - Direction Change\nBit 2 - Direction Change\nBit 1 - Error\nBit 1 - Error\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Channel 0 Compare Match\nBit 4 - Channel 0 Compare Match\nBit 5 - Channel 1 Compare Match\nBit 5 - Channel 1 Compare Match\nBit 0 - Overflow/Underflow\nBit 0 - Overflow/Underflow\nBit 3 - Velocity\nBit 3 - Velocity\n0: No division\n10: Divide by 1024\n7: Divide by 128\n4: Divide by 16\n1: Divide by 2\n8: Divide by 256\n5: Divide by 32\n2: Divide by 4\n9: Divide by 512\n6: Divide by 64\n3: Divide by 8\nField <code>PRESC</code> reader - Prescaler Value\nPrescaler Value\nField <code>PRESC</code> writer - Prescaler Value\nPrescaler Value\nRegister <code>PRESC</code> reader\nRegister <code>PRESC</code> writer\nNo division\nDivide by 1024\nDivide by 128\nDivide by 16\nDivide by 2\nDivide by 256\nDivide by 32\nDivide by 4\nDivide by 512\nDivide by 64\nDivide by 8\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nNo division\nDivide by 1024\nDivide by 128\nDivide by 16\nDivide by 2\nDivide by 256\nDivide by 32\nDivide by 4\nDivide by 512\nDivide by 64\nDivide by 8\nBits 0:3 - Prescaler Value\nBits 0:3 - Prescaler Value\nGet enumerated values variant\n0: No division\n10: Divide by 1024\n7: Divide by 128\n4: Divide by 16\n1: Divide by 2\n8: Divide by 256\n5: Divide by 32\n2: Divide by 4\n9: Divide by 512\n6: Divide by 64\n3: Divide by 8\nField <code>PRESCBUF</code> reader - Prescaler Buffer Value\nPrescaler Buffer Value\nField <code>PRESCBUF</code> writer - Prescaler Buffer Value\nPrescaler Buffer Value\nRegister <code>PRESCBUF</code> reader\nRegister <code>PRESCBUF</code> writer\nNo division\nDivide by 1024\nDivide by 128\nDivide by 16\nDivide by 2\nDivide by 256\nDivide by 32\nDivide by 4\nDivide by 512\nDivide by 64\nDivide by 8\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nNo division\nDivide by 1024\nDivide by 128\nDivide by 16\nDivide by 2\nDivide by 256\nDivide by 32\nDivide by 4\nDivide by 512\nDivide by 64\nDivide by 8\nBits 0:3 - Prescaler Buffer Value\nBits 0:3 - Prescaler Buffer Value\nGet enumerated values variant\nField <code>CCBUFV0</code> reader - Compare Channel 0 Buffer Valid\nField <code>CCBUFV0</code> writer - Compare Channel 0 Buffer Valid\nField <code>CCBUFV1</code> reader - Compare Channel 1 Buffer Valid\nField <code>CCBUFV1</code> writer - Compare Channel 1 Buffer Valid\nField <code>DIR</code> reader - Direction Status Flag\nField <code>DIR</code> writer - Direction Status Flag\nField <code>FILTERBUFV</code> reader - Filter Buffer Valid\nField <code>FILTERBUFV</code> writer - Filter Buffer Valid\nField <code>HERR</code> reader - Hall Error Flag\nField <code>HERR</code> writer - Hall Error Flag\nField <code>IDXERR</code> reader - Index Error Flag\nField <code>IDXERR</code> writer - Index Error Flag\nField <code>MPERR</code> reader - Missing Pulse Error flag\nField <code>MPERR</code> writer - Missing Pulse Error flag\nField <code>PRESCBUFV</code> reader - Prescaler Buffer Valid\nField <code>PRESCBUFV</code> writer - Prescaler Buffer Valid\nField <code>QERR</code> reader - Quadrature Error Flag\nField <code>QERR</code> writer - Quadrature Error Flag\nRegister <code>STATUS</code> reader\nStatus\nField <code>STOP</code> reader - Stop\nField <code>STOP</code> writer - Stop\nRegister <code>STATUS</code> writer\nField <code>WINERR</code> reader - Window Error Flag\nField <code>WINERR</code> writer - Window Error Flag\nBit 12 - Compare Channel 0 Buffer Valid\nBit 12 - Compare Channel 0 Buffer Valid\nBit 13 - Compare Channel 1 Buffer Valid\nBit 13 - Compare Channel 1 Buffer Valid\nBit 7 - Direction Status Flag\nBit 7 - Direction Status Flag\nBit 9 - Filter Buffer Valid\nBit 9 - Filter Buffer Valid\nReturns the argument unchanged.\nBit 5 - Hall Error Flag\nBit 5 - Hall Error Flag\nBit 1 - Index Error Flag\nBit 1 - Index Error Flag\nCalls <code>U::from(self)</code>.\nBit 2 - Missing Pulse Error flag\nBit 2 - Missing Pulse Error flag\nBit 8 - Prescaler Buffer Valid\nBit 8 - Prescaler Buffer Valid\nBit 0 - Quadrature Error Flag\nBit 0 - Quadrature Error Flag\nBit 6 - Stop\nBit 6 - Stop\nBit 4 - Window Error Flag\nBit 4 - Window Error Flag\nField <code>CC0</code> reader - Compare Channel 0 Synchronization Busy\nField <code>CC1</code> reader - Compare Channel 1 Synchronization Busy\nField <code>COUNT</code> reader - Count Synchronization Busy\nField <code>CTRLB</code> reader - Control B Synchronization Busy\nField <code>ENABLE</code> reader - Enable Synchronization Busy\nField <code>FILTER</code> reader - Filter Synchronization Busy\nField <code>PRESC</code> reader - Prescaler Synchronization Busy\nRegister <code>SYNCBUSY</code> reader\nField <code>STATUS</code> reader - Status Synchronization Busy\nField <code>SWRST</code> reader - Software Reset Synchronization Busy\nSynchronization Status\nBit 7 - Compare Channel 0 Synchronization Busy\nBit 8 - Compare Channel 1 Synchronization Busy\nBit 6 - Count Synchronization Busy\nBit 2 - Control B Synchronization Busy\nBit 1 - Enable Synchronization Busy\nBit 5 - Filter Synchronization Busy\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Prescaler Synchronization Busy\nBit 3 - Status Synchronization Busy\nBit 0 - Software Reset Synchronization Busy\nBKUPCFG (rw) register accessor: Backup Configuration\nCTRLA (rw) register accessor: Control A\nHIBCFG (rw) register accessor: Hibernate Configuration\nINTENCLR (rw) register accessor: Interrupt Enable Clear\nINTENSET (rw) register accessor: Interrupt Enable Set\nINTFLAG (rw) register accessor: Interrupt Flag Status and …\nPWSAKDLY (rw) register accessor: Power Switch Acknowledge …\nRegister block\nSLEEPCFG (rw) register accessor: Sleep Configuration\nSTDBYCFG (rw) register accessor: Standby Configuration\nBackup Configuration\n0x0a - Backup Configuration\nControl A\n0x00 - Control A\nReturns the argument unchanged.\nHibernate Configuration\n0x09 - Hibernate Configuration\nInterrupt Enable Clear\n0x04 - Interrupt Enable Clear\nInterrupt Enable Set\n0x05 - Interrupt Enable Set\nInterrupt Flag Status and Clear\n0x06 - Interrupt Flag Status and Clear\nCalls <code>U::from(self)</code>.\nPower Switch Acknowledge Delay\n0x12 - Power Switch Acknowledge Delay\nSleep Configuration\n0x01 - Sleep Configuration\nStandby Configuration\n0x08 - Standby Configuration\nBackup Configuration\nField <code>BRAMCFG</code> reader - Ram Configuration\nField <code>BRAMCFG</code> writer - Ram Configuration\nRam Configuration\n2: All the backup RAM is turned OFF\n1: Only the first 4Kbytes of the backup RAM is retained\nRegister <code>BKUPCFG</code> reader\n0: All the backup RAM is retained\nRegister <code>BKUPCFG</code> writer\nBits 0:1 - Ram Configuration\nBits 0:1 - Ram Configuration\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nAll the backup RAM is turned OFF\nOnly the first 4Kbytes of the backup RAM is retained\nAll the backup RAM is retained\nAll the backup RAM is turned OFF\nOnly the first 4Kbytes of the backup RAM is retained\nAll the backup RAM is retained\nGet enumerated values variant\nControl A\nField <code>IORET</code> reader - I/O Retention\nField <code>IORET</code> writer - I/O Retention\nRegister <code>CTRLA</code> reader\nRegister <code>CTRLA</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - I/O Retention\nBit 2 - I/O Retention\nField <code>BRAMCFG</code> reader - Backup Ram Configuration\nField <code>BRAMCFG</code> writer - Backup Ram Configuration\nBackup Ram Configuration\nHibernate Configuration\n2: All the system RAM is turned OFF\n2: All the backup RAM is turned OFF\n1: Only the first 32Kbytes of the system RAM is retained\n1: Only the first 4Kbytes of the backup RAM is retained")