# ðŸ“˜ Day 2 â€” Timing Libraries, Hierarchical vs Flat Synthesis, and Flip-Flop Coding Styles

This README explains what I learned in **Day-2 of the Sky130 RTL Design and Synthesis Workshop**.  
---
## ðŸ”¹ 1. Introduction to Timing Libraries

### ðŸ“– What are timing libraries?
In digital VLSI, **timing libraries (`.lib` files)** describe how standard cells (AND, OR, INV, DFF, etc.) behave in silicon.  
They provide:

- **Function** â†’ Boolean logic (`(A & B)`, `(~A)`).  
- **Timing** â†’ propagation delays and transition times.  
- **Power** â†’ leakage power and internal switching energy.  
- **Area** â†’ how much silicon the cell occupies.  
- **Pins** â†’ capacitance, direction, related power/ground.  

ðŸ“Œ Without these, synthesis tools like Yosys cannot map RTL into real gates.

---

### âš¡ Why do we need multiple `.lib` files?

Each `.lib` is characterized at a **PVT corner**:

- **Process** â†’ silicon variations (slow, typical, fast).  
- **Voltage** â†’ operating supply (e.g., 1.8 V).  
- **Temperature** â†’ environment (e.g., 25 Â°C, 125 Â°C).  

Example file:  
```

sky130\_fd\_sc\_hd\_\_tt\_025C\_1v80.lib

````
![sky130\_fd\_sc\_hd\_\_tt\_025C\_1v80.lib](screenshots/lib.png)


- `tt` â†’ typical process  
- `025C` â†’ 25 Â°C  
- `1v80` â†’ 1.8 V supply  

ðŸ“Œ Tools use these libraries to ensure our chip works across all realistic conditions.

---

### ðŸ“‚ Inside a `.lib` file

**Header section:**
```text
technology("cmos");
delay_model : "table_lookup";
time_unit : "1ns";
voltage_unit : "1V";
leakage_power_unit : "1nW";
capacitive_load_unit(1.0, "pf");
````

Defines technology, delay model, and measurement units.

**Operating conditions:**

```text
operating_conditions("tt_025C_1v80") {
  voltage : 1.8;
  process : 1.0;
  temperature : 25;
}
```

States the PVT corner.

**Cell definition:**

```text
cell ("sky130_fd_sc_hd__and2_0") {
   area : 6.25;
   pin("A") { direction: input; capacitance: 0.002; }
   pin("B") { direction: input; capacitance: 0.002; }
   pin("X") { direction: output; function: "(A&B)"; }
   timing() { cell_rise {...} cell_fall {...} }
}
```

* **Function:** `X = A & B`
* **Area:** 6.25 (ÂµmÂ²)
* **Timing:** lookup tables for delays and output slews

---

### ðŸ”Ž Comparing cells

* `and2_0` â†’ weaker drive, smaller area, higher delay
* `and2_1` â†’ stronger drive, larger area, lower delay

ðŸ“Œ **Takeaway:** `.lib` files are the **datasheets of standard cells**. They let us balance **area, power, and speed**.

---

## ðŸ”¹ 2. Hierarchical vs Flat Synthesis

### ðŸ“– What exactly is Hierarchical vs Flat Synthesis?

When we write RTL, we often use **submodules** to organize logic.

Example:

```verilog
module sub_module1(input a,b,output y);
    assign y = a & b;
endmodule

module sub_module2(input a,b,output y);
    assign y = a | b;
endmodule

module multiple_modules(input a,b,c,output y);
    wire net1;
    sub_module1 u1(.a(a),.b(b),.y(net1));
    sub_module2 u2(.a(net1),.b(c),.y(y));
endmodule
```

Here:

$$
y = (a \cdot b) + c
$$

---

### Hierarchical synthesis

* Keeps `u1` and `u2` visible in the netlist.
* Easy to trace back to RTL.
* Faster compile for big designs.
* Limited optimizations across module boundaries.
---

### Flattened synthesis

* Submodules are collapsed into a single module.
* Enables global optimizations.
* Harder to debug because original structure is lost.

---

### ðŸ”„ Tabular Comparison

| Aspect       | Hierarchical  | Flattened            |
| ------------ | ------------- | -------------------- |
| Structure    | Preserved     | Collapsed            |
| Optimization | Local         | Global               |
| Debugging    | Easier        | Harder               |
| Runtime      | Faster        | Slower               |
| Use case     | Modular flows | Maximum optimization |

---

### ðŸ§ª Examples We Used to Verify Hierarchical vs Flat Synthesis

**Design used:** `multiple_modules.v` (code shown above)

---
![multiple_modules](screenshots/multiple_modules.png)

âœ… **Step 1: Hierarchical Synthesis**

```yosys
read_verilog multiple_modules.v
read_liberty -lib sky130_fd_sc_hd__tt_025C_1v80.lib
synth -top multiple_modules
show
```

**Result:**

* The netlist still shows submodules (`u1`, `u2`).
* Each corresponds to one RTL submodule.

![hier](screenshots/hier.png)

---

âœ… **Step 2: Flattened Synthesis**

```yosys
flatten
show
```

**Result:**

* The submodules disappear.
* Instead, Sky130 standard cells are visible:

  * `sky130_fd_sc_hd__and2_0` (for AND)
  * `sky130_fd_sc_hd__or2_0` (for OR, sometimes replaced by isolation cell)

![flat](screenshots/flat.png)

---

âœ… **Step 3: Verification with Truth Table**

We confirmed the flattened netlist produces the same output.

\| a | b | c | y = (a\&b)|c |
\|---|---|---|--------------|
\| 0 | 0 | 0 |       0      |
\| 0 | 0 | 1 |       1      |
\| 0 | 1 | 0 |       0      |
\| 0 | 1 | 1 |       1      |
\| 1 | 0 | 0 |       0      |
\| 1 | 0 | 1 |       1      |
\| 1 | 1 | 0 |       1      |
\| 1 | 1 | 1 |       1      |

**Testbench snippet:**

```verilog
for (i=0; i<8; i=i+1) begin
  {a,b,c} = i; #1;
  $display("%b %b %b -> %b", a,b,c,y);
end
```
ðŸ“Œ **Summary of Example**

1. RTL synthesized hierarchically â†’ saw `u1` and `u2`.
2. Flattened â†’ saw only Sky130 standard cells (`and2_0`, `or2_0`).
3. Simulated â†’ verified truth table correctness.

---

## ðŸ”¹ 3. Flip-Flop Coding Styles & Glitch Avoidance

### ðŸ“– Why Flops?

* Purely combinational logic can glitch because signals arrive at different times.
* Example: `(a&b)|c` may briefly output `0` when inputs change.
* **Flip-flops** stabilize signals by updating only on clock edges.

ðŸ“Œ **Rule:** Reliable synchronous circuits follow â†’ combinational â†’ flop â†’ combinational â†’ flop.

---

#### 1. DFF with Asynchronous Reset

```verilog
module dff_asyncres(input clk, input async_reset, input d, output reg q);
  always @(posedge clk, posedge async_reset)
    if (async_reset)
      q <= 1'b0;
    else
      q <= d;
endmodule
```
ðŸ“· Asynchronous Reset DFF synthesized in Yosys:
![Asynchronous Reset DFF Netlist](screenshots/asyncres_sim.png)


Reset works immediately, regardless of clock.

---

#### 2. DFF with Asynchronous Set

```verilog
module dff_asyncset(input clk, input async_set, input d, output reg q);
  always @(posedge clk, posedge async_set)
    if (async_set)
      q <= 1'b1;
    else
      q <= d;
endmodule
```
ðŸ“· Asynchronous Set DFF synthesized in Yosys:
![Asynchronous Set DFF Netlist](screenshots/asyncset_sym.png)
Set works immediately, regardless of clock.

---

#### 3. DFF with Synchronous Reset

```verilog
module dff_syncres(input clk, input sync_reset, input d, output reg q);
  always @(posedge clk)
    if (sync_reset)
      q <= 1'b0;
    else
      q <= d;
endmodule
```
ðŸ“· Synchronous Reset DFF synthesized in Yosys:
![Synchronous Reset DFF Netlist](screenshots/syncres_sim.png)
Reset works only on the next clock edge.

---

### ðŸ–¥ï¸ Simulation Results

* **Async Reset** â†’ Q goes low immediately.
* **Async Set** â†’ Q goes high immediately.
* **Sync Reset** â†’ Q goes low only on next rising clock.

![Async Reset Simulation Results](screenshots/asyncres.png)
![Async Set Simulation Results](screenshots/asyncset.png)
![Sync Reset Simulation Results](screenshots/syncres.png)

---

### ðŸ› ï¸ Synthesis of Flops (Yosys)

Example for async reset:

```yosys
read_verilog dff_asyncres.v
read_liberty -lib sky130_fd_sc_hd__tt_025C_1v80.lib
synth -top dff_asyncres
dfflibmap -liberty sky130_fd_sc_hd__tt_025C_1v80.lib
abc -liberty sky130_fd_sc_hd__tt_025C_1v80.lib
show
```

ðŸ“Œ Result: RTL flops mapped to **sequential cells** in the Sky130 library.

---

### ðŸ“Œ Summary of Verification

| Flop Type       | Simulation Observation                  | Netlist Mapping                         |
| --------------- | --------------------------------------- | --------------------------------------- |
| Async Reset DFF | Output clears immediately on reset high | Sky130 DFF cell with reset pin          |
| Async Set DFF   | Output sets immediately on set high     | Sky130 DFF cell with set pin            |
| Sync Reset DFF  | Output clears only at clock edge        | DFF cell with logic mapped into D-input |

---

## ðŸ”¹ 4. Special Case RTL Optimizations

### ðŸ“– Theory
In digital design, some arithmetic operations can be greatly simplified because of how **binary numbers work**.  
- Multiplying by a **power of two** is just a **left shift** (append zeros).  
- Multiplying by certain constants can be rewritten into **shift + add** operations.

ðŸ“Œ These optimizations save **hardware area and power**, since no real multiplier logic is needed â€” only rewiring.

---

### ðŸ§ª Examples We Used

#### Example 1: Multiply by 2
```verilog
module mul2(a, y);
  input  [2:0] a;
  output [3:0] y;

  assign y = { a, 1'h0 };  // append one zero
endmodule
````

* If `a = 101 (5)`, then `y = 1010 (10)` â†’ exactly `a * 2`.
* Yosys confirms that the result is just `a` followed by a `0`.
ðŸ“· Optimization Example 1: Multiply by 2
![Multiply by 2 â€” RTL optimization](screenshots/mul2.png)
---

#### Example 2: Multiply by 9 (8 + 1)

$$
a \times 9 = a \times (8+1) = (a \ll 3) + a
$$

```verilog
module mult8(a, y); 
  input  [2:0] a; 
  output [5:0] y;

  assign y = { a, a };  // replicate 'a'
endmodule
```

* Here, `y` is simply `a` concatenated with itself.
* No multiplier needed â€” logic is implemented by wiring.
ðŸ“· Optimization Example 2: Multiply by 8/9
![Multiply by 8 (shift + add) â€” RTL optimization](screenshots/mul8.png)
---

### ðŸ“Œ Takeaway

* Multiplication by 2â¿ â†’ append `n` zeros (shift-left).
* Multiplication by other constants (like 9) â†’ break into shift + add.
* Tools like Yosys automatically apply these optimizations.

---

## âœ… Conclusion for Day 2

Today I learned to connect **theory** with **practical synthesis flows**:

1. **Timing Libraries** (`.lib`):

   * How cells are described with function, timing, area, and power.
   * How PVT (Process, Voltage, Temperature) corners affect design.

2. **Hierarchical vs Flat Synthesis**:

   * Hierarchical keeps submodules, easier to debug.
   * Flat collapses everything, enabling global optimization.
   * Verified with the `multiple_modules` example and truth table simulation.

3. **Flip-Flop Coding Styles**:

   * Asynchronous reset, asynchronous set, synchronous reset.
   * Simulated and synthesized each one, saw how they map to Sky130 sequential cells.
   * Learned why flops are needed to avoid glitches.

4. **Special RTL Optimizations**:

   * Multiplication by powers of two or constants can often be replaced by rewiring.
   * Saves hardware resources and improves efficiency.

---

ðŸ“Œ **Big Picture:**
By the end of Day-2, I can now:

* Read and interpret Sky130 timing libraries.
* Understand and control synthesis hierarchy.
* Write and verify different flip-flop styles.
* Recognize common RTL optimizations that synthesis tools perform.

This foundation prepares me for more advanced synthesis, mapping, and timing analysis in the next labs.
