/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  reg [6:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [22:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  wire [18:0] celloutsig_0_34z;
  wire [22:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [26:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = { in_data[156:155], celloutsig_1_0z } + { celloutsig_1_5z[11], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_29z = celloutsig_0_13z[15:7] + celloutsig_0_4z[12:4];
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_4z } & { in_data[67:61], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_16z = { in_data[34], celloutsig_0_14z, celloutsig_0_2z } & { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_1z[6:1], celloutsig_0_1z[1], celloutsig_0_21z, celloutsig_0_0z } & { celloutsig_0_14z[2:0], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_29z };
  assign celloutsig_0_7z = in_data[27:24] >= { celloutsig_0_4z[13:11], celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z[3:1], celloutsig_0_8z[1], celloutsig_0_0z } >= { celloutsig_0_4z[13], celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_8z[3:2], celloutsig_0_8z[4:1], celloutsig_0_8z[1] } >= { celloutsig_0_12z[6:1], celloutsig_0_5z };
  assign celloutsig_0_21z = in_data[38:30] >= in_data[81:73];
  assign celloutsig_0_28z = { celloutsig_0_12z[2], celloutsig_0_2z, celloutsig_0_14z } && celloutsig_0_4z[11:3];
  assign celloutsig_0_5z = celloutsig_0_1z[3] & ~(celloutsig_0_0z);
  assign celloutsig_0_70z = celloutsig_0_15z[1] & ~(celloutsig_0_36z[3]);
  assign celloutsig_1_18z = celloutsig_1_9z[9] & ~(celloutsig_1_7z[3]);
  assign celloutsig_1_19z = celloutsig_1_8z & ~(celloutsig_1_11z[1]);
  assign celloutsig_0_20z = celloutsig_0_7z & ~(celloutsig_0_1z[4]);
  assign celloutsig_1_11z = celloutsig_1_6z[2] ? in_data[155:153] : celloutsig_1_7z[3:1];
  assign celloutsig_0_26z = celloutsig_0_19z ? { celloutsig_0_16z[7:4], celloutsig_0_15z, celloutsig_0_4z } : { celloutsig_0_18z[13:1], celloutsig_0_25z, celloutsig_0_5z };
  assign celloutsig_0_34z = celloutsig_0_11z[2] ? { in_data[19:14], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_8z[4:1], celloutsig_0_8z[1], celloutsig_0_28z, celloutsig_0_20z } : { celloutsig_0_26z[14], celloutsig_0_15z, celloutsig_0_8z[4:1], celloutsig_0_8z[1], celloutsig_0_24z, celloutsig_0_1z[6:1], celloutsig_0_1z[1], celloutsig_0_28z };
  assign celloutsig_1_5z = - { in_data[150:146], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_9z = - celloutsig_0_4z[4:1];
  assign celloutsig_0_12z = - { celloutsig_0_1z[6:1], celloutsig_0_1z[1] };
  assign celloutsig_0_15z = - celloutsig_0_13z[12:9];
  assign celloutsig_0_25z = - { in_data[26:24], celloutsig_0_17z };
  assign celloutsig_1_0z = ~ in_data[161:159];
  assign celloutsig_1_1z = ~ { in_data[182:159], celloutsig_1_0z };
  assign celloutsig_1_3z = ~ in_data[148:146];
  assign celloutsig_1_6z = ~ celloutsig_1_5z[11:3];
  assign celloutsig_0_11z = ~ { celloutsig_0_1z[5], celloutsig_0_6z };
  assign celloutsig_0_17z = ~ celloutsig_0_14z[5:0];
  assign celloutsig_0_18z = ~ { celloutsig_0_16z[8:4], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_36z = ~ { celloutsig_0_30z[12:0], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_1_8z = | { celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_24z = | { in_data[23:20], celloutsig_0_3z };
  assign celloutsig_0_2z = | { celloutsig_0_1z[6:1], in_data[30:29] };
  assign celloutsig_0_0z = ^ in_data[12:6];
  assign celloutsig_0_4z = in_data[44:30] >>> { in_data[13:10], celloutsig_0_1z[6:1], celloutsig_0_1z[1], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_2z } >>> in_data[42:40];
  assign celloutsig_0_3z = in_data[44:42] >>> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_71z = ~((celloutsig_0_16z[7] & celloutsig_0_34z[6]) | celloutsig_0_24z);
  assign celloutsig_1_2z = ~((in_data[179] & celloutsig_1_1z[2]) | celloutsig_1_1z[12]);
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_14z = { celloutsig_0_1z[6:1], celloutsig_0_1z[1] };
  assign celloutsig_0_1z[6:1] = ~ { in_data[44:40], celloutsig_0_0z };
  assign { celloutsig_0_8z[1], celloutsig_0_8z[4:2] } = ~ { celloutsig_0_7z, celloutsig_0_4z[3:1] };
  assign { celloutsig_1_9z[6], celloutsig_1_9z[14:7], celloutsig_1_9z[5:3] } = ~ { celloutsig_1_8z, celloutsig_1_6z[7:0], celloutsig_1_0z };
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign celloutsig_0_8z[0] = celloutsig_0_8z[1];
  assign celloutsig_1_9z[2:0] = celloutsig_1_9z[5:3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
