void\r\nnvc1_grctx_generate_attrib(struct nvc0_grctx *info)\r\n{\r\nstruct nvc0_graph_priv *priv = info->priv;\r\nconst struct nvc0_grctx_oclass *impl = nvc0_grctx_impl(priv);\r\nconst u32 alpha = impl->alpha_nr;\r\nconst u32 beta = impl->attrib_nr;\r\nconst u32 size = 0x20 * (impl->attrib_nr_max + impl->alpha_nr_max);\r\nconst u32 access = NV_MEM_ACCESS_RW;\r\nconst int s = 12;\r\nconst int b = mmio_vram(info, size * priv->tpc_total, (1 << s), access);\r\nconst int timeslice_mode = 1;\r\nconst int max_batches = 0xffff;\r\nu32 bo = 0;\r\nu32 ao = bo + impl->attrib_nr_max * priv->tpc_total;\r\nint gpc, tpc;\r\nmmio_refn(info, 0x418810, 0x80000000, s, b);\r\nmmio_refn(info, 0x419848, 0x10000000, s, b);\r\nmmio_wr32(info, 0x405830, (beta << 16) | alpha);\r\nmmio_wr32(info, 0x4064c4, ((alpha / 4) << 16) | max_batches);\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nfor (tpc = 0; tpc < priv->tpc_nr[gpc]; tpc++) {\r\nconst u32 a = alpha;\r\nconst u32 b = beta;\r\nconst u32 t = timeslice_mode;\r\nconst u32 o = TPC_UNIT(gpc, tpc, 0x500);\r\nmmio_skip(info, o + 0x20, (t << 28) | (b << 16) | ++bo);\r\nmmio_wr32(info, o + 0x20, (t << 28) | (b << 16) | --bo);\r\nbo += impl->attrib_nr_max;\r\nmmio_wr32(info, o + 0x44, (a << 16) | ao);\r\nao += impl->alpha_nr_max;\r\n}\r\n}\r\n}\r\nvoid\r\nnvc1_grctx_generate_unkn(struct nvc0_graph_priv *priv)\r\n{\r\nnv_mask(priv, 0x418c6c, 0x00000001, 0x00000001);\r\nnv_mask(priv, 0x41980c, 0x00000010, 0x00000010);\r\nnv_mask(priv, 0x419814, 0x00000004, 0x00000004);\r\nnv_mask(priv, 0x4064c0, 0x80000000, 0x80000000);\r\nnv_mask(priv, 0x405800, 0x08000000, 0x08000000);\r\nnv_mask(priv, 0x419c00, 0x00000008, 0x00000008);\r\n}
