Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: exam1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "exam1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "exam1"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : exam1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ladyo\Documents\Xilinx\exam1_working1\ipcore_dir\dualPort_RAM.vhd" into library work
Parsing entity <dualPort_RAM>.
Parsing architecture <dualPort_RAM_a> of entity <dualport_ram>.
Parsing VHDL file "C:\Users\ladyo\Documents\Xilinx\exam1_working1\ipcore_dir\myClockGenerator.vhd" into library work
Parsing entity <myClockGenerator>.
Parsing architecture <xilinx> of entity <myclockgenerator>.
Parsing VHDL file "C:\Users\ladyo\Documents\Xilinx\exam1_working1\exam1.vhd" into library work
Parsing entity <exam1>.
Parsing architecture <Behavioral> of entity <exam1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <exam1> (architecture <Behavioral>) from library <work>.

Elaborating entity <myClockGenerator> (architecture <xilinx>) from library <work>.

Elaborating entity <dualPort_RAM> (architecture <dualPort_RAM_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <exam1>.
    Related source file is "C:\Users\ladyo\Documents\Xilinx\exam1_working1\exam1.vhd".
    Found 16-bit register for signal <addrb>.
    Found 16-bit register for signal <addra>.
    Found 9-bit register for signal <dina>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <data2>.
    Found 8-bit register for signal <data1>.
    Found 10-bit register for signal <vCount>.
    Found 10-bit register for signal <hCount>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 3-bit register for signal <b>.
    Found 17-bit register for signal <addCounter>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 14                                             |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | dcmClk (rising_edge)                           |
    | Reset              | rstb (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <addCounter[16]_GND_6_o_add_1_OUT> created at line 116.
    Found 10-bit adder for signal <vCount[9]_GND_6_o_add_42_OUT> created at line 253.
    Found 10-bit adder for signal <hCount[9]_GND_6_o_add_49_OUT> created at line 278.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_7_OUT<15:0>> created at line 123.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_14_OUT<7:0>> created at line 148.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_15_OUT<7:0>> created at line 148.
    Found 10-bit comparator lessequal for signal <n0050> created at line 262
    Found 10-bit comparator lessequal for signal <n0052> created at line 262
    Found 10-bit comparator lessequal for signal <n0058> created at line 286
    Found 10-bit comparator lessequal for signal <n0060> created at line 286
    Found 10-bit comparator greater for signal <hCount[9]_INV_41_o> created at line 299
    Found 10-bit comparator greater for signal <vCount[9]_INV_42_o> created at line 304
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <exam1> synthesized.

Synthesizing Unit <myClockGenerator>.
    Related source file is "C:\Users\ladyo\Documents\Xilinx\exam1_working1\ipcore_dir\myClockGenerator.vhd".
    Summary:
	no macro.
Unit <myClockGenerator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 13
 1-bit register                                        : 2
 10-bit register                                       : 2
 16-bit register                                       : 2
 17-bit register                                       : 1
 3-bit register                                        : 3
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/dualPort_RAM.ngc>.
Loading core <dualPort_RAM> for timing and area information for instance <RAM>.

Synthesizing (advanced) Unit <exam1>.
The following registers are absorbed into counter <addCounter>: 1 register on signal <addCounter>.
The following registers are absorbed into counter <hCount>: 1 register on signal <hCount>.
The following registers are absorbed into counter <vCount>: 1 register on signal <vCount>.
Unit <exam1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit subtractor                                     : 1
 8-bit subtractor                                      : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 17-bit up counter                                     : 1
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 s0    | 00000000001
 s1    | 00000000010
 s2    | 00000000100
 s3    | 00000001000
 s4    | 00000100000
 s4a   | 00001000000
 s4b   | 00010000000
 s4c   | 00100000000
 s5    | 00000010000
 s6    | 01000000000
 s7    | 10000000000
----------------------

Optimizing unit <exam1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block exam1, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 116
 Flip-Flops                                            : 116

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : exam1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 382
#      GND                         : 2
#      INV                         : 21
#      LUT1                        : 35
#      LUT2                        : 7
#      LUT3                        : 7
#      LUT4                        : 23
#      LUT5                        : 71
#      LUT6                        : 103
#      MUXCY                       : 49
#      MUXF7                       : 9
#      VCC                         : 2
#      XORCY                       : 53
# FlipFlops/Latches                : 121
#      FD                          : 19
#      FDC                         : 16
#      FDE                         : 30
#      FDR                         : 29
#      FDRE                        : 26
#      FDS                         : 1
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 24
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 13
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             121  out of  11440     1%  
 Number of Slice LUTs:                  267  out of   5720     4%  
    Number used as Logic:               267  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    311
   Number with an unused Flip Flop:     190  out of    311    61%  
   Number with an unused LUT:            44  out of    311    14%  
   Number of fully used LUT-FF pairs:    77  out of    311    24%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLK0            | 101   |
clk                                | DCM_SP:CLKFX           | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.025ns (Maximum Frequency: 248.435MHz)
   Minimum input arrival time before clock: 4.159ns
   Maximum output required time after clock: 5.298ns
   Maximum combinational path delay: 5.322ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.025ns (frequency: 248.435MHz)
  Total number of paths / destination ports: 3541 / 1393
-------------------------------------------------------------------------
Delay:               4.025ns (Levels of Logic = 3)
  Source:            addCounter_12 (FF)
  Destination:       addCounter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: addCounter_12 to addCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  addCounter_12 (addCounter_12)
     LUT5:I0->O            1   0.203   0.808  state__n01533 (state__n01532)
     LUT5:I2->O           17   0.205   1.028  state__n01534 (_n0153)
     LUT4:I3->O            1   0.205   0.000  addCounter_0_rstpot (addCounter_0_rstpot)
     FD:D                      0.102          addCounter_0
    ----------------------------------------
    Total                      4.025ns (1.162ns logic, 2.863ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 105 / 102
-------------------------------------------------------------------------
Offset:              4.159ns (Levels of Logic = 2)
  Source:            reset_l (PAD)
  Destination:       addrb_0 (FF)
  Destination Clock: clk rising 0.4X

  Data Path: reset_l to addrb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  reset_l_IBUF (reset_l_IBUF)
     INV:I->O             56   0.206   1.587  reset_l_inv1_INV_0 (reset_l_inv)
     FDC:CLR                   0.430          addrb_0
    ----------------------------------------
    Total                      4.159ns (1.858ns logic, 2.301ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 19 / 13
-------------------------------------------------------------------------
Offset:              5.298ns (Levels of Logic = 2)
  Source:            state_FSM_FFd8 (FF)
  Destination:       oe_l (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd8 to oe_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             22   0.447   1.498  state_FSM_FFd8 (state_FSM_FFd8)
     LUT6:I0->O            1   0.203   0.579  oe_l11 (oe_l_OBUF)
     OBUF:I->O                 2.571          oe_l_OBUF (oe_l)
    ----------------------------------------
    Total                      5.298ns (3.221ns logic, 2.077ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.322ns (Levels of Logic = 3)
  Source:            rxf_l (PAD)
  Destination:       oe_l (PAD)

  Data Path: rxf_l to oe_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.745  rxf_l_IBUF (rxf_l_IBUF)
     LUT4:I3->O            1   0.205   0.579  rd_l11 (rd_l_OBUF)
     OBUF:I->O                 2.571          rd_l_OBUF (rd_l)
    ----------------------------------------
    Total                      5.322ns (3.998ns logic, 1.324ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.460|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 49.36 secs
 
--> 

Total memory usage is 342300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

