###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       163124   # Number of WRITE/WRITEP commands
num_reads_done                 =       785647   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       597507   # Number of read row buffer hits
num_read_cmds                  =       785652   # Number of READ/READP commands
num_writes_done                =       163134   # Number of read requests issued
num_write_row_hits             =       114164   # Number of write row buffer hits
num_act_cmds                   =       238359   # Number of ACT commands
num_pre_cmds                   =       238329   # Number of PRE commands
num_ondemand_pres              =       215057   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9378890   # Cyles of rank active rank.0
rank_active_cycles.1           =      9105898   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       621110   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       894102   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       895565   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12600   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10195   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2510   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          946   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1183   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1416   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1072   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1447   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2738   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19117   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          155   # Write cmd latency (cycles)
write_latency[40-59]           =          186   # Write cmd latency (cycles)
write_latency[60-79]           =          364   # Write cmd latency (cycles)
write_latency[80-99]           =          803   # Write cmd latency (cycles)
write_latency[100-119]         =         1620   # Write cmd latency (cycles)
write_latency[120-139]         =         2962   # Write cmd latency (cycles)
write_latency[140-159]         =         4129   # Write cmd latency (cycles)
write_latency[160-179]         =         5139   # Write cmd latency (cycles)
write_latency[180-199]         =         6077   # Write cmd latency (cycles)
write_latency[200-]            =       141680   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       270752   # Read request latency (cycles)
read_latency[40-59]            =        87165   # Read request latency (cycles)
read_latency[60-79]            =       108268   # Read request latency (cycles)
read_latency[80-99]            =        53030   # Read request latency (cycles)
read_latency[100-119]          =        39083   # Read request latency (cycles)
read_latency[120-139]          =        31566   # Read request latency (cycles)
read_latency[140-159]          =        21380   # Read request latency (cycles)
read_latency[160-179]          =        16765   # Read request latency (cycles)
read_latency[180-199]          =        13860   # Read request latency (cycles)
read_latency[200-]             =       143777   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.14315e+08   # Write energy
read_energy                    =  3.16775e+09   # Read energy
act_energy                     =   6.5215e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.98133e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.29169e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85243e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68208e+09   # Active standby energy rank.1
average_read_latency           =      143.854   # Average read request latency (cycles)
average_interarrival           =      10.5397   # Average request interarrival latency (cycles)
total_energy                   =  1.76007e+10   # Total energy (pJ)
average_power                  =      1760.07   # Average power (mW)
average_bandwidth              =      8.09626   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       157627   # Number of WRITE/WRITEP commands
num_reads_done                 =       820138   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       614033   # Number of read row buffer hits
num_read_cmds                  =       820141   # Number of READ/READP commands
num_writes_done                =       157646   # Number of read requests issued
num_write_row_hits             =       107700   # Number of write row buffer hits
num_act_cmds                   =       257332   # Number of ACT commands
num_pre_cmds                   =       257302   # Number of PRE commands
num_ondemand_pres              =       233605   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9262943   # Cyles of rank active rank.0
rank_active_cycles.1           =      9200657   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       737057   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       799343   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       924613   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12786   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10455   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2088   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          939   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1187   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1398   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1081   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1530   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2682   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19037   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          145   # Write cmd latency (cycles)
write_latency[40-59]           =          141   # Write cmd latency (cycles)
write_latency[60-79]           =          292   # Write cmd latency (cycles)
write_latency[80-99]           =          581   # Write cmd latency (cycles)
write_latency[100-119]         =         1155   # Write cmd latency (cycles)
write_latency[120-139]         =         2066   # Write cmd latency (cycles)
write_latency[140-159]         =         3155   # Write cmd latency (cycles)
write_latency[160-179]         =         4206   # Write cmd latency (cycles)
write_latency[180-199]         =         5214   # Write cmd latency (cycles)
write_latency[200-]            =       140662   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       271468   # Read request latency (cycles)
read_latency[40-59]            =        89937   # Read request latency (cycles)
read_latency[60-79]            =       114724   # Read request latency (cycles)
read_latency[80-99]            =        58402   # Read request latency (cycles)
read_latency[100-119]          =        42974   # Read request latency (cycles)
read_latency[120-139]          =        34670   # Read request latency (cycles)
read_latency[140-159]          =        23889   # Read request latency (cycles)
read_latency[160-179]          =        18860   # Read request latency (cycles)
read_latency[180-199]          =        15234   # Read request latency (cycles)
read_latency[200-]             =       149978   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.86874e+08   # Write energy
read_energy                    =  3.30681e+09   # Read energy
act_energy                     =   7.0406e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.53787e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.83685e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78008e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74121e+09   # Active standby energy rank.1
average_read_latency           =      145.189   # Average read request latency (cycles)
average_interarrival           =       10.227   # Average request interarrival latency (cycles)
total_energy                   =  1.77611e+10   # Total energy (pJ)
average_power                  =      1776.11   # Average power (mW)
average_bandwidth              =      8.34376   # Average bandwidth
