TimeQuest Timing Analyzer report for ym2149f
Thu Oct 22 22:24:23 2015
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'conv|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'conv|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK50M'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'conv|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Output Enable Times
 21. Minimum Output Enable Times
 22. Output Disable Times
 23. Minimum Output Disable Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'conv|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'conv|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK50M'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'conv|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'conv|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'conv|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK50M'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'conv|altpll_component|auto_generated|pll1|clk[0]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Output Enable Times
 58. Minimum Output Enable Times
 59. Output Disable Times
 60. Minimum Output Disable Times
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Board Trace Model Assignments
 68. Input Transition Times
 69. Signal Integrity Metrics (Slow 1200mv 0c Model)
 70. Signal Integrity Metrics (Slow 1200mv 85c Model)
 71. Signal Integrity Metrics (Fast 1200mv 0c Model)
 72. Setup Transfers
 73. Hold Transfers
 74. Report TCCS
 75. Report RSKM
 76. Unconstrained Paths
 77. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name      ; ym2149f                                           ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE10E22C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ym2149f.sdc   ; OK     ; Thu Oct 22 22:24:21 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; CLK50M                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { CLK50M }                                           ;
; conv|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 571.428 ; 1.75 MHz  ; 0.000 ; 285.714 ; 50.00      ; 200       ; 7           ;       ;        ;           ;            ; false    ; CLK50M ; conv|altpll_component|auto_generated|pll1|inclk[0] ; { conv|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 149.54 MHz ; 149.54 MHz      ; conv|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; conv|altpll_component|auto_generated|pll1|clk[0] ; 564.741 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; CLK50M                                           ; 9.872   ; 0.000         ;
; conv|altpll_component|auto_generated|pll1|clk[0] ; 285.432 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'conv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+----------------+----------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node      ; To Node        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------+----------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 564.741 ; state.00001111 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 6.608      ;
; 564.793 ; state.00010001 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 6.556      ;
; 564.808 ; state.00001011 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 6.541      ;
; 564.829 ; state.00001101 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 6.520      ;
; 564.883 ; state.00001110 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 6.466      ;
; 564.931 ; state.00000111 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 6.418      ;
; 564.989 ; state.00010011 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 6.359      ;
; 565.118 ; state.00001111 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.082     ; 6.229      ;
; 565.122 ; state.00001001 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 6.227      ;
; 565.170 ; state.00010001 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.082     ; 6.177      ;
; 565.185 ; state.00001011 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.082     ; 6.162      ;
; 565.206 ; state.00001101 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.082     ; 6.141      ;
; 565.260 ; state.00001110 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.082     ; 6.087      ;
; 565.284 ; state.00010000 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 6.065      ;
; 565.284 ; state.00010111 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 6.064      ;
; 565.308 ; state.00000111 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.082     ; 6.039      ;
; 565.366 ; state.00010011 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.083     ; 5.980      ;
; 565.380 ; state.00010010 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.968      ;
; 565.445 ; state.00010101 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.903      ;
; 565.499 ; state.00001001 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.082     ; 5.848      ;
; 565.525 ; key_arr[1]     ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.824      ;
; 565.525 ; key_arr[1]     ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.824      ;
; 565.544 ; state.00001111 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.805      ;
; 565.544 ; state.00001111 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.805      ;
; 565.555 ; key_arr[1]     ; hiz            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.794      ;
; 565.558 ; state.00001000 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.791      ;
; 565.566 ; state.00010001 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.783      ;
; 565.566 ; state.00010001 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.783      ;
; 565.597 ; state.00000101 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.752      ;
; 565.602 ; state.00010110 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.746      ;
; 565.611 ; state.00001011 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.738      ;
; 565.611 ; state.00001011 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.738      ;
; 565.632 ; state.00001101 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.717      ;
; 565.632 ; state.00001101 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.717      ;
; 565.661 ; state.00010000 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.082     ; 5.686      ;
; 565.661 ; state.00010111 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.083     ; 5.685      ;
; 565.666 ; state.00000101 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.682      ;
; 565.666 ; state.00000101 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.682      ;
; 565.666 ; state.00000101 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.682      ;
; 565.666 ; state.00000101 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.682      ;
; 565.666 ; state.00000101 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.682      ;
; 565.677 ; state.00000000 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.672      ;
; 565.677 ; state.00000000 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.672      ;
; 565.686 ; state.00001110 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.663      ;
; 565.686 ; state.00001110 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.663      ;
; 565.695 ; state.00001101 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.653      ;
; 565.695 ; state.00001101 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.653      ;
; 565.695 ; state.00001101 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.653      ;
; 565.695 ; state.00001101 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.653      ;
; 565.695 ; state.00001101 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.653      ;
; 565.705 ; state.00010001 ; state.00010000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.644      ;
; 565.707 ; state.00010001 ; state.00000111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.642      ;
; 565.708 ; state.00010001 ; state.00000101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.641      ;
; 565.708 ; state.00010001 ; state.00001010 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.641      ;
; 565.709 ; state.00010001 ; state.00001101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.640      ;
; 565.709 ; state.00010001 ; state.00001000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.640      ;
; 565.710 ; state.00010001 ; state.00000110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.639      ;
; 565.710 ; state.00010010 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.083     ; 5.636      ;
; 565.712 ; state.00010001 ; state.00000100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.637      ;
; 565.713 ; state.00010001 ; state.00001110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.636      ;
; 565.714 ; state.00000000 ; hiz            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.635      ;
; 565.715 ; state.00010001 ; state.00001100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.634      ;
; 565.715 ; state.00010001 ; state.00001011 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.634      ;
; 565.716 ; state.00010001 ; state.00001001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.633      ;
; 565.717 ; state.00010001 ; state.00001111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.632      ;
; 565.727 ; state.00000111 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.622      ;
; 565.727 ; state.00000111 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.622      ;
; 565.736 ; state.00000110 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.612      ;
; 565.736 ; state.00000110 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.612      ;
; 565.736 ; state.00000110 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.612      ;
; 565.736 ; state.00000110 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.612      ;
; 565.736 ; state.00000110 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.612      ;
; 565.763 ; state.00001000 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.585      ;
; 565.763 ; state.00001000 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.585      ;
; 565.763 ; state.00001000 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.585      ;
; 565.763 ; state.00001000 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.585      ;
; 565.763 ; state.00001000 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.585      ;
; 565.770 ; state.00000110 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.579      ;
; 565.792 ; state.00010011 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.556      ;
; 565.792 ; state.00010011 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.081     ; 5.556      ;
; 565.804 ; state.00001100 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.545      ;
; 565.812 ; state.00001111 ; state.00010000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.537      ;
; 565.814 ; state.00001111 ; state.00000111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.535      ;
; 565.815 ; state.00001111 ; state.00000101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.534      ;
; 565.816 ; state.00001111 ; state.00001010 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.533      ;
; 565.817 ; state.00001111 ; state.00001101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.532      ;
; 565.818 ; state.00001111 ; state.00001000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.531      ;
; 565.818 ; state.00001111 ; state.00000110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.531      ;
; 565.820 ; state.00001111 ; state.00000100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.529      ;
; 565.821 ; state.00001111 ; state.00001110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.528      ;
; 565.822 ; state.00010101 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.083     ; 5.524      ;
; 565.824 ; state.00001111 ; state.00001011 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.525      ;
; 565.825 ; state.00001111 ; state.00001100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.524      ;
; 565.826 ; state.00001111 ; state.00001001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.523      ;
; 565.826 ; state.00001111 ; state.00001111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.523      ;
; 565.826 ; state.00001110 ; state.00010000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.523      ;
; 565.828 ; state.00001110 ; state.00000111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.521      ;
; 565.829 ; state.00001110 ; state.00000101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.520      ;
; 565.829 ; state.00001110 ; state.00001010 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.520      ;
; 565.830 ; state.00001110 ; state.00001101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.080     ; 5.519      ;
+---------+----------------+----------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'conv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.452 ; powerup_reset:reset_gen|rst           ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.464 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; noise_freq[0]                         ; noise_freq[0]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.497 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.791      ;
; 0.508 ; key_arr[0]                            ; key_arr[1]                            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; noise_freq[2]                         ; rDA[2]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.532 ; state.00010100                        ; state.00010101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.825      ;
; 0.532 ; state.00010111                        ; state.00011000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.825      ;
; 0.534 ; state.00010010                        ; state.00010011                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.542 ; state.00010011                        ; state.00010100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.563 ; state.00010101                        ; state.00010110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.856      ;
; 0.655 ; state.00010110                        ; state.00010111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.670 ; state.00010000                        ; state.00010001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.962      ;
; 0.672 ; state.00000100                        ; state.00000101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.964      ;
; 0.672 ; state.00001010                        ; state.00001011                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.964      ;
; 0.694 ; state.00000111                        ; state.00001000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.986      ;
; 0.709 ; noise_freq[3]                         ; rDA[3]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.001      ;
; 0.724 ; key_arr[1]                            ; key_arr[2]                            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.747 ; noise_freq[2]                         ; noise_freq[2]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; noise_freq[3]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.768 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.813 ; state.00001011                        ; state.00001100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.105      ;
; 0.814 ; state.00001110                        ; state.00001111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.106      ;
; 0.816 ; state.00000101                        ; state.00000110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.108      ;
; 0.817 ; state.00000110                        ; state.00000111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.109      ;
; 0.817 ; state.00001101                        ; state.00001110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.109      ;
; 0.818 ; state.00001000                        ; state.00001001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.110      ;
; 0.818 ; state.00001001                        ; state.00001010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.110      ;
; 0.820 ; state.00001111                        ; state.00010000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.112      ;
; 0.850 ; state.00001100                        ; state.00001101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.142      ;
; 0.898 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.192      ;
; 0.914 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.208      ;
; 0.917 ; noise_freq[4]                         ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.209      ;
; 0.932 ; state.00000010                        ; state.00010001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.224      ;
; 0.932 ; state.00000010                        ; state.00000000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.224      ;
; 0.956 ; noise_freq[4]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.248      ;
; 1.014 ; state.00010101                        ; rDA[1]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.305      ;
; 1.045 ; state.00000001                        ; rDA[2]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.337      ;
; 1.077 ; state.00000100                        ; state.00011001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.369      ;
; 1.098 ; state.00000101                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.101 ; noise_freq[2]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.104 ; noise_freq[0]                         ; noise_freq[2]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.396      ;
; 1.105 ; state.00000001                        ; rDA[0]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.397      ;
; 1.105 ; state.00000001                        ; rDA[3]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.397      ;
; 1.105 ; state.00000001                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.397      ;
; 1.107 ; noise_freq[0]                         ; rDA[0]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; state.00010001                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; noise_freq[3]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.119 ; noise_freq[1]                         ; noise_freq[2]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.144 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.438      ;
; 1.149 ; key_arr[2]                            ; state.00000001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.152 ; noise_freq[0]                         ; noise_freq[1]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.160 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.454      ;
; 1.167 ; noise_freq[1]                         ; noise_freq[1]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.459      ;
; 1.173 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.467      ;
; 1.176 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.470      ;
; 1.192 ; state.00010001                        ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.485      ;
; 1.207 ; key_arr[0]                            ; state.00000001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.500      ;
; 1.232 ; noise_freq[2]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.235 ; noise_freq[0]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.527      ;
; 1.244 ; noise_freq[0]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.536      ;
; 1.250 ; noise_freq[1]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.259 ; noise_freq[1]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.551      ;
; 1.285 ; state.00001011                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.576      ;
; 1.294 ; state.00000010                        ; state.00010110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.587      ;
; 1.294 ; state.00011000                        ; state.00011001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.586      ;
; 1.301 ; state.00000010                        ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.594      ;
; 1.306 ; state.00000010                        ; hiz                                   ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.336 ; state.00010101                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.629      ;
; 1.359 ; state.00001111                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.650      ;
; 1.388 ; state.00000011                        ; state.00011000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.682      ;
; 1.391 ; state.00000011                        ; rDA[1]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.683      ;
; 1.393 ; state.00000100                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.686      ;
; 1.395 ; state.00000010                        ; state.00010101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.395 ; state.00000010                        ; state.00011000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.395 ; state.00000010                        ; state.00010100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.395 ; state.00000010                        ; state.00010111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.395 ; state.00000010                        ; state.00010011                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.403 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.697      ;
; 1.406 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.700      ;
; 1.409 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.703      ;
; 1.410 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.420 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.714      ;
; 1.470 ; key_arr[2]                            ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.764      ;
; 1.475 ; state.00001101                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.768      ;
; 1.506 ; state.00001001                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.799      ;
; 1.506 ; key_arr[0]                            ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.800      ;
; 1.531 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.825      ;
; 1.534 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.828      ;
; 1.535 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.829      ;
; 1.537 ; state.00010101                        ; rDA[0]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.828      ;
; 1.552 ; state.00000001                        ; rBC2                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.844      ;
; 1.570 ; state.00010011                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.861      ;
; 1.597 ; state.00000001                        ; state.00010111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.891      ;
; 1.657 ; state.00010101                        ; rDA[2]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.948      ;
; 1.659 ; state.00000100                        ; hiz                                   ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.952      ;
; 1.693 ; state.00000011                        ; state.00000100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.986      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK50M'                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; 9.872  ; 9.872        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.872  ; 9.872        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.905  ; 9.905        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; CLK50M~input|o                                             ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; CLK50M~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; CLK50M~input|i                                             ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; CLK50M~input|o                                             ;
; 10.127 ; 10.127       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.127 ; 10.127       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK50M ; Rise       ; CLK50M                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'conv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 285.432 ; 285.652      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|rst                                            ;
; 285.432 ; 285.652      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[0]                                  ;
; 285.432 ; 285.652      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[1]                                  ;
; 285.432 ; 285.652      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[2]                                  ;
; 285.432 ; 285.652      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[3]                                  ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hiz                                                                    ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[0]                                                             ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[1]                                                             ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[2]                                                             ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC1                                                                   ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000001                                                         ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000011                                                         ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010010                                                         ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010011                                                         ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010100                                                         ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010101                                                         ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010110                                                         ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010111                                                         ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011000                                                         ;
; 285.435 ; 285.655      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011001                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[0]                                                          ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[1]                                                          ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[2]                                                          ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[3]                                                          ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[4]                                                          ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC2                                                                   ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[0]                                                                 ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[1]                                                                 ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[2]                                                                 ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[3]                                                                 ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[4]                                                                 ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000000                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000010                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000100                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000101                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000110                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000111                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001000                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001001                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001010                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001011                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001100                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001101                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001110                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001111                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010000                                                         ;
; 285.436 ; 285.656      ; 0.220          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010001                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hiz                                                                    ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[0]                                                             ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[1]                                                             ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[2]                                                             ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC1                                                                   ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC2                                                                   ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000001                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000011                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010010                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010011                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010100                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010101                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010110                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010111                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011000                                                         ;
; 285.582 ; 285.770      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011001                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[0]                                                          ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[1]                                                          ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[2]                                                          ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[3]                                                          ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[4]                                                          ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[0]                                                                 ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[1]                                                                 ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[2]                                                                 ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[3]                                                                 ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[4]                                                                 ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000000                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000010                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000100                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000101                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000110                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000111                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001000                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001001                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001010                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001011                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001100                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001101                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001110                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001111                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010000                                                         ;
; 285.583 ; 285.771      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010001                                                         ;
; 285.585 ; 285.773      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|rst                                            ;
; 285.585 ; 285.773      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[0]                                  ;
; 285.585 ; 285.773      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[1]                                  ;
; 285.585 ; 285.773      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[2]                                  ;
; 285.585 ; 285.773      ; 0.188          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[3]                                  ;
; 285.681 ; 285.681      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; conv|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 285.681 ; 285.681      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; conv|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 285.701 ; 285.701      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_gen|rst|clk                                                      ;
; 285.701 ; 285.701      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_gen|tick_timer[0]|clk                                            ;
; 285.701 ; 285.701      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_gen|tick_timer[1]|clk                                            ;
; 285.701 ; 285.701      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_gen|tick_timer[2]|clk                                            ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; key0      ; CLK50M     ; 2.772 ; 2.998 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; CLK50M     ; 3.220 ; 3.358 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; key0      ; CLK50M     ; -1.667 ; -1.846 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; CLK50M     ; -2.476 ; -2.626 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; BC1       ; CLK50M     ; 6.527 ; 6.334 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BC2       ; CLK50M     ; 5.557 ; 5.545 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BDIR      ; CLK50M     ; 6.305 ; 6.425 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ; 2.950 ;       ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; DA[*]     ; CLK50M     ; 6.500 ; 6.579 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 6.389 ; 6.160 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 6.255 ; 6.082 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 6.500 ; 6.579 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 6.096 ; 6.012 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 5.782 ; 5.733 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[5]    ; CLK50M     ; 6.220 ; 6.327 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[6]    ; CLK50M     ; 6.005 ; 6.089 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[7]    ; CLK50M     ; 6.005 ; 6.089 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; NRES      ; CLK50M     ; 4.220 ; 4.215 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ;       ; 2.926 ; Fall       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; BC1       ; CLK50M     ; 5.873 ; 5.689 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BC2       ; CLK50M     ; 4.942 ; 4.931 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BDIR      ; CLK50M     ; 5.690 ; 5.812 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ; 2.451 ;       ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; DA[*]     ; CLK50M     ; 5.154 ; 5.108 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 5.738 ; 5.520 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 5.610 ; 5.444 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 5.873 ; 5.956 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 5.456 ; 5.376 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 5.154 ; 5.108 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[5]    ; CLK50M     ; 5.575 ; 5.676 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[6]    ; CLK50M     ; 5.373 ; 5.453 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[7]    ; CLK50M     ; 5.373 ; 5.453 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; NRES      ; CLK50M     ; 3.659 ; 3.655 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ;       ; 2.430 ; Fall       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                    ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 5.773 ; 5.754 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 5.773 ; 5.754 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 5.773 ; 5.754 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 6.836 ; 6.946 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 6.372 ; 6.365 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 6.372 ; 6.365 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 5.160 ; 5.141 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 5.160 ; 5.141 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 5.160 ; 5.141 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 6.209 ; 6.319 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 5.733 ; 5.726 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 5.733 ; 5.726 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                           ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 5.666     ; 5.685     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 5.666     ; 5.685     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 5.666     ; 5.685     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 6.851     ; 6.741     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 6.226     ; 6.233     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 6.226     ; 6.233     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                   ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 5.057     ; 5.076     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 5.057     ; 5.076     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 5.057     ; 5.076     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 6.227     ; 6.117     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 5.593     ; 5.600     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 5.593     ; 5.600     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 161.32 MHz ; 161.32 MHz      ; conv|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; conv|altpll_component|auto_generated|pll1|clk[0] ; 565.229 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; CLK50M                                           ; 9.870   ; 0.000         ;
; conv|altpll_component|auto_generated|pll1|clk[0] ; 285.431 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'conv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+---------+----------------+----------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node      ; To Node        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------+----------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 565.229 ; state.00001111 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 6.129      ;
; 565.301 ; state.00001011 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 6.057      ;
; 565.309 ; state.00001101 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 6.049      ;
; 565.333 ; state.00010001 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 6.025      ;
; 565.384 ; state.00001110 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.974      ;
; 565.458 ; state.00000111 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.900      ;
; 565.462 ; state.00010011 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.895      ;
; 565.589 ; state.00001111 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.768      ;
; 565.626 ; state.00001001 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.732      ;
; 565.635 ; state.00010001 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.722      ;
; 565.661 ; state.00001011 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.696      ;
; 565.669 ; state.00001101 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.688      ;
; 565.744 ; state.00001110 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.613      ;
; 565.761 ; state.00010000 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.597      ;
; 565.767 ; state.00010111 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.590      ;
; 565.767 ; state.00000111 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.590      ;
; 565.804 ; state.00010010 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.553      ;
; 565.822 ; state.00010011 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.074     ; 5.534      ;
; 565.914 ; key_arr[1]     ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.071     ; 5.445      ;
; 565.914 ; key_arr[1]     ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.071     ; 5.445      ;
; 565.915 ; state.00010101 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.442      ;
; 565.922 ; state.00001001 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.435      ;
; 565.952 ; state.00001111 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.406      ;
; 565.952 ; state.00001111 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.406      ;
; 565.956 ; key_arr[1]     ; hiz            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.071     ; 5.403      ;
; 565.974 ; state.00000101 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.383      ;
; 565.974 ; state.00000101 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.383      ;
; 565.974 ; state.00000101 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.383      ;
; 565.974 ; state.00000101 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.383      ;
; 565.974 ; state.00000101 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.383      ;
; 565.979 ; state.00001101 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.378      ;
; 565.979 ; state.00001101 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.378      ;
; 565.979 ; state.00001101 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.378      ;
; 565.979 ; state.00001101 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.378      ;
; 565.979 ; state.00001101 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.378      ;
; 565.991 ; state.00010110 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.366      ;
; 565.993 ; state.00010001 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.365      ;
; 565.993 ; state.00010001 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.365      ;
; 566.004 ; state.00001000 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.354      ;
; 566.024 ; state.00001011 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.334      ;
; 566.024 ; state.00001011 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.334      ;
; 566.032 ; state.00001101 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.326      ;
; 566.032 ; state.00001101 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.326      ;
; 566.043 ; state.00010001 ; state.00010000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.315      ;
; 566.044 ; state.00010001 ; state.00000111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.314      ;
; 566.045 ; state.00010001 ; state.00000101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.313      ;
; 566.046 ; state.00010001 ; state.00001101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.312      ;
; 566.046 ; state.00010001 ; state.00001010 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.312      ;
; 566.047 ; state.00010001 ; state.00001000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.311      ;
; 566.047 ; state.00010001 ; state.00000110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.311      ;
; 566.047 ; state.00000000 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.311      ;
; 566.047 ; state.00000000 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.311      ;
; 566.049 ; state.00010001 ; state.00000100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.309      ;
; 566.050 ; state.00010001 ; state.00001110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.308      ;
; 566.052 ; state.00010001 ; state.00001100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.306      ;
; 566.052 ; state.00010001 ; state.00001011 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.306      ;
; 566.053 ; state.00010001 ; state.00001001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.305      ;
; 566.054 ; state.00010001 ; state.00001111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.304      ;
; 566.058 ; state.00010000 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.299      ;
; 566.060 ; state.00000101 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.298      ;
; 566.100 ; state.00010010 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.074     ; 5.256      ;
; 566.100 ; state.00000110 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.257      ;
; 566.100 ; state.00000110 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.257      ;
; 566.100 ; state.00000110 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.257      ;
; 566.100 ; state.00000110 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.257      ;
; 566.100 ; state.00000110 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.257      ;
; 566.101 ; state.00001111 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.256      ;
; 566.101 ; state.00001111 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.256      ;
; 566.101 ; state.00001111 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.256      ;
; 566.101 ; state.00001111 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.256      ;
; 566.101 ; state.00001111 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.256      ;
; 566.104 ; state.00000000 ; hiz            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.254      ;
; 566.107 ; state.00001110 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.251      ;
; 566.107 ; state.00001110 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.251      ;
; 566.125 ; state.00000111 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.233      ;
; 566.125 ; state.00000111 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.233      ;
; 566.127 ; state.00010111 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.074     ; 5.229      ;
; 566.129 ; state.00001000 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.228      ;
; 566.129 ; state.00001000 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.228      ;
; 566.129 ; state.00001000 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.228      ;
; 566.129 ; state.00001000 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.228      ;
; 566.129 ; state.00001000 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.228      ;
; 566.145 ; state.00000111 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.212      ;
; 566.145 ; state.00000111 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.212      ;
; 566.145 ; state.00000111 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.212      ;
; 566.145 ; state.00000111 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.212      ;
; 566.145 ; state.00000111 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.073     ; 5.212      ;
; 566.157 ; state.00001110 ; state.00010000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.201      ;
; 566.158 ; state.00001110 ; state.00000111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.200      ;
; 566.159 ; state.00001110 ; state.00000101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.199      ;
; 566.160 ; state.00001110 ; state.00001101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.198      ;
; 566.160 ; state.00001110 ; state.00001010 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.198      ;
; 566.161 ; state.00001110 ; state.00001000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.197      ;
; 566.161 ; state.00001110 ; state.00000110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.197      ;
; 566.163 ; state.00001110 ; state.00000100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.195      ;
; 566.164 ; state.00001110 ; state.00001110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.194      ;
; 566.166 ; state.00001110 ; state.00001100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.192      ;
; 566.166 ; state.00001110 ; state.00001011 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.192      ;
; 566.167 ; state.00001110 ; state.00001001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.191      ;
; 566.168 ; state.00001110 ; state.00001111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.072     ; 5.190      ;
+---------+----------------+----------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'conv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.400 ; powerup_reset:reset_gen|rst           ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.415 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.417 ; noise_freq[0]                         ; noise_freq[0]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.463 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.477 ; key_arr[0]                            ; key_arr[1]                            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.479 ; noise_freq[2]                         ; rDA[2]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.497 ; state.00010111                        ; state.00011000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.765      ;
; 0.498 ; state.00010100                        ; state.00010101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.500 ; state.00010010                        ; state.00010011                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.506 ; state.00010011                        ; state.00010100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.774      ;
; 0.525 ; state.00010101                        ; state.00010110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.611 ; state.00010110                        ; state.00010111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.622 ; state.00010000                        ; state.00010001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.623 ; state.00000100                        ; state.00000101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.890      ;
; 0.624 ; state.00001010                        ; state.00001011                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.644 ; state.00000111                        ; state.00001000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.656 ; noise_freq[3]                         ; rDA[3]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.667 ; key_arr[1]                            ; key_arr[2]                            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.694 ; noise_freq[2]                         ; noise_freq[2]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.698 ; noise_freq[3]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.713 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.752 ; state.00001011                        ; state.00001100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.019      ;
; 0.753 ; state.00001110                        ; state.00001111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.020      ;
; 0.757 ; state.00000101                        ; state.00000110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.024      ;
; 0.757 ; state.00000110                        ; state.00000111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.024      ;
; 0.757 ; state.00001101                        ; state.00001110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.024      ;
; 0.758 ; state.00001000                        ; state.00001001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.025      ;
; 0.758 ; state.00001001                        ; state.00001010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.025      ;
; 0.760 ; state.00001111                        ; state.00010000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.027      ;
; 0.784 ; state.00001100                        ; state.00001101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.051      ;
; 0.839 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.108      ;
; 0.841 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.110      ;
; 0.847 ; noise_freq[4]                         ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.114      ;
; 0.860 ; noise_freq[4]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.127      ;
; 0.871 ; state.00000010                        ; state.00010001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.138      ;
; 0.871 ; state.00000010                        ; state.00000000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.138      ;
; 0.901 ; state.00010101                        ; rDA[1]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.167      ;
; 0.960 ; state.00000001                        ; rDA[2]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.227      ;
; 0.964 ; state.00000100                        ; state.00011001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.230      ;
; 0.992 ; state.00010001                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.260      ;
; 0.999 ; state.00000101                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.267      ;
; 1.017 ; noise_freq[3]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; noise_freq[2]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.022 ; noise_freq[0]                         ; noise_freq[2]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.289      ;
; 1.028 ; noise_freq[0]                         ; rDA[0]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; noise_freq[1]                         ; noise_freq[2]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.058 ; state.00010001                        ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.326      ;
; 1.059 ; key_arr[2]                            ; state.00000001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.326      ;
; 1.063 ; state.00000001                        ; rDA[0]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.063 ; state.00000001                        ; rDA[3]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.063 ; state.00000001                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.066 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.335      ;
; 1.077 ; noise_freq[0]                         ; noise_freq[1]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.344      ;
; 1.086 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.355      ;
; 1.089 ; noise_freq[1]                         ; noise_freq[1]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.104 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.373      ;
; 1.106 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.375      ;
; 1.109 ; key_arr[0]                            ; state.00000001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.376      ;
; 1.114 ; noise_freq[2]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.381      ;
; 1.119 ; noise_freq[0]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.386      ;
; 1.123 ; noise_freq[1]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.390      ;
; 1.144 ; state.00001011                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.410      ;
; 1.144 ; noise_freq[0]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.411      ;
; 1.151 ; noise_freq[1]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.156 ; state.00011000                        ; state.00011001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; state.00000010                        ; state.00010110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.162 ; state.00000010                        ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.167 ; state.00000010                        ; hiz                                   ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.208 ; state.00010101                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.213 ; state.00001111                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.479      ;
; 1.235 ; state.00000011                        ; state.00011000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.504      ;
; 1.272 ; state.00000011                        ; rDA[1]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.273 ; state.00000010                        ; state.00010101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.273 ; state.00000010                        ; state.00011000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.273 ; state.00000010                        ; state.00010100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.273 ; state.00000010                        ; state.00010111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.273 ; state.00000010                        ; state.00010011                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.283 ; state.00000100                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.551      ;
; 1.308 ; key_arr[2]                            ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.577      ;
; 1.313 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.582      ;
; 1.316 ; state.00001101                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.584      ;
; 1.318 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.587      ;
; 1.320 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.589      ;
; 1.321 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.590      ;
; 1.330 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.599      ;
; 1.347 ; state.00001001                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.615      ;
; 1.358 ; key_arr[0]                            ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.627      ;
; 1.361 ; state.00010101                        ; rDA[0]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.627      ;
; 1.401 ; state.00010011                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.667      ;
; 1.419 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.688      ;
; 1.424 ; state.00000001                        ; state.00010111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.693      ;
; 1.425 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.694      ;
; 1.435 ; state.00000001                        ; rBC2                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.702      ;
; 1.448 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.717      ;
; 1.471 ; state.00000100                        ; hiz                                   ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.739      ;
; 1.473 ; state.00010101                        ; rDA[2]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.739      ;
; 1.505 ; state.00000011                        ; state.00000100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.773      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK50M'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; 9.870  ; 9.870        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.870  ; 9.870        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; CLK50M~input|o                                             ;
; 9.936  ; 9.936        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; CLK50M~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; CLK50M~input|i                                             ;
; 10.064 ; 10.064       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.081 ; 10.081       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; CLK50M~input|o                                             ;
; 10.129 ; 10.129       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.129 ; 10.129       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK50M ; Rise       ; CLK50M                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'conv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hiz                                                                    ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|rst                                            ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[0]                                  ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[1]                                  ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[2]                                  ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[3]                                  ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC1                                                                   ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC2                                                                   ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010010                                                         ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010011                                                         ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010100                                                         ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010101                                                         ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010110                                                         ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010111                                                         ;
; 285.431 ; 285.647      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011000                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[0]                                                             ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[1]                                                             ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[2]                                                             ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[0]                                                          ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[1]                                                          ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[2]                                                          ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[3]                                                          ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[4]                                                          ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[0]                                                                 ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[1]                                                                 ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[2]                                                                 ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[3]                                                                 ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[4]                                                                 ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000000                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000001                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000010                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000011                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000100                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000101                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000110                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000111                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001000                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001001                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001010                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001011                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001100                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001101                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001110                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001111                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010000                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010001                                                         ;
; 285.432 ; 285.648      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011001                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hiz                                                                    ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[0]                                                             ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[1]                                                             ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[2]                                                             ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|rst                                            ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[0]                                  ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[1]                                  ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[2]                                  ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[3]                                  ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC1                                                                   ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000001                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000011                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010010                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010011                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010100                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010101                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010110                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010111                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011000                                                         ;
; 285.592 ; 285.776      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011001                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[0]                                                          ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[1]                                                          ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[2]                                                          ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[3]                                                          ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[4]                                                          ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC2                                                                   ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[0]                                                                 ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[1]                                                                 ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[2]                                                                 ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[3]                                                                 ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[4]                                                                 ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000000                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000010                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000100                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000101                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000110                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000111                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001000                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001001                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001010                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001011                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001100                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001101                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001110                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001111                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010000                                                         ;
; 285.593 ; 285.777      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010001                                                         ;
; 285.679 ; 285.679      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; conv|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 285.679 ; 285.679      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; conv|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 285.701 ; 285.701      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hiz|clk                                                                ;
; 285.701 ; 285.701      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC1|clk                                                               ;
; 285.701 ; 285.701      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC2|clk                                                               ;
; 285.701 ; 285.701      ; 0.000          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_gen|rst|clk                                                      ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; key0      ; CLK50M     ; 2.408 ; 2.721 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; CLK50M     ; 2.804 ; 3.087 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; key0      ; CLK50M     ; -1.410 ; -1.690 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; CLK50M     ; -2.144 ; -2.429 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; BC1       ; CLK50M     ; 6.218 ; 5.786 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BC2       ; CLK50M     ; 5.250 ; 5.109 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BDIR      ; CLK50M     ; 5.923 ; 5.859 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ; 2.792 ;       ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; DA[*]     ; CLK50M     ; 6.134 ; 6.029 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 6.108 ; 5.635 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 5.969 ; 5.577 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 6.134 ; 5.989 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 5.796 ; 5.530 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 5.502 ; 5.275 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[5]    ; CLK50M     ; 5.709 ; 6.029 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[6]    ; CLK50M     ; 5.521 ; 5.781 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[7]    ; CLK50M     ; 5.521 ; 5.781 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; NRES      ; CLK50M     ; 3.976 ; 3.911 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ;       ; 2.729 ; Fall       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; BC1       ; CLK50M     ; 5.609 ; 5.196 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BC2       ; CLK50M     ; 4.681 ; 4.547 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BDIR      ; CLK50M     ; 5.354 ; 5.297 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ; 2.331 ;       ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; DA[*]     ; CLK50M     ; 4.921 ; 4.704 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 5.503 ; 5.050 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 5.370 ; 4.995 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 5.554 ; 5.419 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 5.202 ; 4.948 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 4.921 ; 4.704 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[5]    ; CLK50M     ; 5.119 ; 5.426 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[6]    ; CLK50M     ; 4.941 ; 5.190 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[7]    ; CLK50M     ; 4.941 ; 5.190 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; NRES      ; CLK50M     ; 3.458 ; 3.396 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ;       ; 2.272 ; Fall       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                    ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 5.456 ; 5.446 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 5.456 ; 5.446 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 5.456 ; 5.446 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 6.440 ; 6.496 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 6.046 ; 6.038 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 6.046 ; 6.038 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 4.907 ; 4.897 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 4.907 ; 4.897 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 4.907 ; 4.897 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 5.877 ; 5.933 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 5.472 ; 5.464 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 5.472 ; 5.464 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                           ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 5.187     ; 5.197     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 5.187     ; 5.197     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 5.187     ; 5.197     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 6.217     ; 6.161     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 5.690     ; 5.698     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 5.690     ; 5.698     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                   ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 4.648     ; 4.658     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 4.648     ; 4.658     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 4.648     ; 4.658     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 5.664     ; 5.608     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 5.129     ; 5.137     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 5.129     ; 5.137     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; conv|altpll_component|auto_generated|pll1|clk[0] ; 568.575 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; CLK50M                                           ; 9.483   ; 0.000         ;
; conv|altpll_component|auto_generated|pll1|clk[0] ; 285.511 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'conv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+---------+----------------+----------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node      ; To Node        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------+----------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 568.575 ; state.00010001 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.803      ;
; 568.635 ; state.00001111 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.743      ;
; 568.640 ; state.00000111 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.738      ;
; 568.656 ; state.00001110 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.722      ;
; 568.658 ; state.00001011 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.720      ;
; 568.672 ; state.00001101 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.706      ;
; 568.717 ; state.00001001 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.661      ;
; 568.718 ; state.00010001 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.659      ;
; 568.740 ; state.00010011 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.638      ;
; 568.778 ; state.00001111 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.599      ;
; 568.783 ; state.00000111 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.594      ;
; 568.799 ; state.00001110 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.578      ;
; 568.801 ; state.00001011 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.576      ;
; 568.808 ; state.00010000 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.570      ;
; 568.815 ; state.00001101 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.562      ;
; 568.841 ; state.00010010 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.537      ;
; 568.846 ; state.00010111 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.532      ;
; 568.860 ; state.00001001 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.517      ;
; 568.871 ; key_arr[1]     ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.036     ; 2.508      ;
; 568.871 ; key_arr[1]     ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.036     ; 2.508      ;
; 568.883 ; state.00000101 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.494      ;
; 568.883 ; state.00000101 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.494      ;
; 568.883 ; state.00000101 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.494      ;
; 568.883 ; state.00000101 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.494      ;
; 568.883 ; state.00000101 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.494      ;
; 568.883 ; state.00010011 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.494      ;
; 568.910 ; state.00010101 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.468      ;
; 568.916 ; state.00010001 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.462      ;
; 568.916 ; state.00010001 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.462      ;
; 568.925 ; state.00010001 ; state.00010000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.453      ;
; 568.927 ; state.00010001 ; state.00000111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.451      ;
; 568.928 ; state.00010001 ; state.00000101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.450      ;
; 568.929 ; state.00010001 ; state.00001010 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.449      ;
; 568.930 ; state.00010001 ; state.00001101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.448      ;
; 568.930 ; key_arr[1]     ; hiz            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.035     ; 2.450      ;
; 568.931 ; state.00010001 ; state.00001000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.447      ;
; 568.931 ; state.00010001 ; state.00000110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.447      ;
; 568.933 ; state.00010110 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.445      ;
; 568.934 ; state.00010001 ; state.00000100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.444      ;
; 568.935 ; state.00010001 ; state.00001110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.443      ;
; 568.937 ; state.00010001 ; state.00001011 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.441      ;
; 568.938 ; state.00010001 ; state.00001100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.440      ;
; 568.939 ; state.00010001 ; state.00001001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.439      ;
; 568.940 ; state.00010001 ; state.00001111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.438      ;
; 568.940 ; state.00001111 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.438      ;
; 568.940 ; state.00001111 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.438      ;
; 568.941 ; state.00001000 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.437      ;
; 568.949 ; state.00001101 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.428      ;
; 568.949 ; state.00001101 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.428      ;
; 568.949 ; state.00001101 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.428      ;
; 568.949 ; state.00001101 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.428      ;
; 568.949 ; state.00001101 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.428      ;
; 568.951 ; state.00010000 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.426      ;
; 568.959 ; state.00000101 ; rBC1           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.419      ;
; 568.960 ; state.00000000 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.418      ;
; 568.960 ; state.00000000 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.418      ;
; 568.964 ; state.00001011 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.414      ;
; 568.964 ; state.00001011 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.414      ;
; 568.975 ; state.00001101 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.403      ;
; 568.975 ; state.00001101 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.403      ;
; 568.977 ; state.00000111 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.400      ;
; 568.977 ; state.00000111 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.400      ;
; 568.977 ; state.00000111 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.400      ;
; 568.977 ; state.00000111 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.400      ;
; 568.977 ; state.00000111 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.400      ;
; 568.981 ; state.00000111 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.397      ;
; 568.981 ; state.00000111 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.397      ;
; 568.984 ; state.00010010 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.393      ;
; 568.985 ; state.00001111 ; state.00010000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.393      ;
; 568.986 ; state.00001110 ; state.00010001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.392      ;
; 568.986 ; state.00001110 ; state.00000000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.392      ;
; 568.987 ; state.00001111 ; state.00000111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.391      ;
; 568.988 ; state.00001111 ; state.00000101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.390      ;
; 568.989 ; state.00010111 ; rBC2           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.388      ;
; 568.989 ; state.00001111 ; state.00001010 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.389      ;
; 568.990 ; state.00000111 ; state.00010000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.388      ;
; 568.990 ; state.00001111 ; state.00001101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.388      ;
; 568.991 ; state.00001111 ; state.00001000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.387      ;
; 568.991 ; state.00001111 ; state.00000110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.387      ;
; 568.992 ; state.00000111 ; state.00000111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.386      ;
; 568.993 ; state.00000111 ; state.00000101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.385      ;
; 568.994 ; state.00000110 ; rDA[0]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.383      ;
; 568.994 ; state.00000110 ; rDA[3]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.383      ;
; 568.994 ; state.00000110 ; rDA[4]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.383      ;
; 568.994 ; state.00000110 ; rDA[1]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.383      ;
; 568.994 ; state.00000110 ; rDA[2]         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.038     ; 2.383      ;
; 568.994 ; state.00000111 ; state.00001010 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.384      ;
; 568.994 ; state.00001111 ; state.00000100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.384      ;
; 568.995 ; state.00000111 ; state.00001101 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.383      ;
; 568.995 ; state.00001111 ; state.00001110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.383      ;
; 568.996 ; state.00000111 ; state.00001000 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.382      ;
; 568.996 ; state.00000111 ; state.00000110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.382      ;
; 568.997 ; state.00001111 ; state.00001011 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.381      ;
; 568.998 ; state.00001111 ; state.00001100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.380      ;
; 568.999 ; state.00000111 ; state.00000100 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.379      ;
; 568.999 ; state.00001111 ; state.00001001 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.379      ;
; 569.000 ; state.00000000 ; hiz            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.036     ; 2.379      ;
; 569.000 ; state.00000111 ; state.00001110 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.378      ;
; 569.000 ; state.00001111 ; state.00001111 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.378      ;
; 569.002 ; state.00000111 ; state.00001011 ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 571.428      ; -0.037     ; 2.376      ;
+---------+----------------+----------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'conv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; powerup_reset:reset_gen|rst           ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; noise_freq[0]                         ; noise_freq[0]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; key_arr[0]                            ; key_arr[1]                            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; noise_freq[2]                         ; rDA[2]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.209 ; state.00010100                        ; state.00010101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; state.00010111                        ; state.00011000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; state.00010010                        ; state.00010011                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.213 ; state.00010011                        ; state.00010100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.223 ; state.00010101                        ; state.00010110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.260 ; state.00010110                        ; state.00010111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.264 ; state.00000100                        ; state.00000101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; state.00001010                        ; state.00001011                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; state.00010000                        ; state.00010001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.273 ; noise_freq[3]                         ; rDA[3]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; state.00000111                        ; state.00001000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.277 ; key_arr[1]                            ; key_arr[2]                            ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.297 ; noise_freq[2]                         ; noise_freq[2]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.299 ; noise_freq[3]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.308 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.324 ; state.00001100                        ; state.00001101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.326 ; state.00001011                        ; state.00001100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.327 ; state.00000101                        ; state.00000110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; state.00000110                        ; state.00000111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; state.00001110                        ; state.00001111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; state.00001101                        ; state.00001110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; state.00001000                        ; state.00001001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; state.00001001                        ; state.00001010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.450      ;
; 0.330 ; state.00001111                        ; state.00010000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.340 ; noise_freq[4]                         ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.461      ;
; 0.353 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.474      ;
; 0.354 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.364 ; state.00000010                        ; state.00010001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.485      ;
; 0.364 ; state.00000010                        ; state.00000000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.485      ;
; 0.367 ; noise_freq[4]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.488      ;
; 0.400 ; state.00010101                        ; rDA[1]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.519      ;
; 0.413 ; state.00000001                        ; rDA[2]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.534      ;
; 0.423 ; state.00000001                        ; rDA[0]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.423 ; state.00000001                        ; rDA[3]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.423 ; state.00000001                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.425 ; state.00000100                        ; state.00011001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.545      ;
; 0.431 ; state.00010001                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.552      ;
; 0.434 ; state.00000101                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.444 ; noise_freq[0]                         ; rDA[0]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.446 ; noise_freq[2]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.450 ; noise_freq[0]                         ; noise_freq[2]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.454 ; noise_freq[1]                         ; noise_freq[2]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; key_arr[2]                            ; state.00000001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; noise_freq[3]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[3] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.463 ; noise_freq[0]                         ; noise_freq[1]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.468 ; noise_freq[1]                         ; noise_freq[1]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.471 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; powerup_reset:reset_gen|tick_timer[1] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; state.00010001                        ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.489 ; key_arr[0]                            ; state.00000001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.506 ; state.00011000                        ; state.00011001                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.625      ;
; 0.509 ; noise_freq[2]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.513 ; noise_freq[0]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.516 ; noise_freq[0]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; noise_freq[1]                         ; noise_freq[3]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; state.00000010                        ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; state.00000010                        ; state.00010110                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; state.00010101                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; noise_freq[1]                         ; noise_freq[4]                         ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.523 ; state.00000010                        ; hiz                                   ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; state.00001011                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.550 ; state.00000010                        ; state.00010101                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.550 ; state.00000010                        ; state.00011000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.550 ; state.00000010                        ; state.00010100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.550 ; state.00000010                        ; state.00010111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.550 ; state.00000010                        ; state.00010011                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.552 ; state.00001111                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.672      ;
; 0.555 ; state.00000011                        ; state.00011000                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.677      ;
; 0.556 ; state.00000011                        ; rDA[1]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.677      ;
; 0.564 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[2] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.685      ;
; 0.569 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.690      ;
; 0.570 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.691      ;
; 0.572 ; powerup_reset:reset_gen|tick_timer[3] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.693      ;
; 0.577 ; powerup_reset:reset_gen|tick_timer[0] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.698      ;
; 0.579 ; state.00001101                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; state.00000100                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.700      ;
; 0.591 ; state.00001001                        ; rBC1                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.602 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|rst           ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.723      ;
; 0.603 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.724      ;
; 0.605 ; powerup_reset:reset_gen|tick_timer[2] ; powerup_reset:reset_gen|tick_timer[1] ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.726      ;
; 0.614 ; key_arr[2]                            ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.736      ;
; 0.615 ; state.00000001                        ; rBC2                                  ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.735      ;
; 0.618 ; state.00010101                        ; rDA[0]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.737      ;
; 0.649 ; state.00010101                        ; rDA[2]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.768      ;
; 0.651 ; state.00000100                        ; hiz                                   ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.772      ;
; 0.654 ; state.00010011                        ; rDA[4]                                ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.773      ;
; 0.665 ; key_arr[0]                            ; state.00010010                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.787      ;
; 0.671 ; state.00000001                        ; state.00010111                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.793      ;
; 0.680 ; state.00000011                        ; state.00000100                        ; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.802      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK50M'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; 9.483  ; 9.483        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.483  ; 9.483        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.508  ; 9.508        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; CLK50M~input|o                                             ;
; 9.510  ; 9.510        ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; CLK50M~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK50M ; Rise       ; CLK50M~input|i                                             ;
; 10.489 ; 10.489       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.492 ; 10.492       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; CLK50M~input|o                                             ;
; 10.516 ; 10.516       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.516 ; 10.516       ; 0.000          ; High Pulse Width ; CLK50M ; Rise       ; conv|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK50M ; Rise       ; CLK50M                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'conv|altpll_component|auto_generated|pll1|clk[0]'                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; 285.511 ; 285.695      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hiz                                   ;
; 285.511 ; 285.695      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC1                                  ;
; 285.511 ; 285.695      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010010                        ;
; 285.511 ; 285.695      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010011                        ;
; 285.511 ; 285.695      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010100                        ;
; 285.511 ; 285.695      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010101                        ;
; 285.511 ; 285.695      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010110                        ;
; 285.511 ; 285.695      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010111                        ;
; 285.511 ; 285.695      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011000                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[0]                            ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[1]                            ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[2]                            ;
; 285.512 ; 285.728      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|rst           ;
; 285.512 ; 285.728      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[0] ;
; 285.512 ; 285.728      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[1] ;
; 285.512 ; 285.728      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[2] ;
; 285.512 ; 285.728      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[3] ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC2                                  ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000000                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000001                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000010                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000011                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000100                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000101                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000110                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000111                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001000                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001001                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001010                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001011                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001100                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001101                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001110                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001111                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010000                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010001                        ;
; 285.512 ; 285.696      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011001                        ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[0]                            ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[1]                            ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_arr[2]                            ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[0]                         ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[0]                         ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[1]                         ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[1]                         ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[2]                         ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[2]                         ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[3]                         ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[3]                         ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[4]                         ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; noise_freq[4]                         ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|rst           ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[0] ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[1] ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[2] ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:reset_gen|tick_timer[3] ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC2                                  ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[0]                                ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[0]                                ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[1]                                ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[1]                                ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[2]                                ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[2]                                ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[3]                                ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[3]                                ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[4]                                ;
; 285.513 ; 285.697      ; 0.184          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rDA[4]                                ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000001                        ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000011                        ;
; 285.513 ; 285.729      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011001                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hiz                                   ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC1                                  ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000000                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000010                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000100                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000101                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000110                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00000111                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001000                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001001                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001010                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001011                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001100                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001101                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001110                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00001111                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010000                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010001                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010010                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010011                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010100                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010101                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010110                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010111                        ;
; 285.514 ; 285.730      ; 0.216          ; High Pulse Width ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00011000                        ;
; 285.691 ; 285.691      ; 0.000          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hiz|clk                               ;
; 285.691 ; 285.691      ; 0.000          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rBC1|clk                              ;
; 285.691 ; 285.691      ; 0.000          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010010|clk                    ;
; 285.691 ; 285.691      ; 0.000          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010011|clk                    ;
; 285.691 ; 285.691      ; 0.000          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010100|clk                    ;
; 285.691 ; 285.691      ; 0.000          ; Low Pulse Width  ; conv|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.00010101|clk                    ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; key0      ; CLK50M     ; 1.400 ; 1.839 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; CLK50M     ; 1.660 ; 2.005 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; key0      ; CLK50M     ; -0.880 ; -1.309 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; CLK50M     ; -1.317 ; -1.675 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; BC1       ; CLK50M     ; 2.819 ; 3.021 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BC2       ; CLK50M     ; 2.479 ; 2.669 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BDIR      ; CLK50M     ; 2.968 ; 3.262 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ; 1.353 ;       ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; DA[*]     ; CLK50M     ; 3.022 ; 3.315 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 2.785 ; 2.988 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 2.738 ; 2.948 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 3.022 ; 3.315 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 2.707 ; 2.932 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 2.554 ; 2.760 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[5]    ; CLK50M     ; 3.011 ; 2.784 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[6]    ; CLK50M     ; 2.914 ; 2.711 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[7]    ; CLK50M     ; 2.914 ; 2.711 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; NRES      ; CLK50M     ; 1.894 ; 1.975 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ;       ; 1.436 ; Fall       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; BC1       ; CLK50M     ; 2.519 ; 2.715 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BC2       ; CLK50M     ; 2.193 ; 2.378 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BDIR      ; CLK50M     ; 2.682 ; 2.971 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ; 1.119 ;       ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; DA[*]     ; CLK50M     ; 2.266 ; 2.416 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 2.489 ; 2.686 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 2.443 ; 2.647 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 2.735 ; 3.022 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 2.413 ; 2.630 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 2.266 ; 2.465 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[5]    ; CLK50M     ; 2.707 ; 2.488 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[6]    ; CLK50M     ; 2.613 ; 2.416 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[7]    ; CLK50M     ; 2.613 ; 2.416 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; NRES      ; CLK50M     ; 1.632 ; 1.712 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ;       ; 1.200 ; Fall       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                    ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 2.558 ; 2.594 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 2.558 ; 2.594 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 2.558 ; 2.594 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 3.198 ; 3.316 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 2.817 ; 2.843 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 2.817 ; 2.843 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 2.277 ; 2.313 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 2.277 ; 2.313 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 2.277 ; 2.313 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 2.911 ; 3.029 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 2.525 ; 2.551 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 2.525 ; 2.551 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                           ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 2.754     ; 2.718     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 2.754     ; 2.718     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 2.754     ; 2.718     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 3.501     ; 3.383     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 3.034     ; 3.008     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 3.034     ; 3.008     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                   ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+
; DA[*]     ; CLK50M     ; 2.467     ; 2.431     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 2.467     ; 2.431     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 2.467     ; 2.431     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 3.206     ; 3.088     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 2.734     ; 2.708     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 2.734     ; 2.708     ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 564.741 ; 0.186 ; N/A      ; N/A     ; 9.483               ;
;  CLK50M                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 9.483               ;
;  conv|altpll_component|auto_generated|pll1|clk[0] ; 564.741 ; 0.186 ; N/A      ; N/A     ; 285.431             ;
; Design-wide TNS                                   ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK50M                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  conv|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; key0      ; CLK50M     ; 2.772 ; 2.998 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; CLK50M     ; 3.220 ; 3.358 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; key0      ; CLK50M     ; -0.880 ; -1.309 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; CLK50M     ; -1.317 ; -1.675 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; BC1       ; CLK50M     ; 6.527 ; 6.334 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BC2       ; CLK50M     ; 5.557 ; 5.545 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BDIR      ; CLK50M     ; 6.305 ; 6.425 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ; 2.950 ;       ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; DA[*]     ; CLK50M     ; 6.500 ; 6.579 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 6.389 ; 6.160 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 6.255 ; 6.082 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 6.500 ; 6.579 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 6.096 ; 6.012 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 5.782 ; 5.733 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[5]    ; CLK50M     ; 6.220 ; 6.327 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[6]    ; CLK50M     ; 6.005 ; 6.089 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[7]    ; CLK50M     ; 6.005 ; 6.089 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; NRES      ; CLK50M     ; 4.220 ; 4.215 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ;       ; 2.926 ; Fall       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; BC1       ; CLK50M     ; 2.519 ; 2.715 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BC2       ; CLK50M     ; 2.193 ; 2.378 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; BDIR      ; CLK50M     ; 2.682 ; 2.971 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ; 1.119 ;       ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; DA[*]     ; CLK50M     ; 2.266 ; 2.416 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[0]    ; CLK50M     ; 2.489 ; 2.686 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[1]    ; CLK50M     ; 2.443 ; 2.647 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[2]    ; CLK50M     ; 2.735 ; 3.022 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[3]    ; CLK50M     ; 2.413 ; 2.630 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[4]    ; CLK50M     ; 2.266 ; 2.465 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[5]    ; CLK50M     ; 2.707 ; 2.488 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[6]    ; CLK50M     ; 2.613 ; 2.416 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
;  DA[7]    ; CLK50M     ; 2.613 ; 2.416 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; NRES      ; CLK50M     ; 1.632 ; 1.712 ; Rise       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
; CLOCK     ; CLK50M     ;       ; 1.200 ; Fall       ; conv|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin   ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLOCK ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NRES  ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BC1   ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BC2   ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BDIR  ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[0] ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[1] ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[2] ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[3] ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[4] ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[5] ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[6] ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[7] ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------+
; Input Transition Times                                    ;
+--------+--------------+-----------------+-----------------+
; Pin    ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------+--------------+-----------------+-----------------+
; DA[0]  ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; DA[1]  ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; DA[2]  ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; DA[3]  ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; DA[4]  ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; DA[5]  ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; DA[6]  ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; DA[7]  ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; CLK50M ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; key0   ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; key1   ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
+--------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLOCK ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.83e-09 V                   ; 2.91 V              ; -0.188 V            ; 0.124 V                              ; 0.258 V                              ; 2.47e-10 s                  ; 2.36e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.83e-09 V                  ; 2.91 V             ; -0.188 V           ; 0.124 V                             ; 0.258 V                             ; 2.47e-10 s                 ; 2.36e-10 s                 ; No                        ; Yes                       ;
; NRES  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.83e-09 V                   ; 2.91 V              ; -0.188 V            ; 0.124 V                              ; 0.258 V                              ; 2.47e-10 s                  ; 2.36e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.83e-09 V                  ; 2.91 V             ; -0.188 V           ; 0.124 V                             ; 0.258 V                             ; 2.47e-10 s                 ; 2.36e-10 s                 ; No                        ; Yes                       ;
; BC1   ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.83e-09 V                   ; 2.91 V              ; -0.188 V            ; 0.124 V                              ; 0.258 V                              ; 2.47e-10 s                  ; 2.36e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.83e-09 V                  ; 2.91 V             ; -0.188 V           ; 0.124 V                             ; 0.258 V                             ; 2.47e-10 s                 ; 2.36e-10 s                 ; No                        ; Yes                       ;
; BC2   ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.83e-09 V                   ; 2.91 V              ; -0.188 V            ; 0.124 V                              ; 0.258 V                              ; 2.47e-10 s                  ; 2.36e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.83e-09 V                  ; 2.91 V             ; -0.188 V           ; 0.124 V                             ; 0.258 V                             ; 2.47e-10 s                 ; 2.36e-10 s                 ; No                        ; Yes                       ;
; BDIR  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.83e-09 V                   ; 2.82 V              ; -0.0126 V           ; 0.214 V                              ; 0.106 V                              ; 1.69e-09 s                  ; 1.76e-09 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.83e-09 V                  ; 2.82 V             ; -0.0126 V          ; 0.214 V                             ; 0.106 V                             ; 1.69e-09 s                 ; 1.76e-09 s                 ; Yes                       ; Yes                       ;
; DA[0] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.05e-09 V                   ; 2.88 V              ; -0.0709 V           ; 0.159 V                              ; 0.097 V                              ; 2.78e-10 s                  ; 3.75e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.05e-09 V                  ; 2.88 V             ; -0.0709 V          ; 0.159 V                             ; 0.097 V                             ; 2.78e-10 s                 ; 3.75e-10 s                 ; Yes                       ; Yes                       ;
; DA[1] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.05e-09 V                   ; 2.88 V              ; -0.0709 V           ; 0.159 V                              ; 0.097 V                              ; 2.78e-10 s                  ; 3.75e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.05e-09 V                  ; 2.88 V             ; -0.0709 V          ; 0.159 V                             ; 0.097 V                             ; 2.78e-10 s                 ; 3.75e-10 s                 ; Yes                       ; Yes                       ;
; DA[2] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.05e-09 V                   ; 2.82 V              ; -0.0116 V           ; 0.206 V                              ; 0.101 V                              ; 1.69e-09 s                  ; 1.75e-09 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.05e-09 V                  ; 2.82 V             ; -0.0116 V          ; 0.206 V                             ; 0.101 V                             ; 1.69e-09 s                 ; 1.75e-09 s                 ; Yes                       ; Yes                       ;
; DA[3] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.05e-09 V                   ; 2.92 V              ; -0.193 V            ; 0.285 V                              ; 0.255 V                              ; 1.57e-10 s                  ; 2.27e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.05e-09 V                  ; 2.92 V             ; -0.193 V           ; 0.285 V                             ; 0.255 V                             ; 1.57e-10 s                 ; 2.27e-10 s                 ; No                        ; Yes                       ;
; DA[4] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.05e-09 V                   ; 2.92 V              ; -0.193 V            ; 0.285 V                              ; 0.255 V                              ; 1.57e-10 s                  ; 2.27e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.05e-09 V                  ; 2.92 V             ; -0.193 V           ; 0.285 V                             ; 0.255 V                             ; 1.57e-10 s                 ; 2.27e-10 s                 ; No                        ; Yes                       ;
; DA[5] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.05e-09 V                   ; 2.92 V              ; -0.193 V            ; 0.285 V                              ; 0.255 V                              ; 1.57e-10 s                  ; 2.27e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.05e-09 V                  ; 2.92 V             ; -0.193 V           ; 0.285 V                             ; 0.255 V                             ; 1.57e-10 s                 ; 2.27e-10 s                 ; No                        ; Yes                       ;
; DA[6] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.83e-09 V                   ; 2.91 V              ; -0.188 V            ; 0.124 V                              ; 0.258 V                              ; 2.47e-10 s                  ; 2.36e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.83e-09 V                  ; 2.91 V             ; -0.188 V           ; 0.124 V                             ; 0.258 V                             ; 2.47e-10 s                 ; 2.36e-10 s                 ; No                        ; Yes                       ;
; DA[7] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.83e-09 V                   ; 2.91 V              ; -0.188 V            ; 0.124 V                              ; 0.258 V                              ; 2.47e-10 s                  ; 2.36e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.83e-09 V                  ; 2.91 V             ; -0.188 V           ; 0.124 V                             ; 0.258 V                             ; 2.47e-10 s                 ; 2.36e-10 s                 ; No                        ; Yes                       ;
+-------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLOCK ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.62e-07 V                   ; 2.83 V              ; -0.0966 V           ; 0.076 V                              ; 0.118 V                              ; 2.67e-10 s                  ; 3.84e-10 s                  ; Yes                        ; No                         ; 2.8 V                       ; 2.62e-07 V                  ; 2.83 V             ; -0.0966 V          ; 0.076 V                             ; 0.118 V                             ; 2.67e-10 s                 ; 3.84e-10 s                 ; Yes                       ; No                        ;
; NRES  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.62e-07 V                   ; 2.83 V              ; -0.0966 V           ; 0.076 V                              ; 0.118 V                              ; 2.67e-10 s                  ; 3.84e-10 s                  ; Yes                        ; No                         ; 2.8 V                       ; 2.62e-07 V                  ; 2.83 V             ; -0.0966 V          ; 0.076 V                             ; 0.118 V                             ; 2.67e-10 s                 ; 3.84e-10 s                 ; Yes                       ; No                        ;
; BC1   ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.62e-07 V                   ; 2.83 V              ; -0.0966 V           ; 0.076 V                              ; 0.118 V                              ; 2.67e-10 s                  ; 3.84e-10 s                  ; Yes                        ; No                         ; 2.8 V                       ; 2.62e-07 V                  ; 2.83 V             ; -0.0966 V          ; 0.076 V                             ; 0.118 V                             ; 2.67e-10 s                 ; 3.84e-10 s                 ; Yes                       ; No                        ;
; BC2   ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.62e-07 V                   ; 2.83 V              ; -0.0966 V           ; 0.076 V                              ; 0.118 V                              ; 2.67e-10 s                  ; 3.84e-10 s                  ; Yes                        ; No                         ; 2.8 V                       ; 2.62e-07 V                  ; 2.83 V             ; -0.0966 V          ; 0.076 V                             ; 0.118 V                             ; 2.67e-10 s                 ; 3.84e-10 s                 ; Yes                       ; No                        ;
; BDIR  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.62e-07 V                   ; 2.81 V              ; -0.00848 V          ; 0.176 V                              ; 0.119 V                              ; 1.95e-09 s                  ; 2.12e-09 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.62e-07 V                  ; 2.81 V             ; -0.00848 V         ; 0.176 V                             ; 0.119 V                             ; 1.95e-09 s                 ; 2.12e-09 s                 ; Yes                       ; Yes                       ;
; DA[0] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.76e-07 V                   ; 2.84 V              ; -0.0588 V           ; 0.078 V                              ; 0.146 V                              ; 3.38e-10 s                  ; 4.29e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.76e-07 V                  ; 2.84 V             ; -0.0588 V          ; 0.078 V                             ; 0.146 V                             ; 3.38e-10 s                 ; 4.29e-10 s                 ; Yes                       ; Yes                       ;
; DA[1] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.76e-07 V                   ; 2.84 V              ; -0.0588 V           ; 0.078 V                              ; 0.146 V                              ; 3.38e-10 s                  ; 4.29e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.76e-07 V                  ; 2.84 V             ; -0.0588 V          ; 0.078 V                             ; 0.146 V                             ; 3.38e-10 s                 ; 4.29e-10 s                 ; Yes                       ; Yes                       ;
; DA[2] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.76e-07 V                   ; 2.81 V              ; -0.00819 V          ; 0.171 V                              ; 0.116 V                              ; 1.94e-09 s                  ; 2.11e-09 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.76e-07 V                  ; 2.81 V             ; -0.00819 V         ; 0.171 V                             ; 0.116 V                             ; 1.94e-09 s                 ; 2.11e-09 s                 ; Yes                       ; Yes                       ;
; DA[3] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.76e-07 V                   ; 2.84 V              ; -0.1 V              ; 0.067 V                              ; 0.284 V                              ; 2.63e-10 s                  ; 2.95e-10 s                  ; Yes                        ; No                         ; 2.8 V                       ; 1.76e-07 V                  ; 2.84 V             ; -0.1 V             ; 0.067 V                             ; 0.284 V                             ; 2.63e-10 s                 ; 2.95e-10 s                 ; Yes                       ; No                        ;
; DA[4] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.76e-07 V                   ; 2.84 V              ; -0.1 V              ; 0.067 V                              ; 0.284 V                              ; 2.63e-10 s                  ; 2.95e-10 s                  ; Yes                        ; No                         ; 2.8 V                       ; 1.76e-07 V                  ; 2.84 V             ; -0.1 V             ; 0.067 V                             ; 0.284 V                             ; 2.63e-10 s                 ; 2.95e-10 s                 ; Yes                       ; No                        ;
; DA[5] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.76e-07 V                   ; 2.84 V              ; -0.1 V              ; 0.067 V                              ; 0.284 V                              ; 2.63e-10 s                  ; 2.95e-10 s                  ; Yes                        ; No                         ; 2.8 V                       ; 1.76e-07 V                  ; 2.84 V             ; -0.1 V             ; 0.067 V                             ; 0.284 V                             ; 2.63e-10 s                 ; 2.95e-10 s                 ; Yes                       ; No                        ;
; DA[6] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.62e-07 V                   ; 2.83 V              ; -0.0966 V           ; 0.076 V                              ; 0.118 V                              ; 2.67e-10 s                  ; 3.84e-10 s                  ; Yes                        ; No                         ; 2.8 V                       ; 2.62e-07 V                  ; 2.83 V             ; -0.0966 V          ; 0.076 V                             ; 0.118 V                             ; 2.67e-10 s                 ; 3.84e-10 s                 ; Yes                       ; No                        ;
; DA[7] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.62e-07 V                   ; 2.83 V              ; -0.0966 V           ; 0.076 V                              ; 0.118 V                              ; 2.67e-10 s                  ; 3.84e-10 s                  ; Yes                        ; No                         ; 2.8 V                       ; 2.62e-07 V                  ; 2.83 V             ; -0.0966 V          ; 0.076 V                             ; 0.118 V                             ; 2.67e-10 s                 ; 3.84e-10 s                 ; Yes                       ; No                        ;
+-------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLOCK ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.2e-08 V                    ; 3.51 V              ; -0.351 V            ; 0.462 V                              ; 0.406 V                              ; 1.08e-10 s                  ; 1.98e-10 s                  ; No                         ; No                         ; 3.15 V                      ; 5.2e-08 V                   ; 3.51 V             ; -0.351 V           ; 0.462 V                             ; 0.406 V                             ; 1.08e-10 s                 ; 1.98e-10 s                 ; No                        ; No                        ;
; NRES  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.2e-08 V                    ; 3.51 V              ; -0.351 V            ; 0.462 V                              ; 0.406 V                              ; 1.08e-10 s                  ; 1.98e-10 s                  ; No                         ; No                         ; 3.15 V                      ; 5.2e-08 V                   ; 3.51 V             ; -0.351 V           ; 0.462 V                             ; 0.406 V                             ; 1.08e-10 s                 ; 1.98e-10 s                 ; No                        ; No                        ;
; BC1   ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.2e-08 V                    ; 3.51 V              ; -0.351 V            ; 0.462 V                              ; 0.406 V                              ; 1.08e-10 s                  ; 1.98e-10 s                  ; No                         ; No                         ; 3.15 V                      ; 5.2e-08 V                   ; 3.51 V             ; -0.351 V           ; 0.462 V                             ; 0.406 V                             ; 1.08e-10 s                 ; 1.98e-10 s                 ; No                        ; No                        ;
; BC2   ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.2e-08 V                    ; 3.51 V              ; -0.351 V            ; 0.462 V                              ; 0.406 V                              ; 1.08e-10 s                  ; 1.98e-10 s                  ; No                         ; No                         ; 3.15 V                      ; 5.2e-08 V                   ; 3.51 V             ; -0.351 V           ; 0.462 V                             ; 0.406 V                             ; 1.08e-10 s                 ; 1.98e-10 s                 ; No                        ; No                        ;
; BDIR  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.2e-08 V                    ; 3.19 V              ; -0.0242 V           ; 0.321 V                              ; 0.27 V                               ; 1.25e-09 s                  ; 1.43e-09 s                  ; No                         ; Yes                        ; 3.15 V                      ; 5.2e-08 V                   ; 3.19 V             ; -0.0242 V          ; 0.321 V                             ; 0.27 V                              ; 1.25e-09 s                 ; 1.43e-09 s                 ; No                        ; Yes                       ;
; DA[0] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 3.56e-08 V                   ; 3.3 V               ; -0.143 V            ; 0.175 V                              ; 0.262 V                              ; 2.64e-10 s                  ; 2.41e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 3.56e-08 V                  ; 3.3 V              ; -0.143 V           ; 0.175 V                             ; 0.262 V                             ; 2.64e-10 s                 ; 2.41e-10 s                 ; No                        ; Yes                       ;
; DA[1] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 3.56e-08 V                   ; 3.3 V               ; -0.143 V            ; 0.175 V                              ; 0.262 V                              ; 2.64e-10 s                  ; 2.41e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 3.56e-08 V                  ; 3.3 V              ; -0.143 V           ; 0.175 V                             ; 0.262 V                             ; 2.64e-10 s                 ; 2.41e-10 s                 ; No                        ; Yes                       ;
; DA[2] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 3.56e-08 V                   ; 3.19 V              ; -0.0233 V           ; 0.315 V                              ; 0.144 V                              ; 1.25e-09 s                  ; 1.43e-09 s                  ; No                         ; Yes                        ; 3.15 V                      ; 3.56e-08 V                  ; 3.19 V             ; -0.0233 V          ; 0.315 V                             ; 0.144 V                             ; 1.25e-09 s                 ; 1.43e-09 s                 ; No                        ; Yes                       ;
; DA[3] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 3.56e-08 V                   ; 3.52 V              ; -0.344 V            ; 0.468 V                              ; 0.401 V                              ; 1.06e-10 s                  ; 1.91e-10 s                  ; No                         ; No                         ; 3.15 V                      ; 3.56e-08 V                  ; 3.52 V             ; -0.344 V           ; 0.468 V                             ; 0.401 V                             ; 1.06e-10 s                 ; 1.91e-10 s                 ; No                        ; No                        ;
; DA[4] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 3.56e-08 V                   ; 3.52 V              ; -0.344 V            ; 0.468 V                              ; 0.401 V                              ; 1.06e-10 s                  ; 1.91e-10 s                  ; No                         ; No                         ; 3.15 V                      ; 3.56e-08 V                  ; 3.52 V             ; -0.344 V           ; 0.468 V                             ; 0.401 V                             ; 1.06e-10 s                 ; 1.91e-10 s                 ; No                        ; No                        ;
; DA[5] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 3.56e-08 V                   ; 3.52 V              ; -0.344 V            ; 0.468 V                              ; 0.401 V                              ; 1.06e-10 s                  ; 1.91e-10 s                  ; No                         ; No                         ; 3.15 V                      ; 3.56e-08 V                  ; 3.52 V             ; -0.344 V           ; 0.468 V                             ; 0.401 V                             ; 1.06e-10 s                 ; 1.91e-10 s                 ; No                        ; No                        ;
; DA[6] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.2e-08 V                    ; 3.51 V              ; -0.351 V            ; 0.462 V                              ; 0.406 V                              ; 1.08e-10 s                  ; 1.98e-10 s                  ; No                         ; No                         ; 3.15 V                      ; 5.2e-08 V                   ; 3.51 V             ; -0.351 V           ; 0.462 V                             ; 0.406 V                             ; 1.08e-10 s                 ; 1.98e-10 s                 ; No                        ; No                        ;
; DA[7] ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.2e-08 V                    ; 3.51 V              ; -0.351 V            ; 0.462 V                              ; 0.406 V                              ; 1.08e-10 s                  ; 1.98e-10 s                  ; No                         ; No                         ; 3.15 V                      ; 5.2e-08 V                   ; 3.51 V             ; -0.351 V           ; 0.462 V                             ; 0.406 V                             ; 1.08e-10 s                 ; 1.98e-10 s                 ; No                        ; No                        ;
+-------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 1132     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; conv|altpll_component|auto_generated|pll1|clk[0] ; conv|altpll_component|auto_generated|pll1|clk[0] ; 1132     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Thu Oct 22 22:24:20 2015
Info: Command: quartus_sta ym2149f -c ym2149f
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'ym2149f.sdc'
Info (332110): Deriving PLL Clocks
    Info (332110): create_generated_clock -source {conv|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 200 -multiply_by 7 -duty_cycle 50.00 -name {conv|altpll_component|auto_generated|pll1|clk[0]} {conv|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 564.741
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   564.741         0.000 conv|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 conv|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.872
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.872         0.000 CLK50M 
    Info (332119):   285.432         0.000 conv|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info (332146): Worst-case setup slack is 565.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   565.229         0.000 conv|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 conv|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.870
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.870         0.000 CLK50M 
    Info (332119):   285.431         0.000 conv|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {conv|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info (332146): Worst-case setup slack is 568.575
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   568.575         0.000 conv|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 conv|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.483         0.000 CLK50M 
    Info (332119):   285.511         0.000 conv|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 314 megabytes
    Info: Processing ended: Thu Oct 22 22:24:23 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


