$date
  Tue Apr  6 10:36:51 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module contador_bcd_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " rst_tb $end
$var reg 1 # ena_tb $end
$var reg 4 $ q_tb[3:0] $end
$scope module dut $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var reg 1 ' ena $end
$var reg 4 ( q[3:0] $end
$var reg 4 ) q_aux[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b0000 $
0%
1&
0'
b0000 (
b0000 )
#20000000
1!
1%
#30000000
0"
0&
#40000000
0!
0%
#50000000
1#
1'
#60000000
1!
b0001 $
1%
b0001 (
b0001 )
#80000000
0!
0%
#100000000
1!
b0010 $
1%
b0010 (
b0010 )
#120000000
0!
0%
#140000000
1!
b0011 $
1%
b0011 (
b0011 )
#160000000
0!
0%
#180000000
1!
b0100 $
1%
b0100 (
b0100 )
#200000000
0!
0%
#220000000
1!
b0101 $
1%
b0101 (
b0101 )
#240000000
0!
0%
#260000000
1!
b0110 $
1%
b0110 (
b0110 )
#280000000
0!
0%
#300000000
1!
b0111 $
1%
b0111 (
b0111 )
#320000000
0!
0%
#340000000
1!
b1000 $
1%
b1000 (
b1000 )
#360000000
0!
0%
#380000000
1!
b1001 $
1%
b1001 (
b1001 )
#400000000
0!
1"
b0000 $
0%
1&
b0000 (
b0000 )
#420000000
1!
1%
#430000000
0"
0&
#440000000
0!
0%
#460000000
1!
b0001 $
1%
b0001 (
b0001 )
#480000000
0!
0%
#500000000
1!
b0010 $
1%
b0010 (
b0010 )
#520000000
0!
0%
#540000000
1!
b0011 $
1%
b0011 (
b0011 )
#560000000
0!
0%
#580000000
1!
b0100 $
1%
b0100 (
b0100 )
#600000000
0!
0#
0%
0'
#620000000
1!
1%
#640000000
0!
0%
#660000000
1!
1%
#680000000
0!
0%
#700000000
1!
1%
#720000000
0!
0%
#740000000
1!
1%
#750000000
1#
1'
#760000000
0!
0%
#780000000
1!
b0101 $
1%
b0101 (
b0101 )
#800000000
0!
0%
#820000000
1!
b0110 $
1%
b0110 (
b0110 )
#840000000
0!
0%
#860000000
1!
b0111 $
1%
b0111 (
b0111 )
#880000000
0!
0%
#900000000
1!
b1000 $
1%
b1000 (
b1000 )
#920000000
0!
0%
#940000000
1!
b1001 $
1%
b1001 (
b1001 )
#960000000
0!
0%
#980000000
1!
b1010 $
1%
b1010 (
b1010 )
#1000000000
0!
0%
