set ::env(DESIGN_NAME) alu

set ::env(VERILOG_FILES) "$::env(DESIGN_DIR)/src/alu.v"

set ::env(FP_CORE_UTIL) 30

