{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.717936",
   "Default View_TopLeft":"-248,-514",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port ram -pg 1 -lvl 5 -x 2290 -y -350 -defaultsOSRD
preplace port clk_0 -pg 1 -lvl 0 -x -50 -y -180 -defaultsOSRD
preplace port dmi_hard_reset_0 -pg 1 -lvl 0 -x -50 -y 20 -defaultsOSRD
preplace port dmi_reg_en_0 -pg 1 -lvl 0 -x -50 -y -60 -defaultsOSRD
preplace port dmi_reg_wr_en_0 -pg 1 -lvl 0 -x -50 -y -20 -defaultsOSRD
preplace port rst_0 -pg 1 -lvl 0 -x -50 -y -160 -defaultsOSRD
preplace port i_ram_init_error_0 -pg 1 -lvl 0 -x -50 -y 90 -defaultsOSRD
preplace port i_ram_init_done_0 -pg 1 -lvl 0 -x -50 -y 70 -defaultsOSRD
preplace port o_uart_tx -pg 1 -lvl 5 -x 2290 -y -70 -defaultsOSRD
preplace port i_uart_rx -pg 1 -lvl 0 -x -50 -y -110 -defaultsOSRD
preplace portBus dmi_reg_addr_0 -pg 1 -lvl 0 -x -50 -y -40 -defaultsOSRD
preplace portBus dmi_reg_rdata_0 -pg 1 -lvl 5 -x 2290 -y -50 -defaultsOSRD
preplace portBus dmi_reg_wdata_0 -pg 1 -lvl 0 -x -50 -y 0 -defaultsOSRD
preplace portBus extintsrc_req_0 -pg 1 -lvl 0 -x -50 -y -80 -defaultsOSRD
preplace portBus AN_0 -pg 1 -lvl 5 -x 2290 -y 140 -defaultsOSRD
preplace portBus Digits_Bits_0 -pg 1 -lvl 5 -x 2290 -y 160 -defaultsOSRD
preplace portBus bidir -pg 1 -lvl 5 -x 2290 -y 440 -defaultsOSRD
preplace portBus o_led -pg 1 -lvl 5 -x 2290 -y 90 -defaultsOSRD
preplace portBus i_sw -pg 1 -lvl 0 -x -50 -y 130 -defaultsOSRD
preplace inst axi2wb_intcon_wrapper_0 -pg 1 -lvl 2 -x 820 -y 180 -defaultsOSRD
preplace inst wb_gpio_wrapper_0 -pg 1 -lvl 3 -x 1670 -y 950 -defaultsOSRD
preplace inst bootrom_wrapper_0 -pg 1 -lvl 3 -x 1670 -y 390 -defaultsOSRD
preplace inst syscon_wrapper_0 -pg 1 -lvl 3 -x 1670 -y 670 -defaultsOSRD
preplace inst swerv_wrapper_verilog_0 -pg 1 -lvl 1 -x 370 -y -80 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1670 -y 120 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1670 -y -90 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 4 -x 2130 -y -180 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1670 -y -270 -defaultsOSRD
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_adr_o 1 2 1 1220 -310n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_dat_o 1 2 1 1200 -290n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_sel_o 1 2 1 1180 -270n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_we_o 1 2 1 1170 -250n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_cyc_o 1 2 1 1160 -230n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_stb_o 1 2 1 1150 -210n
preplace netloc bootrom_wrapper_0_o_wb_ack 1 1 3 560 -500 NJ -500 1870
preplace netloc bootrom_wrapper_0_o_wb_rdt 1 1 3 570 -430 NJ -430 1840
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_adr_o 1 2 1 1120 -30n
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_dat_o 1 2 1 1110 -10n
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_sel_o 1 2 1 1100 10n
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_we_o 1 2 1 1090 30n
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_cyc_o 1 2 1 1080 50n
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_stb_o 1 2 1 1070 70n
preplace netloc syscon_wrapper_0_o_wb_ack 1 1 3 530 1150 NJ 1150 1890
preplace netloc syscon_wrapper_0_o_wb_rdt 1 1 3 540 1110 NJ 1110 1870
preplace netloc syscon_wrapper_0_o_nmi_int 1 0 4 40 1080 NJ 1080 NJ 1080 1840
preplace netloc syscon_wrapper_0_o_nmi_vec 1 0 4 50 1090 NJ 1090 NJ 1090 1880
preplace netloc syscon_wrapper_0_o_timer_irq 1 0 4 30 -480 NJ -480 NJ -480 1880
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_cyc_o 1 2 1 1040 370n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_adr_o 1 2 1 1060 290n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_dat_o 1 2 1 1050 310n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_sel_o 1 2 1 1030 330n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_we_o 1 2 1 1020 350n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_stb_o 1 2 1 1010 390n
preplace netloc wb_gpio_wrapper_0_wb_dat_o 1 1 3 550 1130 NJ 1130 1860
preplace netloc wb_gpio_wrapper_0_wb_ack_o 1 1 3 570 1120 NJ 1120 1830
preplace netloc wb_gpio_wrapper_0_wb_err_o 1 1 3 560 1140 NJ 1140 1850
preplace netloc wb_gpio_wrapper_0_wb_inta_o 1 2 2 1240 1100 1820
preplace netloc clk_0_1 1 0 4 10J -250 540 -420 1140 -350 1920
preplace netloc dmi_hard_reset_0_1 1 0 1 NJ 20
preplace netloc dmi_reg_addr_0_1 1 0 1 NJ -40
preplace netloc dmi_reg_en_0_1 1 0 1 NJ -60
preplace netloc swerv_wrapper_verilog_0_dmi_reg_rdata 1 1 4 530J -470 NJ -470 NJ -470 2270
preplace netloc dmi_reg_wdata_0_1 1 0 1 NJ 0
preplace netloc dmi_reg_wr_en_0_1 1 0 1 NJ -20
preplace netloc extintsrc_req_0_1 1 0 1 NJ -80
preplace netloc rst_0_1 1 0 4 20J -240 550 -410 1130 -340 1910
preplace netloc syscon_wrapper_0_AN 1 3 2 1900 140 N
preplace netloc syscon_wrapper_0_Digits_Bits 1 3 2 1910 160 N
preplace netloc i_ram_init_error_0_1 1 0 3 0J -440 NJ -440 1190J
preplace netloc i_ram_init_done_0_1 1 0 3 -20J -450 NJ -450 1210J
preplace netloc wb_gpio_wrapper_0_bidir 1 3 2 1920 440 N
preplace netloc axi_gpio_0_gpio_io_o 1 3 2 1920 90 N
preplace netloc gpio2_io_i_0_1 1 0 4 -10J -460 NJ -460 NJ -460 1830
preplace netloc xlconstant_0_dout 1 3 1 1900 -270n
preplace netloc axi_uart16550_0_sout 1 4 1 N -70
preplace netloc sin_0_1 1 0 5 -30J -490 NJ -490 NJ -490 NJ -490 2250
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 1240 -330 1820
preplace netloc S00_AXI_1 1 2 1 1230 -330n
preplace netloc swerv_wrapper_verilog_0_lsu_axi 1 1 1 N -90
preplace netloc swerv_wrapper_verilog_0_ifu_axi 1 1 1 N -110
preplace netloc swerv_wrapper_verilog_0_sb_axi 1 1 1 N -70
preplace netloc axi2wb_intcon_wrapper_0_o_ram_axi4 1 2 3 1070J -390 NJ -390 2260
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1890 -210n
levelinfo -pg 1 -50 370 820 1670 2130 2290
pagesize -pg 1 -db -bbox -sgen -250 -530 2490 1710
"
}
0
