<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - MINRESRX2FFT_MEMORY.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../MINRESRX2FFT_MEMORY.v" target="rtwreport_document_frame" id="linkToText_plain">MINRESRX2FFT_MEMORY.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: hdl_prj\hdlsrc\FFTHDLOptimizedExample_Burst\MINRESRX2FFT_MEMORY.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2024-05-11 18:31:33</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: MINRESRX2FFT_MEMORY</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: FFTHDLOptimizedExample_Burst/FFT Burst/FFT/MINRESRX2FFT_MEMORY</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 2</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Model version: 8.0</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a>
</span><span><a class="LN" name="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">module</span> MINRESRX2FFT_MEMORY
</span><span><a class="LN" name="23">   23   </a>          (clk,
</span><span><a class="LN" name="24">   24   </a>           reset,
</span><span><a class="LN" name="25">   25   </a>           dMemIn1_re,
</span><span><a class="LN" name="26">   26   </a>           dMemIn1_im,
</span><span><a class="LN" name="27">   27   </a>           dMemIn2_re,
</span><span><a class="LN" name="28">   28   </a>           dMemIn2_im,
</span><span><a class="LN" name="29">   29   </a>           wrEnb1,
</span><span><a class="LN" name="30">   30   </a>           wrEnb2,
</span><span><a class="LN" name="31">   31   </a>           wrEnb3,
</span><span><a class="LN" name="32">   32   </a>           rdEnb1,
</span><span><a class="LN" name="33">   33   </a>           rdEnb2,
</span><span><a class="LN" name="34">   34   </a>           rdEnb3,
</span><span><a class="LN" name="35">   35   </a>           stage,
</span><span><a class="LN" name="36">   36   </a>           initIC,
</span><span><a class="LN" name="37">   37   </a>           unLoadPhase,
</span><span><a class="LN" name="38">   38   </a>           dMemOut1_re,
</span><span><a class="LN" name="39">   39   </a>           dMemOut1_im,
</span><span><a class="LN" name="40">   40   </a>           dMemOut2_re,
</span><span><a class="LN" name="41">   41   </a>           dMemOut2_im);
</span><span><a class="LN" name="42">   42   </a>
</span><span><a class="LN" name="43">   43   </a>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] dMemIn1_re;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] dMemIn1_im;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] dMemIn2_re;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] dMemIn2_im;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">input</span>   wrEnb1;
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">input</span>   wrEnb2;
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">input</span>   wrEnb3;
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">input</span>   rdEnb1;
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">input</span>   rdEnb2;
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">input</span>   rdEnb3;
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">input</span>   [3:0] stage;  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">input</span>   initIC;
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">input</span>   unLoadPhase;
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dMemOut1_re;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dMemOut1_im;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dMemOut2_re;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dMemOut2_im;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="63">   63   </a>
</span><span><a class="LN" name="64">   64   </a>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [24:0] intdelay_reg [0:1];  <span class="CT">// sfix25 [2]</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] intdelay_reg_next [0:1];  <span class="CT">// sfix25_En13 [2]</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] wrData01Dly_re;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [24:0] intdelay_reg_1 [0:1];  <span class="CT">// sfix25 [2]</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] intdelay_reg_next_1 [0:1];  <span class="CT">// sfix25_En13 [2]</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] wrData10Dly_re;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [24:0] intdelay_reg_2 [0:1];  <span class="CT">// sfix25 [2]</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] intdelay_reg_next_2 [0:1];  <span class="CT">// sfix25_En13 [2]</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] wrData10Dly_im;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [24:0] intdelay_reg_3 [0:1];  <span class="CT">// sfix25 [2]</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] intdelay_reg_next_3 [0:1];  <span class="CT">// sfix25_En13 [2]</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] wrData11Dly_re;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [24:0] intdelay_reg_4 [0:1];  <span class="CT">// sfix25 [2]</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] intdelay_reg_next_4 [0:1];  <span class="CT">// sfix25_En13 [2]</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] wrData11Dly_im;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">reg</span> [7:0] wrAddr10;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">reg</span>  wrEnb11;
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">wire</span> [7:0] rdAddr10;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] rdData11_im;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] rdData11_re;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">reg</span>  wrEnb10;
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] rdData10_im;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">reg</span> [7:0] rdAddr01_tmp;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">reg</span> [7:0] rdAddr10_tmp;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] rdData10_re;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_cnt1;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_cnt2;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_cnt1LSB;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_cnt2MSB;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_IC;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_initCnt;
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_rdEnb2Dly;
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_rdEnb3Dly;
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_wrAddrReg23;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_wrAddrReg1;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_rdAddrReg1;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_rdAddrReg23;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb01Reg;
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb10Reg;
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb11Reg;
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_wrAddr1Dly;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_wrAddr2Dly;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb1Dly;
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb2Dly;
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb3Dly;
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_cnt1_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_cnt2_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_cnt1LSB_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_cnt2MSB_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_IC_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_initCnt_next;
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_rdEnb2Dly_next;
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_rdEnb3Dly_next;
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_wrAddrReg23_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_wrAddrReg1_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_rdAddrReg1_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_rdAddrReg23_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb01Reg_next;
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb10Reg_next;
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb11Reg_next;
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_wrAddr1Dly_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">reg</span> [7:0] minResRX2FFTMEMCtrl_wrAddr2Dly_next;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb1Dly_next;
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb2Dly_next;
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">reg</span>  minResRX2FFTMEMCtrl_wrEnb3Dly_next;
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">reg</span>  wrEnb01;
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">reg</span> [7:0] wrAddr01;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [24:0] dMemOut2_re_1;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [24:0] dMemOut2_im_1;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">wire</span> [7:0] rdAddr01;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [24:0] intdelay_reg_5 [0:1];  <span class="CT">// sfix25 [2]</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] intdelay_reg_next_5 [0:1];  <span class="CT">// sfix25_En13 [2]</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] wrData01Dly_im;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_0_2;  <span class="CT">// int32</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_2;  <span class="CT">// int32</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_0_3;  <span class="CT">// int32</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_3;  <span class="CT">// int32</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_0_4;  <span class="CT">// int32</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_4;  <span class="CT">// int32</span>
</span><span><a class="LN" name="148">  148   </a>
</span><span><a class="LN" name="149">  149   </a>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="151">  151   </a>    <span class="KW">begin</span> : intdelay_process
</span><span><a class="LN" name="152">  152   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="153">  153   </a>        <span class="KW">for</span>(intdelay_t_1 = 32'sd0; intdelay_t_1 &lt;= 32'sd1; intdelay_t_1 = intdelay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="154">  154   </a>          intdelay_reg[intdelay_t_1] &lt;= 25'sb0000000000000000000000000;
</span><span><a class="LN" name="155">  155   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="156">  156   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="157">  157   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="158">  158   </a>        <span class="KW">for</span>(intdelay_t_0_0 = 32'sd0; intdelay_t_0_0 &lt;= 32'sd1; intdelay_t_0_0 = intdelay_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="159">  159   </a>          intdelay_reg[intdelay_t_0_0] &lt;= intdelay_reg_next[intdelay_t_0_0];
</span><span><a class="LN" name="160">  160   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="161">  161   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="162">  162   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="163">  163   </a>
</span><span><a class="LN" name="164">  164   </a>  <span class="KW">assign</span> wrData01Dly_re = intdelay_reg[1];
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">assign</span> intdelay_reg_next[0] = dMemIn1_re;
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">assign</span> intdelay_reg_next[1] = intdelay_reg[0];
</span><span><a class="LN" name="167">  167   </a>
</span><span><a class="LN" name="168">  168   </a>
</span><span><a class="LN" name="169">  169   </a>
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="171">  171   </a>    <span class="KW">begin</span> : intdelay_1_process
</span><span><a class="LN" name="172">  172   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="173">  173   </a>        <span class="KW">for</span>(intdelay_t_1 = 32'sd0; intdelay_t_1 &lt;= 32'sd1; intdelay_t_1 = intdelay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="174">  174   </a>          intdelay_reg_1[intdelay_t_1] &lt;= 25'sb0000000000000000000000000;
</span><span><a class="LN" name="175">  175   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="176">  176   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="177">  177   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="178">  178   </a>        <span class="KW">for</span>(intdelay_t_0_0 = 32'sd0; intdelay_t_0_0 &lt;= 32'sd1; intdelay_t_0_0 = intdelay_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="179">  179   </a>          intdelay_reg_1[intdelay_t_0_0] &lt;= intdelay_reg_next_1[intdelay_t_0_0];
</span><span><a class="LN" name="180">  180   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="181">  181   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="182">  182   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="183">  183   </a>
</span><span><a class="LN" name="184">  184   </a>  <span class="KW">assign</span> wrData10Dly_re = intdelay_reg_1[1];
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">assign</span> intdelay_reg_next_1[0] = dMemIn2_re;
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">assign</span> intdelay_reg_next_1[1] = intdelay_reg_1[0];
</span><span><a class="LN" name="187">  187   </a>
</span><span><a class="LN" name="188">  188   </a>
</span><span><a class="LN" name="189">  189   </a>
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="191">  191   </a>    <span class="KW">begin</span> : intdelay_2_process
</span><span><a class="LN" name="192">  192   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="193">  193   </a>        <span class="KW">for</span>(intdelay_t_1_1 = 32'sd0; intdelay_t_1_1 &lt;= 32'sd1; intdelay_t_1_1 = intdelay_t_1_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="194">  194   </a>          intdelay_reg_2[intdelay_t_1_1] &lt;= 25'sb0000000000000000000000000;
</span><span><a class="LN" name="195">  195   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="196">  196   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="197">  197   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="198">  198   </a>        <span class="KW">for</span>(intdelay_t_0_0_1 = 32'sd0; intdelay_t_0_0_1 &lt;= 32'sd1; intdelay_t_0_0_1 = intdelay_t_0_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="199">  199   </a>          intdelay_reg_2[intdelay_t_0_0_1] &lt;= intdelay_reg_next_2[intdelay_t_0_0_1];
</span><span><a class="LN" name="200">  200   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="201">  201   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="202">  202   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="203">  203   </a>
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">assign</span> wrData10Dly_im = intdelay_reg_2[1];
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">assign</span> intdelay_reg_next_2[0] = dMemIn2_im;
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">assign</span> intdelay_reg_next_2[1] = intdelay_reg_2[0];
</span><span><a class="LN" name="207">  207   </a>
</span><span><a class="LN" name="208">  208   </a>
</span><span><a class="LN" name="209">  209   </a>
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="211">  211   </a>    <span class="KW">begin</span> : intdelay_3_process
</span><span><a class="LN" name="212">  212   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="213">  213   </a>        <span class="KW">for</span>(intdelay_t_1_2 = 32'sd0; intdelay_t_1_2 &lt;= 32'sd1; intdelay_t_1_2 = intdelay_t_1_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="214">  214   </a>          intdelay_reg_3[intdelay_t_1_2] &lt;= 25'sb0000000000000000000000000;
</span><span><a class="LN" name="215">  215   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="216">  216   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="217">  217   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="218">  218   </a>        <span class="KW">for</span>(intdelay_t_0_0_2 = 32'sd0; intdelay_t_0_0_2 &lt;= 32'sd1; intdelay_t_0_0_2 = intdelay_t_0_0_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="219">  219   </a>          intdelay_reg_3[intdelay_t_0_0_2] &lt;= intdelay_reg_next_3[intdelay_t_0_0_2];
</span><span><a class="LN" name="220">  220   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="221">  221   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="222">  222   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="223">  223   </a>
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">assign</span> wrData11Dly_re = intdelay_reg_3[1];
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">assign</span> intdelay_reg_next_3[0] = dMemIn2_re;
</span><span><a class="LN" name="226">  226   </a>  <span class="KW">assign</span> intdelay_reg_next_3[1] = intdelay_reg_3[0];
</span><span><a class="LN" name="227">  227   </a>
</span><span><a class="LN" name="228">  228   </a>
</span><span><a class="LN" name="229">  229   </a>
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="231">  231   </a>    <span class="KW">begin</span> : intdelay_4_process
</span><span><a class="LN" name="232">  232   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="233">  233   </a>        <span class="KW">for</span>(intdelay_t_1_3 = 32'sd0; intdelay_t_1_3 &lt;= 32'sd1; intdelay_t_1_3 = intdelay_t_1_3 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="234">  234   </a>          intdelay_reg_4[intdelay_t_1_3] &lt;= 25'sb0000000000000000000000000;
</span><span><a class="LN" name="235">  235   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="236">  236   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="237">  237   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="238">  238   </a>        <span class="KW">for</span>(intdelay_t_0_0_3 = 32'sd0; intdelay_t_0_0_3 &lt;= 32'sd1; intdelay_t_0_0_3 = intdelay_t_0_0_3 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="239">  239   </a>          intdelay_reg_4[intdelay_t_0_0_3] &lt;= intdelay_reg_next_4[intdelay_t_0_0_3];
</span><span><a class="LN" name="240">  240   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="241">  241   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="242">  242   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="243">  243   </a>
</span><span><a class="LN" name="244">  244   </a>  <span class="KW">assign</span> wrData11Dly_im = intdelay_reg_4[1];
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">assign</span> intdelay_reg_next_4[0] = dMemIn2_im;
</span><span><a class="LN" name="246">  246   </a>  <span class="KW">assign</span> intdelay_reg_next_4[1] = intdelay_reg_4[0];
</span><span><a class="LN" name="247">  247   </a>
</span><span><a class="LN" name="248">  248   </a>
</span><span><a class="LN" name="249">  249   </a>
</span><span><a class="LN" name="250">  250   </a>  SimpleDualPortRAM_generic #(.AddrWidth(8),
</span><span><a class="LN" name="251">  251   </a>                              .DataWidth(25)
</span><span><a class="LN" name="252">  252   </a>                              )
</span><span><a class="LN" name="253">  253   </a>                            u_dataMEM_im_11 (.clk(clk),
</span><span><a class="LN" name="254">  254   </a>                                             .wr_din(wrData11Dly_im),
</span><span><a class="LN" name="255">  255   </a>                                             .wr_addr(wrAddr10),
</span><span><a class="LN" name="256">  256   </a>                                             .wr_en(wrEnb11),
</span><span><a class="LN" name="257">  257   </a>                                             .rd_addr(rdAddr10),
</span><span><a class="LN" name="258">  258   </a>                                             .dout(rdData11_im)
</span><span><a class="LN" name="259">  259   </a>                                             );
</span><span><a class="LN" name="260">  260   </a>
</span><span><a class="LN" name="261">  261   </a>  SimpleDualPortRAM_generic #(.AddrWidth(8),
</span><span><a class="LN" name="262">  262   </a>                              .DataWidth(25)
</span><span><a class="LN" name="263">  263   </a>                              )
</span><span><a class="LN" name="264">  264   </a>                            u_dataMEM_re_11 (.clk(clk),
</span><span><a class="LN" name="265">  265   </a>                                             .wr_din(wrData11Dly_re),
</span><span><a class="LN" name="266">  266   </a>                                             .wr_addr(wrAddr10),
</span><span><a class="LN" name="267">  267   </a>                                             .wr_en(wrEnb11),
</span><span><a class="LN" name="268">  268   </a>                                             .rd_addr(rdAddr10),
</span><span><a class="LN" name="269">  269   </a>                                             .dout(rdData11_re)
</span><span><a class="LN" name="270">  270   </a>                                             );
</span><span><a class="LN" name="271">  271   </a>
</span><span><a class="LN" name="272">  272   </a>  SimpleDualPortRAM_generic #(.AddrWidth(8),
</span><span><a class="LN" name="273">  273   </a>                              .DataWidth(25)
</span><span><a class="LN" name="274">  274   </a>                              )
</span><span><a class="LN" name="275">  275   </a>                            u_dataMEM_im_10 (.clk(clk),
</span><span><a class="LN" name="276">  276   </a>                                             .wr_din(wrData10Dly_im),
</span><span><a class="LN" name="277">  277   </a>                                             .wr_addr(wrAddr10),
</span><span><a class="LN" name="278">  278   </a>                                             .wr_en(wrEnb10),
</span><span><a class="LN" name="279">  279   </a>                                             .rd_addr(rdAddr10),
</span><span><a class="LN" name="280">  280   </a>                                             .dout(rdData10_im)
</span><span><a class="LN" name="281">  281   </a>                                             );
</span><span><a class="LN" name="282">  282   </a>
</span><span><a class="LN" name="283">  283   </a>  <span class="KW">assign</span> rdAddr10 = (unLoadPhase == 1'b0 ? rdAddr01_tmp :
</span><span><a class="LN" name="284">  284   </a>              rdAddr10_tmp);
</span><span><a class="LN" name="285">  285   </a>
</span><span><a class="LN" name="286">  286   </a>
</span><span><a class="LN" name="287">  287   </a>
</span><span><a class="LN" name="288">  288   </a>  SimpleDualPortRAM_generic #(.AddrWidth(8),
</span><span><a class="LN" name="289">  289   </a>                              .DataWidth(25)
</span><span><a class="LN" name="290">  290   </a>                              )
</span><span><a class="LN" name="291">  291   </a>                            u_dataMEM_re_10 (.clk(clk),
</span><span><a class="LN" name="292">  292   </a>                                             .wr_din(wrData10Dly_re),
</span><span><a class="LN" name="293">  293   </a>                                             .wr_addr(wrAddr10),
</span><span><a class="LN" name="294">  294   </a>                                             .wr_en(wrEnb10),
</span><span><a class="LN" name="295">  295   </a>                                             .rd_addr(rdAddr10),
</span><span><a class="LN" name="296">  296   </a>                                             .dout(rdData10_re)
</span><span><a class="LN" name="297">  297   </a>                                             );
</span><span><a class="LN" name="298">  298   </a>
</span><span><a class="LN" name="299">  299   </a>  <span class="CT">// minResRX2FFTMEMCtrl</span>
</span><span><a class="LN" name="300">  300   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="301">  301   </a>    <span class="KW">begin</span> : minResRX2FFTMEMCtrl_process
</span><span><a class="LN" name="302">  302   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="303">  303   </a>        minResRX2FFTMEMCtrl_cnt1 &lt;= 8'b00000000;
</span><span><a class="LN" name="304">  304   </a>        minResRX2FFTMEMCtrl_cnt2 &lt;= 8'b00000000;
</span><span><a class="LN" name="305">  305   </a>        minResRX2FFTMEMCtrl_cnt1LSB &lt;= 8'b00000000;
</span><span><a class="LN" name="306">  306   </a>        minResRX2FFTMEMCtrl_cnt2MSB &lt;= 8'b00000000;
</span><span><a class="LN" name="307">  307   </a>        minResRX2FFTMEMCtrl_wrAddrReg23 &lt;= 8'b00000000;
</span><span><a class="LN" name="308">  308   </a>        minResRX2FFTMEMCtrl_wrAddrReg1 &lt;= 8'b00000000;
</span><span><a class="LN" name="309">  309   </a>        minResRX2FFTMEMCtrl_wrAddr1Dly &lt;= 8'b00000000;
</span><span><a class="LN" name="310">  310   </a>        minResRX2FFTMEMCtrl_wrAddr2Dly &lt;= 8'b00000000;
</span><span><a class="LN" name="311">  311   </a>        minResRX2FFTMEMCtrl_rdAddrReg23 &lt;= 8'b00000000;
</span><span><a class="LN" name="312">  312   </a>        minResRX2FFTMEMCtrl_rdAddrReg1 &lt;= 8'b00000000;
</span><span><a class="LN" name="313">  313   </a>        minResRX2FFTMEMCtrl_IC &lt;= 8'b00000000;
</span><span><a class="LN" name="314">  314   </a>        minResRX2FFTMEMCtrl_wrEnb01Reg &lt;= 1'b0;
</span><span><a class="LN" name="315">  315   </a>        minResRX2FFTMEMCtrl_wrEnb10Reg &lt;= 1'b0;
</span><span><a class="LN" name="316">  316   </a>        minResRX2FFTMEMCtrl_wrEnb11Reg &lt;= 1'b0;
</span><span><a class="LN" name="317">  317   </a>        minResRX2FFTMEMCtrl_wrEnb1Dly &lt;= 1'b0;
</span><span><a class="LN" name="318">  318   </a>        minResRX2FFTMEMCtrl_wrEnb2Dly &lt;= 1'b0;
</span><span><a class="LN" name="319">  319   </a>        minResRX2FFTMEMCtrl_wrEnb3Dly &lt;= 1'b0;
</span><span><a class="LN" name="320">  320   </a>        minResRX2FFTMEMCtrl_initCnt &lt;= 1'b0;
</span><span><a class="LN" name="321">  321   </a>        minResRX2FFTMEMCtrl_rdEnb2Dly &lt;= 1'b0;
</span><span><a class="LN" name="322">  322   </a>        minResRX2FFTMEMCtrl_rdEnb3Dly &lt;= 1'b0;
</span><span><a class="LN" name="323">  323   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="324">  324   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="325">  325   </a>        minResRX2FFTMEMCtrl_cnt1 &lt;= minResRX2FFTMEMCtrl_cnt1_next;
</span><span><a class="LN" name="326">  326   </a>        minResRX2FFTMEMCtrl_cnt2 &lt;= minResRX2FFTMEMCtrl_cnt2_next;
</span><span><a class="LN" name="327">  327   </a>        minResRX2FFTMEMCtrl_cnt1LSB &lt;= minResRX2FFTMEMCtrl_cnt1LSB_next;
</span><span><a class="LN" name="328">  328   </a>        minResRX2FFTMEMCtrl_cnt2MSB &lt;= minResRX2FFTMEMCtrl_cnt2MSB_next;
</span><span><a class="LN" name="329">  329   </a>        minResRX2FFTMEMCtrl_IC &lt;= minResRX2FFTMEMCtrl_IC_next;
</span><span><a class="LN" name="330">  330   </a>        minResRX2FFTMEMCtrl_initCnt &lt;= minResRX2FFTMEMCtrl_initCnt_next;
</span><span><a class="LN" name="331">  331   </a>        minResRX2FFTMEMCtrl_rdEnb2Dly &lt;= minResRX2FFTMEMCtrl_rdEnb2Dly_next;
</span><span><a class="LN" name="332">  332   </a>        minResRX2FFTMEMCtrl_rdEnb3Dly &lt;= minResRX2FFTMEMCtrl_rdEnb3Dly_next;
</span><span><a class="LN" name="333">  333   </a>        minResRX2FFTMEMCtrl_wrAddrReg23 &lt;= minResRX2FFTMEMCtrl_wrAddrReg23_next;
</span><span><a class="LN" name="334">  334   </a>        minResRX2FFTMEMCtrl_wrAddrReg1 &lt;= minResRX2FFTMEMCtrl_wrAddrReg1_next;
</span><span><a class="LN" name="335">  335   </a>        minResRX2FFTMEMCtrl_rdAddrReg1 &lt;= minResRX2FFTMEMCtrl_rdAddrReg1_next;
</span><span><a class="LN" name="336">  336   </a>        minResRX2FFTMEMCtrl_rdAddrReg23 &lt;= minResRX2FFTMEMCtrl_rdAddrReg23_next;
</span><span><a class="LN" name="337">  337   </a>        minResRX2FFTMEMCtrl_wrEnb01Reg &lt;= minResRX2FFTMEMCtrl_wrEnb01Reg_next;
</span><span><a class="LN" name="338">  338   </a>        minResRX2FFTMEMCtrl_wrEnb10Reg &lt;= minResRX2FFTMEMCtrl_wrEnb10Reg_next;
</span><span><a class="LN" name="339">  339   </a>        minResRX2FFTMEMCtrl_wrEnb11Reg &lt;= minResRX2FFTMEMCtrl_wrEnb11Reg_next;
</span><span><a class="LN" name="340">  340   </a>        minResRX2FFTMEMCtrl_wrAddr1Dly &lt;= minResRX2FFTMEMCtrl_wrAddr1Dly_next;
</span><span><a class="LN" name="341">  341   </a>        minResRX2FFTMEMCtrl_wrAddr2Dly &lt;= minResRX2FFTMEMCtrl_wrAddr2Dly_next;
</span><span><a class="LN" name="342">  342   </a>        minResRX2FFTMEMCtrl_wrEnb1Dly &lt;= minResRX2FFTMEMCtrl_wrEnb1Dly_next;
</span><span><a class="LN" name="343">  343   </a>        minResRX2FFTMEMCtrl_wrEnb2Dly &lt;= minResRX2FFTMEMCtrl_wrEnb2Dly_next;
</span><span><a class="LN" name="344">  344   </a>        minResRX2FFTMEMCtrl_wrEnb3Dly &lt;= minResRX2FFTMEMCtrl_wrEnb3Dly_next;
</span><span><a class="LN" name="345">  345   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="346">  346   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="347">  347   </a>
</span><span><a class="LN" name="348">  348   </a>  <span class="KW">always</span> @(initIC, minResRX2FFTMEMCtrl_IC, minResRX2FFTMEMCtrl_cnt1,
</span><span><a class="LN" name="349">  349   </a>       minResRX2FFTMEMCtrl_cnt1LSB, minResRX2FFTMEMCtrl_cnt2,
</span><span><a class="LN" name="350">  350   </a>       minResRX2FFTMEMCtrl_cnt2MSB, minResRX2FFTMEMCtrl_initCnt,
</span><span><a class="LN" name="351">  351   </a>       minResRX2FFTMEMCtrl_rdAddrReg1, minResRX2FFTMEMCtrl_rdAddrReg23,
</span><span><a class="LN" name="352">  352   </a>       minResRX2FFTMEMCtrl_rdEnb2Dly, minResRX2FFTMEMCtrl_rdEnb3Dly,
</span><span><a class="LN" name="353">  353   </a>       minResRX2FFTMEMCtrl_wrAddr1Dly, minResRX2FFTMEMCtrl_wrAddr2Dly,
</span><span><a class="LN" name="354">  354   </a>       minResRX2FFTMEMCtrl_wrAddrReg1, minResRX2FFTMEMCtrl_wrAddrReg23,
</span><span><a class="LN" name="355">  355   </a>       minResRX2FFTMEMCtrl_wrEnb01Reg, minResRX2FFTMEMCtrl_wrEnb10Reg,
</span><span><a class="LN" name="356">  356   </a>       minResRX2FFTMEMCtrl_wrEnb11Reg, minResRX2FFTMEMCtrl_wrEnb1Dly,
</span><span><a class="LN" name="357">  357   </a>       minResRX2FFTMEMCtrl_wrEnb2Dly, minResRX2FFTMEMCtrl_wrEnb3Dly,
</span><span><a class="LN" name="358">  358   </a>       rdData10_im, rdData10_re, rdData11_im, rdData11_re, rdEnb1, rdEnb2,
</span><span><a class="LN" name="359">  359   </a>       rdEnb3, stage, wrEnb1, wrEnb2, wrEnb3) <span class="KW">begin</span>
</span><span><a class="LN" name="360">  360   </a>    minResRX2FFTMEMCtrl_cnt1_next = minResRX2FFTMEMCtrl_cnt1;
</span><span><a class="LN" name="361">  361   </a>    minResRX2FFTMEMCtrl_cnt2_next = minResRX2FFTMEMCtrl_cnt2;
</span><span><a class="LN" name="362">  362   </a>    minResRX2FFTMEMCtrl_IC_next = minResRX2FFTMEMCtrl_IC;
</span><span><a class="LN" name="363">  363   </a>    minResRX2FFTMEMCtrl_wrAddrReg1_next = minResRX2FFTMEMCtrl_wrAddrReg1;
</span><span><a class="LN" name="364">  364   </a>    minResRX2FFTMEMCtrl_rdAddrReg1_next = minResRX2FFTMEMCtrl_rdAddrReg1;
</span><span><a class="LN" name="365">  365   </a>    minResRX2FFTMEMCtrl_rdAddrReg23_next = minResRX2FFTMEMCtrl_rdAddrReg23;
</span><span><a class="LN" name="366">  366   </a>    minResRX2FFTMEMCtrl_wrAddr2Dly_next = minResRX2FFTMEMCtrl_wrAddr1Dly;
</span><span><a class="LN" name="367">  367   </a>    minResRX2FFTMEMCtrl_wrEnb01Reg_next = minResRX2FFTMEMCtrl_wrEnb1Dly;
</span><span><a class="LN" name="368">  368   </a>    minResRX2FFTMEMCtrl_wrEnb1Dly_next = wrEnb1;
</span><span><a class="LN" name="369">  369   </a>    minResRX2FFTMEMCtrl_wrEnb10Reg_next = minResRX2FFTMEMCtrl_wrEnb2Dly;
</span><span><a class="LN" name="370">  370   </a>    minResRX2FFTMEMCtrl_wrEnb2Dly_next = wrEnb2;
</span><span><a class="LN" name="371">  371   </a>    minResRX2FFTMEMCtrl_wrEnb11Reg_next = minResRX2FFTMEMCtrl_wrEnb3Dly;
</span><span><a class="LN" name="372">  372   </a>    minResRX2FFTMEMCtrl_wrEnb3Dly_next = wrEnb3;
</span><span><a class="LN" name="373">  373   </a>    <span class="KW">if</span> (minResRX2FFTMEMCtrl_rdEnb2Dly) <span class="KW">begin</span>
</span><span><a class="LN" name="374">  374   </a>      dMemOut2_re_1 = rdData10_re;
</span><span><a class="LN" name="375">  375   </a>      dMemOut2_im_1 = rdData10_im;
</span><span><a class="LN" name="376">  376   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="377">  377   </a>    <span class="KW">else</span> <span class="KW">if</span> (minResRX2FFTMEMCtrl_rdEnb3Dly) <span class="KW">begin</span>
</span><span><a class="LN" name="378">  378   </a>      dMemOut2_re_1 = rdData11_re;
</span><span><a class="LN" name="379">  379   </a>      dMemOut2_im_1 = rdData11_im;
</span><span><a class="LN" name="380">  380   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="381">  381   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="382">  382   </a>      dMemOut2_re_1 = 25'sb0000000000000000000000000;
</span><span><a class="LN" name="383">  383   </a>      dMemOut2_im_1 = 25'sb0000000000000000000000000;
</span><span><a class="LN" name="384">  384   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="385">  385   </a>    minResRX2FFTMEMCtrl_rdEnb2Dly_next = rdEnb2;
</span><span><a class="LN" name="386">  386   </a>    minResRX2FFTMEMCtrl_rdEnb3Dly_next = rdEnb3;
</span><span><a class="LN" name="387">  387   </a>    <span class="KW">if</span> (rdEnb1) <span class="KW">begin</span>
</span><span><a class="LN" name="388">  388   </a>      minResRX2FFTMEMCtrl_rdAddrReg1_next = minResRX2FFTMEMCtrl_rdAddrReg1 + 8'b00000001;
</span><span><a class="LN" name="389">  389   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="390">  390   </a>    <span class="KW">if</span> (rdEnb2 || rdEnb3) <span class="KW">begin</span>
</span><span><a class="LN" name="391">  391   </a>      minResRX2FFTMEMCtrl_rdAddrReg23_next = minResRX2FFTMEMCtrl_rdAddrReg23 + 8'b00000001;
</span><span><a class="LN" name="392">  392   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="393">  393   </a>    <span class="KW">case</span> ( stage)
</span><span><a class="LN" name="394">  394   </a>      4'b0000 :
</span><span><a class="LN" name="395">  395   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="396">  396   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = minResRX2FFTMEMCtrl_cnt1LSB;
</span><span><a class="LN" name="397">  397   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="398">  398   </a>      4'b0001 :
</span><span><a class="LN" name="399">  399   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="400">  400   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = <b>{</b>minResRX2FFTMEMCtrl_cnt2MSB[7], minResRX2FFTMEMCtrl_cnt1LSB[6:0]<b>}</b>;
</span><span><a class="LN" name="401">  401   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="402">  402   </a>      4'b0010 :
</span><span><a class="LN" name="403">  403   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="404">  404   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = <b>{</b>minResRX2FFTMEMCtrl_cnt2MSB[7:6], minResRX2FFTMEMCtrl_cnt1LSB[5:0]<b>}</b>;
</span><span><a class="LN" name="405">  405   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="406">  406   </a>      4'b0011 :
</span><span><a class="LN" name="407">  407   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="408">  408   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = <b>{</b>minResRX2FFTMEMCtrl_cnt2MSB[7:5], minResRX2FFTMEMCtrl_cnt1LSB[4:0]<b>}</b>;
</span><span><a class="LN" name="409">  409   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="410">  410   </a>      4'b0100 :
</span><span><a class="LN" name="411">  411   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="412">  412   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = <b>{</b>minResRX2FFTMEMCtrl_cnt2MSB[7:4], minResRX2FFTMEMCtrl_cnt1LSB[3:0]<b>}</b>;
</span><span><a class="LN" name="413">  413   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="414">  414   </a>      4'b0101 :
</span><span><a class="LN" name="415">  415   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="416">  416   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = <b>{</b>minResRX2FFTMEMCtrl_cnt2MSB[7:3], minResRX2FFTMEMCtrl_cnt1LSB[2:0]<b>}</b>;
</span><span><a class="LN" name="417">  417   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="418">  418   </a>      4'b0110 :
</span><span><a class="LN" name="419">  419   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="420">  420   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = <b>{</b>minResRX2FFTMEMCtrl_cnt2MSB[7:2], minResRX2FFTMEMCtrl_cnt1LSB[1:0]<b>}</b>;
</span><span><a class="LN" name="421">  421   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="422">  422   </a>      4'b0111 :
</span><span><a class="LN" name="423">  423   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="424">  424   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = <b>{</b>minResRX2FFTMEMCtrl_cnt2MSB[7:1], minResRX2FFTMEMCtrl_cnt1LSB[0]<b>}</b>;
</span><span><a class="LN" name="425">  425   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="426">  426   </a>      4'b1000 :
</span><span><a class="LN" name="427">  427   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="428">  428   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = minResRX2FFTMEMCtrl_cnt2MSB;
</span><span><a class="LN" name="429">  429   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="430">  430   </a>      <span class="KW">default</span> :
</span><span><a class="LN" name="431">  431   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="432">  432   </a>          minResRX2FFTMEMCtrl_wrAddrReg23_next = 8'b00000000;
</span><span><a class="LN" name="433">  433   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="434">  434   </a>    <span class="KW">endcase</span>
</span><span><a class="LN" name="435">  435   </a>    minResRX2FFTMEMCtrl_cnt1LSB_next = minResRX2FFTMEMCtrl_cnt1;
</span><span><a class="LN" name="436">  436   </a>    minResRX2FFTMEMCtrl_cnt2MSB_next = minResRX2FFTMEMCtrl_cnt2;
</span><span><a class="LN" name="437">  437   </a>    minResRX2FFTMEMCtrl_wrAddr1Dly_next = minResRX2FFTMEMCtrl_wrAddrReg1;
</span><span><a class="LN" name="438">  438   </a>    <span class="KW">if</span> (wrEnb1) <span class="KW">begin</span>
</span><span><a class="LN" name="439">  439   </a>      minResRX2FFTMEMCtrl_wrAddrReg1_next = minResRX2FFTMEMCtrl_wrAddrReg1 + 8'b00000001;
</span><span><a class="LN" name="440">  440   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="441">  441   </a>    <span class="KW">if</span> (minResRX2FFTMEMCtrl_initCnt) <span class="KW">begin</span>
</span><span><a class="LN" name="442">  442   </a>      minResRX2FFTMEMCtrl_cnt1_next = minResRX2FFTMEMCtrl_IC;
</span><span><a class="LN" name="443">  443   </a>      minResRX2FFTMEMCtrl_cnt2_next = 8'b00000000;
</span><span><a class="LN" name="444">  444   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="445">  445   </a>    <span class="KW">else</span> <span class="KW">if</span> (wrEnb2 || wrEnb3) <span class="KW">begin</span>
</span><span><a class="LN" name="446">  446   </a>      minResRX2FFTMEMCtrl_cnt1_next = minResRX2FFTMEMCtrl_cnt1 + 8'b00000001;
</span><span><a class="LN" name="447">  447   </a>      minResRX2FFTMEMCtrl_cnt2_next = minResRX2FFTMEMCtrl_cnt2 + 8'b00000001;
</span><span><a class="LN" name="448">  448   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="449">  449   </a>    <span class="KW">if</span> (initIC) <span class="KW">begin</span>
</span><span><a class="LN" name="450">  450   </a>      <span class="KW">case</span> ( stage)
</span><span><a class="LN" name="451">  451   </a>        4'b0000 :
</span><span><a class="LN" name="452">  452   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="453">  453   </a>            minResRX2FFTMEMCtrl_IC_next = 8'b10000000;
</span><span><a class="LN" name="454">  454   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="455">  455   </a>        <span class="KW">default</span> :
</span><span><a class="LN" name="456">  456   </a>          <span class="KW">begin</span>
</span><span><a class="LN" name="457">  457   </a>            minResRX2FFTMEMCtrl_IC_next = minResRX2FFTMEMCtrl_IC &gt;&gt; 8'd1;
</span><span><a class="LN" name="458">  458   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="459">  459   </a>      <span class="KW">endcase</span>
</span><span><a class="LN" name="460">  460   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="461">  461   </a>    minResRX2FFTMEMCtrl_initCnt_next = initIC;
</span><span><a class="LN" name="462">  462   </a>    wrEnb01 = minResRX2FFTMEMCtrl_wrEnb01Reg;
</span><span><a class="LN" name="463">  463   </a>    wrEnb10 = minResRX2FFTMEMCtrl_wrEnb10Reg;
</span><span><a class="LN" name="464">  464   </a>    wrEnb11 = minResRX2FFTMEMCtrl_wrEnb11Reg;
</span><span><a class="LN" name="465">  465   </a>    wrAddr01 = minResRX2FFTMEMCtrl_wrAddr2Dly;
</span><span><a class="LN" name="466">  466   </a>    wrAddr10 = minResRX2FFTMEMCtrl_wrAddrReg23;
</span><span><a class="LN" name="467">  467   </a>    rdAddr01_tmp = minResRX2FFTMEMCtrl_rdAddrReg1;
</span><span><a class="LN" name="468">  468   </a>    rdAddr10_tmp = minResRX2FFTMEMCtrl_rdAddrReg23;
</span><span><a class="LN" name="469">  469   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="470">  470   </a>
</span><span><a class="LN" name="471">  471   </a>
</span><span><a class="LN" name="472">  472   </a>
</span><span><a class="LN" name="473">  473   </a>  <span class="KW">assign</span> rdAddr01 = (unLoadPhase == 1'b0 ? rdAddr01_tmp :
</span><span><a class="LN" name="474">  474   </a>              rdAddr01_tmp);
</span><span><a class="LN" name="475">  475   </a>
</span><span><a class="LN" name="476">  476   </a>
</span><span><a class="LN" name="477">  477   </a>
</span><span><a class="LN" name="478">  478   </a>  SimpleDualPortRAM_generic #(.AddrWidth(8),
</span><span><a class="LN" name="479">  479   </a>                              .DataWidth(25)
</span><span><a class="LN" name="480">  480   </a>                              )
</span><span><a class="LN" name="481">  481   </a>                            u_dataMEM_re_01_generic (.clk(clk),
</span><span><a class="LN" name="482">  482   </a>                                                     .wr_din(wrData01Dly_re),
</span><span><a class="LN" name="483">  483   </a>                                                     .wr_addr(wrAddr01),
</span><span><a class="LN" name="484">  484   </a>                                                     .wr_en(wrEnb01),
</span><span><a class="LN" name="485">  485   </a>                                                     .rd_addr(rdAddr01),
</span><span><a class="LN" name="486">  486   </a>                                                     .dout(dMemOut1_re)
</span><span><a class="LN" name="487">  487   </a>                                                     );
</span><span><a class="LN" name="488">  488   </a>
</span><span><a class="LN" name="489">  489   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="490">  490   </a>    <span class="KW">begin</span> : intdelay_5_process
</span><span><a class="LN" name="491">  491   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="492">  492   </a>        <span class="KW">for</span>(intdelay_t_1_4 = 32'sd0; intdelay_t_1_4 &lt;= 32'sd1; intdelay_t_1_4 = intdelay_t_1_4 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="493">  493   </a>          intdelay_reg_5[intdelay_t_1_4] &lt;= 25'sb0000000000000000000000000;
</span><span><a class="LN" name="494">  494   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="495">  495   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="496">  496   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="497">  497   </a>        <span class="KW">for</span>(intdelay_t_0_0_4 = 32'sd0; intdelay_t_0_0_4 &lt;= 32'sd1; intdelay_t_0_0_4 = intdelay_t_0_0_4 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="498">  498   </a>          intdelay_reg_5[intdelay_t_0_0_4] &lt;= intdelay_reg_next_5[intdelay_t_0_0_4];
</span><span><a class="LN" name="499">  499   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="500">  500   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="501">  501   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="502">  502   </a>
</span><span><a class="LN" name="503">  503   </a>  <span class="KW">assign</span> wrData01Dly_im = intdelay_reg_5[1];
</span><span><a class="LN" name="504">  504   </a>  <span class="KW">assign</span> intdelay_reg_next_5[0] = dMemIn1_im;
</span><span><a class="LN" name="505">  505   </a>  <span class="KW">assign</span> intdelay_reg_next_5[1] = intdelay_reg_5[0];
</span><span><a class="LN" name="506">  506   </a>
</span><span><a class="LN" name="507">  507   </a>
</span><span><a class="LN" name="508">  508   </a>
</span><span><a class="LN" name="509">  509   </a>  SimpleDualPortRAM_generic #(.AddrWidth(8),
</span><span><a class="LN" name="510">  510   </a>                              .DataWidth(25)
</span><span><a class="LN" name="511">  511   </a>                              )
</span><span><a class="LN" name="512">  512   </a>                            u_dataMEM_im_01 (.clk(clk),
</span><span><a class="LN" name="513">  513   </a>                                             .wr_din(wrData01Dly_im),
</span><span><a class="LN" name="514">  514   </a>                                             .wr_addr(wrAddr01),
</span><span><a class="LN" name="515">  515   </a>                                             .wr_en(wrEnb01),
</span><span><a class="LN" name="516">  516   </a>                                             .rd_addr(rdAddr01),
</span><span><a class="LN" name="517">  517   </a>                                             .dout(dMemOut1_im)
</span><span><a class="LN" name="518">  518   </a>                                             );
</span><span><a class="LN" name="519">  519   </a>
</span><span><a class="LN" name="520">  520   </a>  <span class="KW">assign</span> dMemOut2_re = dMemOut2_re_1;
</span><span><a class="LN" name="521">  521   </a>
</span><span><a class="LN" name="522">  522   </a>  <span class="KW">assign</span> dMemOut2_im = dMemOut2_im_1;
</span><span><a class="LN" name="523">  523   </a>
</span><span><a class="LN" name="524">  524   </a><span class="KW">endmodule</span>  <span class="CT">// MINRESRX2FFT_MEMORY</span>
</span><span><a class="LN" name="525">  525   </a>
</span><span><a class="LN" name="526">  526   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>