###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        66633   # Number of WRITE/WRITEP commands
num_reads_done                 =       543007   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       437421   # Number of read row buffer hits
num_read_cmds                  =       543008   # Number of READ/READP commands
num_writes_done                =        66641   # Number of read requests issued
num_write_row_hits             =        40503   # Number of write row buffer hits
num_act_cmds                   =       132215   # Number of ACT commands
num_pre_cmds                   =       132188   # Number of PRE commands
num_ondemand_pres              =       109889   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9256773   # Cyles of rank active rank.0
rank_active_cycles.1           =      8968254   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       743227   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1031746   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       567771   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5178   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3311   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6263   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4887   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          517   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          295   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          426   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          716   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          890   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19402   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           47   # Write cmd latency (cycles)
write_latency[40-59]           =           60   # Write cmd latency (cycles)
write_latency[60-79]           =          196   # Write cmd latency (cycles)
write_latency[80-99]           =          365   # Write cmd latency (cycles)
write_latency[100-119]         =          661   # Write cmd latency (cycles)
write_latency[120-139]         =         1274   # Write cmd latency (cycles)
write_latency[140-159]         =         1697   # Write cmd latency (cycles)
write_latency[160-179]         =         2308   # Write cmd latency (cycles)
write_latency[180-199]         =         2724   # Write cmd latency (cycles)
write_latency[200-]            =        57298   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       237029   # Read request latency (cycles)
read_latency[40-59]            =        76159   # Read request latency (cycles)
read_latency[60-79]            =        71369   # Read request latency (cycles)
read_latency[80-99]            =        30589   # Read request latency (cycles)
read_latency[100-119]          =        22580   # Read request latency (cycles)
read_latency[120-139]          =        17222   # Read request latency (cycles)
read_latency[140-159]          =        11430   # Read request latency (cycles)
read_latency[160-179]          =         8608   # Read request latency (cycles)
read_latency[180-199]          =         6898   # Read request latency (cycles)
read_latency[200-]             =        61122   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.32632e+08   # Write energy
read_energy                    =  2.18941e+09   # Read energy
act_energy                     =   3.6174e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.56749e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.95238e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77623e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59619e+09   # Active standby energy rank.1
average_read_latency           =      101.264   # Average read request latency (cycles)
average_interarrival           =      16.4027   # Average request interarrival latency (cycles)
total_energy                   =  1.58128e+10   # Total energy (pJ)
average_power                  =      1581.28   # Average power (mW)
average_bandwidth              =      5.20233   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        64717   # Number of WRITE/WRITEP commands
num_reads_done                 =       556125   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       436757   # Number of read row buffer hits
num_read_cmds                  =       556131   # Number of READ/READP commands
num_writes_done                =        64731   # Number of read requests issued
num_write_row_hits             =        40032   # Number of write row buffer hits
num_act_cmds                   =       144530   # Number of ACT commands
num_pre_cmds                   =       144505   # Number of PRE commands
num_ondemand_pres              =       122292   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9080039   # Cyles of rank active rank.0
rank_active_cycles.1           =      9112908   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       919961   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       887092   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       578469   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5640   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3410   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6446   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4659   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          498   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          300   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          446   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          723   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          911   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19374   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           61   # Write cmd latency (cycles)
write_latency[40-59]           =           59   # Write cmd latency (cycles)
write_latency[60-79]           =          152   # Write cmd latency (cycles)
write_latency[80-99]           =          302   # Write cmd latency (cycles)
write_latency[100-119]         =          537   # Write cmd latency (cycles)
write_latency[120-139]         =          984   # Write cmd latency (cycles)
write_latency[140-159]         =         1510   # Write cmd latency (cycles)
write_latency[160-179]         =         1991   # Write cmd latency (cycles)
write_latency[180-199]         =         2490   # Write cmd latency (cycles)
write_latency[200-]            =        56629   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       233392   # Read request latency (cycles)
read_latency[40-59]            =        76844   # Read request latency (cycles)
read_latency[60-79]            =        78917   # Read request latency (cycles)
read_latency[80-99]            =        33585   # Read request latency (cycles)
read_latency[100-119]          =        25041   # Read request latency (cycles)
read_latency[120-139]          =        19567   # Read request latency (cycles)
read_latency[140-159]          =        12470   # Read request latency (cycles)
read_latency[160-179]          =         9215   # Read request latency (cycles)
read_latency[180-199]          =         7423   # Read request latency (cycles)
read_latency[200-]             =        59671   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.23067e+08   # Write energy
read_energy                    =  2.24232e+09   # Read energy
act_energy                     =  3.95434e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.41581e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.25804e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.66594e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68645e+09   # Active standby energy rank.1
average_read_latency           =      97.4164   # Average read request latency (cycles)
average_interarrival           =      16.1063   # Average request interarrival latency (cycles)
total_energy                   =  1.58853e+10   # Total energy (pJ)
average_power                  =      1588.53   # Average power (mW)
average_bandwidth              =      5.29797   # Average bandwidth
