import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    r = std_reg(32);
    lt = std_lt(32);
  }
  wires {
    group one {
      r.in = 32'd1;
      r.write_en = 1'd1;
      one[done] = r.done;
    }
    group three {
      r.in = 32'd1;
      r.write_en = 1'd1;
      three[done] = r.done;
    }
    group two {
      three[go] = 1'd1;
      r.in = 32'd1;
      r.write_en = 1'd1;
      two[done] = r.done;
    }
    comb group cond {
      lt.left = 32'd0;
      lt.right = r.out;
    }
  }
  control {
    seq {
      one;
      if r.out with cond {
        two;
      }
    }
  }
}
