* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Aug 25 2019 18:30:20

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  26
    LUTs:                 29
    RAMs:                 0
    IOBs:                 5
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 29/7680
        Combinational Logic Cells: 3        out of   7680      0.0390625%
        Sequential Logic Cells:    26       out of   7680      0.338542%
        Logic Tiles:               5        out of   960       0.520833%
    Registers: 
        Logic Registers:           26       out of   7680      0.338542%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   63        1.5873%
        Output Pins:               4        out of   63        6.34921%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 5        out of   18        27.7778%
    Bank 1: 0        out of   15        0%
    Bank 0: 0        out of   17        0%
    Bank 2: 0        out of   13        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    D3          Input      SB_LVCMOS    No       3        Simple Input   CLK    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    E4          Output     SB_LVCMOS    Yes      3        No Output      PIN_1  
    F3          Output     SB_LVCMOS    Yes      3        No Output      PIN_3  
    G3          Output     SB_LVCMOS    No       3        Simple Output  USBPU  
    H2          Output     SB_LVCMOS    No       3        Simple Output  LED    

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    4              3        IO         26      CLK_c_g  
