// Seed: 940058942
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd50,
    parameter id_3 = 32'd68,
    parameter id_4 = 32'd71
) (
    input  wor   _id_0,
    output uwire id_1
    , _id_3
);
  wire [id_0  ==  -  id_3 : id_3] _id_4;
  wire [1 : id_4] id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7
  );
  wire id_12;
  assign id_7 = id_9#(.id_5(1 == -1)) < -1;
  assign id_7 = 1;
endmodule
