{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666027131391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666027131391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 10:18:51 2022 " "Processing started: Mon Oct 17 10:18:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666027131391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027131391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027131391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666027131831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666027131831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/vga-core/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/vga-core/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_controller.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/vga-core/vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/vga-core/vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_address_translator.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/task4/task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/task4/task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138628 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reuleaux.sv(153) " "Verilog HDL information at reuleaux.sv(153): always construct contains both blocking and non-blocking assignments" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666027138636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv 2 2 " "Found 2 design units, including 2 entities, in source file 2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reuleaux " "Found entity 1: reuleaux" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138636 ""} { "Info" "ISGN_ENTITY_NAME" "2 modified_circle " "Found entity 2: modified_circle" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666027138676 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task4.sv(2) " "Output port \"LEDR\" at task4.sv(2) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027138676 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task4.sv(3) " "Output port \"HEX0\" at task4.sv(3) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027138676 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task4.sv(3) " "Output port \"HEX1\" at task4.sv(3) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027138676 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task4.sv(3) " "Output port \"HEX2\" at task4.sv(3) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027138676 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task4.sv(4) " "Output port \"HEX3\" at task4.sv(4) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027138676 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task4.sv(4) " "Output port \"HEX4\" at task4.sv(4) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027138676 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task4.sv(4) " "Output port \"HEX5\" at task4.sv(4) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027138676 "|task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reuleaux reuleaux:triangle " "Elaborating entity \"reuleaux\" for hierarchy \"reuleaux:triangle\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "triangle" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(82) " "Verilog HDL assignment warning at reuleaux.sv(82): truncated value with size 32 to match size of target (8)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(86) " "Verilog HDL assignment warning at reuleaux.sv(86): truncated value with size 32 to match size of target (8)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_x reuleaux.sv(93) " "Verilog HDL Always Construct warning at reuleaux.sv(93): inferring latch(es) for variable \"vga_x\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_y reuleaux.sv(93) " "Verilog HDL Always Construct warning at reuleaux.sv(93): inferring latch(es) for variable \"vga_y\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_plot reuleaux.sv(93) " "Verilog HDL Always Construct warning at reuleaux.sv(93): inferring latch(es) for variable \"vga_plot\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done reuleaux.sv(93) " "Verilog HDL Always Construct warning at reuleaux.sv(93): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done reuleaux.sv(93) " "Inferred latch for \"done\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_plot reuleaux.sv(93) " "Inferred latch for \"vga_plot\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[0\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[0\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[1\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[1\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[2\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[2\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[3\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[3\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[4\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[4\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[5\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[5\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[6\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[6\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[0\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[0\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[1\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[1\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[2\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[2\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[3\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[3\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[4\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[4\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[5\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[5\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[6\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[6\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[7\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[7\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138684 "|task4|reuleaux:triangle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modified_circle reuleaux:triangle\|modified_circle:Up_cicle " "Elaborating entity \"modified_circle\" for hierarchy \"reuleaux:triangle\|modified_circle:Up_cicle\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "Up_cicle" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(160) " "Verilog HDL assignment warning at reuleaux.sv(160): truncated value with size 32 to match size of target (10)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reuleaux.sv(204) " "Verilog HDL assignment warning at reuleaux.sv(204): truncated value with size 32 to match size of target (9)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(207) " "Verilog HDL assignment warning at reuleaux.sv(207): truncated value with size 32 to match size of target (10)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reuleaux.sv(209) " "Verilog HDL assignment warning at reuleaux.sv(209): truncated value with size 32 to match size of target (9)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(210) " "Verilog HDL assignment warning at reuleaux.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_plot reuleaux.sv(219) " "Verilog HDL Always Construct warning at reuleaux.sv(219): inferring latch(es) for variable \"vga_plot\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_x reuleaux.sv(219) " "Verilog HDL Always Construct warning at reuleaux.sv(219): inferring latch(es) for variable \"vga_x\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_y reuleaux.sv(219) " "Verilog HDL Always Construct warning at reuleaux.sv(219): inferring latch(es) for variable \"vga_y\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_colour reuleaux.sv(219) " "Verilog HDL Always Construct warning at reuleaux.sv(219): inferring latch(es) for variable \"vga_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_colour\[0\] reuleaux.sv(219) " "Inferred latch for \"vga_colour\[0\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_colour\[1\] reuleaux.sv(219) " "Inferred latch for \"vga_colour\[1\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_colour\[2\] reuleaux.sv(219) " "Inferred latch for \"vga_colour\[2\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[0\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[0\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[1\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[1\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[2\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[2\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[3\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[3\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[4\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[4\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[5\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[5\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[6\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[6\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[0\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[0\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[1\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[1\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[2\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[2\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[3\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[3\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[4\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[4\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[5\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[5\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[6\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[6\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[7\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[7\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_plot reuleaux.sv(219) " "Inferred latch for \"vga_plot\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138700 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:vga_u0 " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:vga_u0\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "vga_u0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:vga_u0\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:vga_u0\|vga_address_translator:user_input_translator\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "user_input_translator" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "VideoMemory" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:vga_u0\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138764 ""}  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666027138764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6k1 " "Found entity 1: altsyncram_g6k1" {  } { { "db/altsyncram_g6k1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altsyncram_g6k1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6k1 vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated " "Elaborating entity \"altsyncram_g6k1\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_g6k1.tdf" "decode2" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altsyncram_g6k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_g6k1.tdf" "rden_decode_b" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altsyncram_g6k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_g6k1.tdf" "mux3" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altsyncram_g6k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:vga_u0\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "mypll" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" "altpll_component" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027138948 ""}  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666027138948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027138988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027138988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:vga_u0\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:vga_u0\|vga_controller:controller\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "controller" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027138988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[0\] " "Latch reuleaux:triangle\|vga_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[1\] " "Latch reuleaux:triangle\|vga_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[2\] " "Latch reuleaux:triangle\|vga_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[3\] " "Latch reuleaux:triangle\|vga_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[4\] " "Latch reuleaux:triangle\|vga_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[5\] " "Latch reuleaux:triangle\|vga_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[6\] " "Latch reuleaux:triangle\|vga_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[7\] " "Latch reuleaux:triangle\|vga_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[0\] " "Latch reuleaux:triangle\|vga_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[1\] " "Latch reuleaux:triangle\|vga_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[2\] " "Latch reuleaux:triangle\|vga_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[3\] " "Latch reuleaux:triangle\|vga_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[4\] " "Latch reuleaux:triangle\|vga_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[5\] " "Latch reuleaux:triangle\|vga_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[6\] " "Latch reuleaux:triangle\|vga_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_plot " "Latch reuleaux:triangle\|vga_plot has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[0\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[0\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[0\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[1\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[1\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[1\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[2\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[2\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[2\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[3\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[3\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[3\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[4\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[4\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[4\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[5\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[5\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[5\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[6\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[6\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[6\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[7\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[7\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[7\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[7\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[7\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[7\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[7\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[7\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[7\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[0\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[0\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[0\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[1\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[1\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[1\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[2\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[2\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[2\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[3\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[3\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139564 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[3\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[4\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[4\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[4\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[5\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[5\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[5\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[6\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[6\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[6\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027139572 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027139572 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[0\] GND " "Pin \"VGA_COLOUR\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|VGA_COLOUR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[1\] GND " "Pin \"VGA_COLOUR\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|VGA_COLOUR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[2\] VCC " "Pin \"VGA_COLOUR\[2\]\" is stuck at VCC" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027139748 "|task4|VGA_COLOUR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666027139748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666027139820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027140300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666027140420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027140420 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1666027140460 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1666027140460 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027140532 "|task4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666027140532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "677 " "Implemented 677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666027140532 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666027140532 ""} { "Info" "ICUT_CUT_TM_LCELLS" "551 " "Implemented 551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666027140532 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666027140532 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1666027140532 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1666027140532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666027140532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 216 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 216 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666027140556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 10:19:00 2022 " "Processing ended: Mon Oct 17 10:19:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666027140556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666027140556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666027140556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027140556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666027141588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666027141596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 10:19:01 2022 " "Processing started: Mon Oct 17 10:19:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666027141596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666027141596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off task4 -c task4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666027141596 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666027141692 ""}
{ "Info" "0" "" "Project  = task4" {  } {  } 0 0 "Project  = task4" 0 0 "Fitter" 0 0 1666027141692 ""}
{ "Info" "0" "" "Revision = task4" {  } {  } 0 0 "Revision = task4" 0 0 "Fitter" 0 0 1666027141692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666027141804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666027141804 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"task4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666027141820 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1666027141852 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1666027141852 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1666027141932 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1666027141932 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1666027141940 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666027142252 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666027142268 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666027142460 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1666027142468 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 113 " "No exact pin location assignment(s) for 19 pins of 113 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1666027142652 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1666027151148 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1666027151276 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1666027151276 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 38 global CLKCTRL_G6 " "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 38 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1666027151356 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1666027151356 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 100 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 100 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1666027151356 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1666027151356 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666027151356 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1666027152268 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task4.sdc " "Synopsys Design Constraints File file not found: 'task4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666027152268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666027152268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666027152268 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout " "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027152276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027152276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027152276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027152276 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1666027152276 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666027152276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666027152276 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666027152276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666027152292 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666027152292 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666027152292 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666027152292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666027152292 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666027152292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666027152364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666027152364 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666027152364 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666027152452 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1666027152452 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666027152460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666027155752 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1666027156128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666027161992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666027176448 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666027178312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666027178312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666027179768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666027184008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666027184008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666027195133 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666027195133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666027195133 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.31 " "Total time spent on timing analysis during the Fitter is 1.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666027197061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666027197093 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666027197717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666027197717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666027198325 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666027201293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666027201541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/output_files/task4.fit.smsg " "Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/output_files/task4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666027201629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 175 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6922 " "Peak virtual memory: 6922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666027202181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 10:20:02 2022 " "Processing ended: Mon Oct 17 10:20:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666027202181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666027202181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666027202181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666027202181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666027203150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666027203150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 10:20:03 2022 " "Processing started: Mon Oct 17 10:20:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666027203150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666027203150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off task4 -c task4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666027203150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666027203798 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666027208254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666027208590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 10:20:08 2022 " "Processing ended: Mon Oct 17 10:20:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666027208590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666027208590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666027208590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666027208590 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666027209218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666027209634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666027209634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 10:20:09 2022 " "Processing started: Mon Oct 17 10:20:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666027209634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666027209634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta task4 -c task4 " "Command: quartus_sta task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666027209634 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666027209738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666027210362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666027210362 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1666027210402 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1666027210402 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1666027210842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task4.sdc " "Synopsys Design Constraints File file not found: 'task4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666027210874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027210874 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1666027210874 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1666027210874 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1666027210874 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666027210874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027210874 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reuleaux:triangle\|state\[0\] reuleaux:triangle\|state\[0\] " "create_clock -period 1.000 -name reuleaux:triangle\|state\[0\] reuleaux:triangle\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666027210874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " "create_clock -period 1.000 -name reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666027210874 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666027210874 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout " "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027210882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027210882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027210882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027210882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666027210882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666027210882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666027210882 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666027210882 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666027210890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666027210914 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666027210914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.519 " "Worst-case setup slack is -6.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.519             -81.183 reuleaux:triangle\|state\[0\]  " "   -6.519             -81.183 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.960            -179.988 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "   -4.960            -179.988 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.546            -787.781 CLOCK_50  " "   -4.546            -787.781 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.814               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.814               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027210922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CLOCK_50  " "    0.360               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.369               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 reuleaux:triangle\|state\[0\]  " "    0.751               0.000 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.470               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "    1.470               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027210922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666027210922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666027210930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.024 " "Worst-case minimum pulse width slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.024 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "   -0.024              -0.024 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 reuleaux:triangle\|state\[0\]  " "    0.283               0.000 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.858               0.000 CLOCK_50  " "    8.858               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.754               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.754               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027210930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027210930 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666027210938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666027210970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666027212266 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout " "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027212354 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027212354 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027212354 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027212354 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666027212354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666027212354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666027212362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666027212362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.521 " "Worst-case setup slack is -6.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.521             -81.920 reuleaux:triangle\|state\[0\]  " "   -6.521             -81.920 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.081            -183.021 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "   -5.081            -183.021 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.214            -720.653 CLOCK_50  " "   -4.214            -720.653 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.896               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.896               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027212362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.365               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 CLOCK_50  " "    0.381               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 reuleaux:triangle\|state\[0\]  " "    0.746               0.000 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "    1.573               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027212370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666027212370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666027212370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.038 " "Worst-case minimum pulse width slack is 0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "    0.038               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 reuleaux:triangle\|state\[0\]  " "    0.274               0.000 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.812               0.000 CLOCK_50  " "    8.812               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.736               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.736               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027212378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027212378 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666027212386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666027212530 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666027213674 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout " "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027213754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027213754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027213754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027213754 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666027213754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666027213754 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666027213754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666027213754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.529 " "Worst-case setup slack is -3.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.529             -40.462 reuleaux:triangle\|state\[0\]  " "   -3.529             -40.462 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.921            -535.916 CLOCK_50  " "   -2.921            -535.916 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.544             -92.526 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "   -2.544             -92.526 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.943               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.943               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027213762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.208               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 reuleaux:triangle\|state\[0\]  " "    0.408               0.000 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "    0.767               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027213762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666027213770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666027213770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.042 " "Worst-case minimum pulse width slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "    0.042               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 reuleaux:triangle\|state\[0\]  " "    0.358               0.000 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.814               0.000 CLOCK_50  " "    8.814               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.875               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.875               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027213770 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666027213786 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout " "Cell: triangle\|Up_cicle\|WideNor1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027213946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027213946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027213946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666027213946 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666027213946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666027213946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666027213954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666027213954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.229 " "Worst-case setup slack is -3.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.229             -37.679 reuleaux:triangle\|state\[0\]  " "   -3.229             -37.679 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.389             -89.312 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "   -2.389             -89.312 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.367            -416.111 CLOCK_50  " "   -2.367            -416.111 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.206               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   37.206               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027213954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 CLOCK_50  " "    0.168               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.190               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 reuleaux:triangle\|state\[0\]  " "    0.369               0.000 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "    0.916               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027213962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666027213962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666027213962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.147 " "Worst-case minimum pulse width slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\]  " "    0.147               0.000 reuleaux:triangle\|modified_circle:Left_cicle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 reuleaux:triangle\|state\[0\]  " "    0.372               0.000 reuleaux:triangle\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.806               0.000 CLOCK_50  " "    8.806               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.880               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.880               0.000 vga_u0\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666027213970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666027213970 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666027215692 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666027215692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5221 " "Peak virtual memory: 5221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666027215756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 10:20:15 2022 " "Processing ended: Mon Oct 17 10:20:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666027215756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666027215756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666027215756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666027215756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1666027216708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666027216716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 10:20:16 2022 " "Processing started: Mon Oct 17 10:20:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666027216716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666027216716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off task4 -c task4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666027216716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1666027217564 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1666027217604 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task4.vo C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/simulation/modelsim/ simulation " "Generated file task4.vo in folder \"C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1666027218092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666027218164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 10:20:18 2022 " "Processing ended: Mon Oct 17 10:20:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666027218164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666027218164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666027218164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666027218164 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 401 s " "Quartus Prime Full Compilation was successful. 0 errors, 401 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666027218784 ""}
