Analysis & Synthesis report for skeleton
Mon Nov 28 18:42:26 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated
 15. Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated
 16. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[31].faj"
 20. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[30].faj"
 21. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[29].faj"
 22. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[28].faj"
 23. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[27].faj"
 24. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[26].faj"
 25. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[25].faj"
 26. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[24].faj"
 27. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[23].faj"
 28. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[22].faj"
 29. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[21].faj"
 30. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[20].faj"
 31. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[19].faj"
 32. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[18].faj"
 33. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[17].faj"
 34. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[16].faj"
 35. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[15].faj"
 36. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[14].faj"
 37. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[13].faj"
 38. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[12].faj"
 39. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[11].fai"
 40. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[10].fai"
 41. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[9].fai"
 42. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[8].fai"
 43. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[7].fai"
 44. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[6].fai"
 45. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[5].fai"
 46. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[4].fai"
 47. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[3].fai"
 48. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[2].fai"
 49. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[1].fai"
 50. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:fa0"
 51. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|mux_32bit:m3"
 52. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|mux_32bit:m2"
 53. Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|mux_32bit:m1"
 54. Port Connectivity Checks: "processor:my_processor|mux_5bit:rt_mux2"
 55. Port Connectivity Checks: "processor:my_processor|pc_adder:padd|is_ne_32bit:checkrstatus0"
 56. Port Connectivity Checks: "processor:my_processor|pc_adder:padd|fulladder_12bits:f1"
 57. Port Connectivity Checks: "processor:my_processor|program_counter:pc"
 58. Port Connectivity Checks: "processor:my_processor|check_two:isSETX"
 59. Port Connectivity Checks: "processor:my_processor|check_two:isBLT_type"
 60. Port Connectivity Checks: "processor:my_processor|check_two:isBNE_type"
 61. Port Connectivity Checks: "processor:my_processor|check_two:isADD_Itype"
 62. Port Connectivity Checks: "processor:my_processor|check_two:isSUB_Rtype"
 63. Port Connectivity Checks: "processor:my_processor|check_two:isADD_Rtype"
 64. Port Connectivity Checks: "processor:my_processor|is_ne:isNotBEX"
 65. Port Connectivity Checks: "processor:my_processor|is_ne:isNotJR"
 66. Port Connectivity Checks: "processor:my_processor|is_ne:isNotJAL"
 67. Port Connectivity Checks: "processor:my_processor|is_ne:isNotBLT"
 68. Port Connectivity Checks: "processor:my_processor|is_ne:isNotBNE"
 69. Port Connectivity Checks: "processor:my_processor|is_ne:isNotJType"
 70. Port Connectivity Checks: "processor:my_processor|is_ne:isNotStore"
 71. Port Connectivity Checks: "processor:my_processor|is_ne:isNotLoad"
 72. Port Connectivity Checks: "processor:my_processor|is_ne:isNotRType"
 73. Port Connectivity Checks: "regfile:my_regfile|decoder5_32:d1"
 74. Port Connectivity Checks: "regfile:my_regfile|reg_32:rew"
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages
 78. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 28 18:42:26 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,243                                       ;
;     Total combinational functions  ; 2,268                                       ;
;     Dedicated logic registers      ; 1,022                                       ;
; Total registers                    ; 1022                                        ;
; Total pins                         ; 165                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; reg_32.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/reg_32.v                                   ;         ;
; decoder5_32.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/decoder5_32.v                              ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/regfile.v                                  ;         ;
; program_counter.v                ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/program_counter.v                          ;         ;
; fulladder.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/fulladder.v                                ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/ka266/Documents/Project4/imem.v                                     ;         ;
; dffe.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/dffe.v                                     ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/alu.v                                      ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/skeleton.v                                 ;         ;
; processor.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/processor.v                                ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/ka266/Documents/Project4/dmem.v                                     ;         ;
; pc_adder.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/pc_adder.v                                 ;         ;
; sign_extension.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/sign_extension.v                           ;         ;
; mux_32bit.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/mux_32bit.v                                ;         ;
; extend_clock.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/extend_clock.v                             ;         ;
; invert_clock.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/invert_clock.v                             ;         ;
; initalize.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/initalize.v                                ;         ;
; initalize_12.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/initalize_12.v                             ;         ;
; initalize_32.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/initalize_32.v                             ;         ;
; is_ne.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/is_ne.v                                    ;         ;
; check_two.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/check_two.v                                ;         ;
; check_overflow.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/check_overflow.v                           ;         ;
; mux_5bit.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/mux_5bit.v                                 ;         ;
; fulladder_12bits.v               ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/fulladder_12bits.v                         ;         ;
; fulladder_PC.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/fulladder_PC.v                             ;         ;
; is_ne_32bit.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/is_ne_32bit.v                              ;         ;
; sign_extension_27bit.v           ; yes             ; User Verilog HDL File                  ; C:/Users/ka266/Documents/Project4/sign_extension_27bit.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_q3b1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ka266/Documents/Project4/db/altsyncram_q3b1.tdf                     ;         ;
; mif_outputs/basic_test.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ka266/Documents/Project4/mif_outputs/basic_test.mif                 ;         ;
; db/altsyncram_0jf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ka266/Documents/Project4/db/altsyncram_0jf1.tdf                     ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,243       ;
;                                             ;             ;
; Total combinational functions               ; 2268        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1841        ;
;     -- 3 input functions                    ; 365         ;
;     -- <=2 input functions                  ; 62          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2173        ;
;     -- arithmetic mode                      ; 95          ;
;                                             ;             ;
; Total registers                             ; 1022        ;
;     -- Dedicated logic registers            ; 1022        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 165         ;
; Total memory bits                           ; 262144      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 1020        ;
; Total fan-out                               ; 13915       ;
; Average fan-out                             ; 3.78        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name      ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |skeleton                                      ; 2268 (0)            ; 1022 (0)                  ; 262144      ; 0            ; 0       ; 0         ; 165  ; 0            ; |skeleton                                                                                                             ; skeleton         ; work         ;
;    |dmem:my_dmem|                              ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem                                                                                                ; dmem             ; work         ;
;       |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component                                                                ; altsyncram       ; work         ;
;          |altsyncram_0jf1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated                                 ; altsyncram_0jf1  ; work         ;
;    |extend_clock:imem_clk|                     ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|extend_clock:imem_clk                                                                                       ; extend_clock     ; work         ;
;    |extend_clock:processor_clk|                ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|extend_clock:processor_clk                                                                                  ; extend_clock     ; work         ;
;    |extend_clock:regfile_clk|                  ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|extend_clock:regfile_clk                                                                                    ; extend_clock     ; work         ;
;    |imem:my_imem|                              ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem                                                                                                ; imem             ; work         ;
;       |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component                                                                ; altsyncram       ; work         ;
;          |altsyncram_q3b1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated                                 ; altsyncram_q3b1  ; work         ;
;    |invert_clock:dmem_clk|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|invert_clock:dmem_clk                                                                                       ; invert_clock     ; work         ;
;    |processor:my_processor|                    ; 820 (102)           ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor                                                                                      ; processor        ; work         ;
;       |alu:a1|                                 ; 523 (523)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu:a1                                                                               ; alu              ; work         ;
;       |check_overflow:checkingoverflow|        ; 67 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow                                                      ; check_overflow   ; work         ;
;          |fulladder_PC:pc_plusone|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone                              ; fulladder_PC     ; work         ;
;             |fulladder:intializei[10].fai|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[10].fai ; fulladder        ; work         ;
;             |fulladder:intializei[1].fai|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[1].fai  ; fulladder        ; work         ;
;             |fulladder:intializei[2].fai|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[2].fai  ; fulladder        ; work         ;
;             |fulladder:intializei[3].fai|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[3].fai  ; fulladder        ; work         ;
;             |fulladder:intializei[4].fai|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[4].fai  ; fulladder        ; work         ;
;             |fulladder:intializei[6].fai|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[6].fai  ; fulladder        ; work         ;
;             |fulladder:intializei[7].fai|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[7].fai  ; fulladder        ; work         ;
;          |mux_32bit:m5|                        ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|mux_32bit:m5                                         ; mux_32bit        ; work         ;
;       |check_two:isADD_Rtype|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_two:isADD_Rtype                                                                ; check_two        ; work         ;
;       |check_two:isSETX|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_two:isSETX                                                                     ; check_two        ; work         ;
;       |check_two:isSUB_Rtype|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|check_two:isSUB_Rtype                                                                ; check_two        ; work         ;
;       |is_ne:isNotBEX|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|is_ne:isNotBEX                                                                       ; is_ne            ; work         ;
;       |is_ne:isNotJAL|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|is_ne:isNotJAL                                                                       ; is_ne            ; work         ;
;       |is_ne:isNotJR|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|is_ne:isNotJR                                                                        ; is_ne            ; work         ;
;       |is_ne:isNotJType|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|is_ne:isNotJType                                                                     ; is_ne            ; work         ;
;       |is_ne:isNotLoad|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|is_ne:isNotLoad                                                                      ; is_ne            ; work         ;
;       |is_ne:isNotRType|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|is_ne:isNotRType                                                                     ; is_ne            ; work         ;
;       |is_ne:isNotStore|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|is_ne:isNotStore                                                                     ; is_ne            ; work         ;
;       |mux_32bit:data_mem|                     ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|mux_32bit:data_mem                                                                   ; mux_32bit        ; work         ;
;       |mux_5bit:rt_mux2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|mux_5bit:rt_mux2                                                                     ; mux_5bit         ; work         ;
;       |pc_adder:padd|                          ; 42 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd                                                                        ; pc_adder         ; work         ;
;          |fulladder_12bits:f1|                 ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1                                                    ; fulladder_12bits ; work         ;
;             |fulladder:fa0|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:fa0                                      ; fulladder        ; work         ;
;             |fulladder:fa11|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:fa11                                     ; fulladder        ; work         ;
;             |fulladder:intialize[10].fai|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[10].fai                        ; fulladder        ; work         ;
;             |fulladder:intialize[1].fai|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[1].fai                         ; fulladder        ; work         ;
;             |fulladder:intialize[2].fai|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[2].fai                         ; fulladder        ; work         ;
;             |fulladder:intialize[3].fai|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[3].fai                         ; fulladder        ; work         ;
;             |fulladder:intialize[4].fai|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[4].fai                         ; fulladder        ; work         ;
;             |fulladder:intialize[5].fai|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[5].fai                         ; fulladder        ; work         ;
;             |fulladder:intialize[6].fai|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[6].fai                         ; fulladder        ; work         ;
;             |fulladder:intialize[7].fai|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[7].fai                         ; fulladder        ; work         ;
;             |fulladder:intialize[8].fai|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[8].fai                         ; fulladder        ; work         ;
;             |fulladder:intialize[9].fai|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:intialize[9].fai                         ; fulladder        ; work         ;
;          |is_ne_32bit:checkrstatus0|           ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_adder:padd|is_ne_32bit:checkrstatus0                                              ; is_ne_32bit      ; work         ;
;       |program_counter:pc|                     ; 13 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc                                                                   ; program_counter  ; work         ;
;          |dffe_ref:intialize[0].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[0].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[10].df                                         ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[11].df                                         ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[1].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[2].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[3].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[4].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[5].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[6].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[7].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[8].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[9].df                                          ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[0].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[0].df_prev                                ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[10].df_prev| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[10].df_prev                               ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[11].df_prev| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[11].df_prev                               ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[1].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[1].df_prev                                ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[2].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[2].df_prev                                ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[3].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[3].df_prev                                ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[4].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[4].df_prev                                ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[5].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[5].df_prev                                ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[6].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[6].df_prev                                ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[7].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[7].df_prev                                ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[8].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[8].df_prev                                ; dffe_ref         ; work         ;
;          |dffe_ref:prev_intialize[9].df_prev|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:prev_intialize[9].df_prev                                ; dffe_ref         ; work         ;
;    |regfile:my_regfile|                        ; 1444 (1354)         ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile                                                                                          ; regfile          ; work         ;
;       |decoder5_32:d1|                         ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|decoder5_32:d1                                                                           ; decoder5_32      ; work         ;
;       |decoder5_32:d3|                         ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|decoder5_32:d3                                                                           ; decoder5_32      ; work         ;
;       |reg_32:write[10].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[10].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[11].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[11].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[12].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[12].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[13].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[13].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[14].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[14].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[15].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[15].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[16].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[16].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[17].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[17].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[18].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[18].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[19].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[19].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[1].rew|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew                                                                      ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[0].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[10].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[11].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[12].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[13].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[14].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[15].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[16].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[17].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[18].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[19].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[1].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[20].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[21].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[22].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[23].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[24].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[25].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[26].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[27].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[28].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[29].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[2].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[30].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[31].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[3].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[4].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[5].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[6].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[7].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[8].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[1].rew|dffe_ref:intialize[9].df                                             ; dffe_ref         ; work         ;
;       |reg_32:write[20].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[20].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[21].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[21].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[22].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[22].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[23].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[23].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[24].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[24].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[25].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[25].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[26].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[26].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[27].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[27].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[28].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[28].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[29].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[29].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[2].rew|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew                                                                      ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[0].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[10].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[11].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[12].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[13].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[14].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[15].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[16].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[17].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[18].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[19].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[1].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[20].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[21].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[22].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[23].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[24].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[25].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[26].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[27].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[28].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[29].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[2].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[30].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[31].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[3].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[4].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[5].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[6].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[7].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[8].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[2].rew|dffe_ref:intialize[9].df                                             ; dffe_ref         ; work         ;
;       |reg_32:write[30].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[30].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[31].rew|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew                                                                     ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[0].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[10].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[11].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[12].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[13].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[14].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[15].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[16].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[17].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[18].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[19].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[1].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[20].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[21].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[22].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[23].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[24].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[25].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[26].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[27].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[28].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[29].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[2].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[30].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[31].df                                           ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[3].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[4].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[5].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[6].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[7].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[8].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[31].rew|dffe_ref:intialize[9].df                                            ; dffe_ref         ; work         ;
;       |reg_32:write[3].rew|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew                                                                      ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[0].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[10].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[11].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[12].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[13].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[14].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[15].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[16].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[17].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[18].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[19].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[1].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[20].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[21].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[22].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[23].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[24].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[25].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[26].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[27].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[28].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[29].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[2].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[30].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[31].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[3].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[4].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[5].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[6].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[7].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[8].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[3].rew|dffe_ref:intialize[9].df                                             ; dffe_ref         ; work         ;
;       |reg_32:write[4].rew|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew                                                                      ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[0].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[10].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[11].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[12].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[13].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[14].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[15].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[16].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[17].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[18].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[19].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[1].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[20].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[21].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[22].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[23].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[24].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[25].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[26].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[27].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[28].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[29].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[2].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[30].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[31].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[3].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[4].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[5].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[6].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[7].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[8].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[4].rew|dffe_ref:intialize[9].df                                             ; dffe_ref         ; work         ;
;       |reg_32:write[5].rew|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew                                                                      ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[0].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[10].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[11].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[12].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[13].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[14].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[15].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[16].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[17].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[18].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[19].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[1].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[20].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[21].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[22].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[23].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[24].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[25].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[26].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[27].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[28].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[29].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[2].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[30].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[31].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[3].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[4].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[5].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[6].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[7].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[8].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[5].rew|dffe_ref:intialize[9].df                                             ; dffe_ref         ; work         ;
;       |reg_32:write[6].rew|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew                                                                      ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[0].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[10].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[11].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[12].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[13].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[14].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[15].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[16].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[17].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[18].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[19].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[1].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[20].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[21].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[22].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[23].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[24].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[25].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[26].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[27].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[28].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[29].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[2].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[30].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[31].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[3].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[4].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[5].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[6].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[7].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[8].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[6].rew|dffe_ref:intialize[9].df                                             ; dffe_ref         ; work         ;
;       |reg_32:write[7].rew|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew                                                                      ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[0].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[10].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[11].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[12].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[13].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[14].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[15].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[16].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[17].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[18].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[19].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[1].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[20].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[21].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[22].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[23].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[24].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[25].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[26].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[27].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[28].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[29].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[2].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[30].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[31].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[3].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[4].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[5].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[6].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[7].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[8].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[7].rew|dffe_ref:intialize[9].df                                             ; dffe_ref         ; work         ;
;       |reg_32:write[8].rew|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew                                                                      ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[0].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[10].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[11].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[12].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[13].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[14].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[15].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[16].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[17].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[18].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[19].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[1].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[20].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[21].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[22].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[23].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[24].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[25].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[26].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[27].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[28].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[29].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[2].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[30].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[31].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[3].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[4].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[5].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[6].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[7].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[8].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[8].rew|dffe_ref:intialize[9].df                                             ; dffe_ref         ; work         ;
;       |reg_32:write[9].rew|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew                                                                      ; reg_32           ; work         ;
;          |dffe_ref:intialize[0].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[0].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[10].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[10].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[11].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[11].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[12].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[12].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[13].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[13].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[14].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[14].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[15].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[15].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[16].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[16].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[17].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[17].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[18].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[18].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[19].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[19].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[1].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[1].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[20].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[20].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[21].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[21].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[22].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[22].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[23].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[23].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[24].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[24].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[25].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[25].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[26].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[26].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[27].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[27].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[28].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[28].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[29].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[29].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[2].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[2].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[30].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[30].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[31].df|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[31].df                                            ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[3].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[3].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[4].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[4].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[5].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[5].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[6].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[6].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[7].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[7].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[8].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[8].df                                             ; dffe_ref         ; work         ;
;          |dffe_ref:intialize[9].df|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|reg_32:write[9].rew|dffe_ref:intialize[9].df                                             ; dffe_ref         ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; None                         ;
; imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; ./mif_outputs/basic_test.mif ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|dmem:my_dmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|imem:my_imem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+-----------------------------------------------------------+--------------------------------------+
; Register name                                             ; Reason for Removal                   ;
+-----------------------------------------------------------+--------------------------------------+
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[31].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[30].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[29].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[28].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[27].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[26].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[25].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[24].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[23].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[22].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[21].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[20].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[19].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[18].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[17].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[16].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[15].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[14].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[13].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[12].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[11].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[10].df|q ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[9].df|q  ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[8].df|q  ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[7].df|q  ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[6].df|q  ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[5].df|q  ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[4].df|q  ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[3].df|q  ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[2].df|q  ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[1].df|q  ; Stuck at GND due to stuck port clear ;
; regfile:my_regfile|reg_32:rew|dffe_ref:intialize[0].df|q  ; Stuck at GND due to stuck port clear ;
; extend_clock:imem_clk|counter[1..31]                      ; Lost fanout                          ;
; extend_clock:processor_clk|counter[1..31]                 ; Lost fanout                          ;
; extend_clock:regfile_clk|counter[1..31]                   ; Lost fanout                          ;
; Total Number of Removed Registers = 125                   ;                                      ;
+-----------------------------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+----------------------------------------+--------------------+---------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal ; Registers Removed due to This Register                                          ;
+----------------------------------------+--------------------+---------------------------------------------------------------------------------+
; extend_clock:imem_clk|counter[31]      ; Lost Fanouts       ; extend_clock:imem_clk|counter[30], extend_clock:imem_clk|counter[29],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[28], extend_clock:imem_clk|counter[27],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[26], extend_clock:imem_clk|counter[25],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[24], extend_clock:imem_clk|counter[23],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[22], extend_clock:imem_clk|counter[21],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[20], extend_clock:imem_clk|counter[19],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[18], extend_clock:imem_clk|counter[17],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[16], extend_clock:imem_clk|counter[15],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[14], extend_clock:imem_clk|counter[13],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[12], extend_clock:imem_clk|counter[11],           ;
;                                        ;                    ; extend_clock:imem_clk|counter[10], extend_clock:imem_clk|counter[9],            ;
;                                        ;                    ; extend_clock:imem_clk|counter[8], extend_clock:imem_clk|counter[7],             ;
;                                        ;                    ; extend_clock:imem_clk|counter[6], extend_clock:imem_clk|counter[5],             ;
;                                        ;                    ; extend_clock:imem_clk|counter[4], extend_clock:imem_clk|counter[3],             ;
;                                        ;                    ; extend_clock:imem_clk|counter[2], extend_clock:imem_clk|counter[1]              ;
; extend_clock:processor_clk|counter[31] ; Lost Fanouts       ; extend_clock:processor_clk|counter[30], extend_clock:processor_clk|counter[29], ;
;                                        ;                    ; extend_clock:processor_clk|counter[28], extend_clock:processor_clk|counter[27], ;
;                                        ;                    ; extend_clock:processor_clk|counter[26], extend_clock:processor_clk|counter[25], ;
;                                        ;                    ; extend_clock:processor_clk|counter[24], extend_clock:processor_clk|counter[23], ;
;                                        ;                    ; extend_clock:processor_clk|counter[22], extend_clock:processor_clk|counter[21], ;
;                                        ;                    ; extend_clock:processor_clk|counter[20], extend_clock:processor_clk|counter[19], ;
;                                        ;                    ; extend_clock:processor_clk|counter[18], extend_clock:processor_clk|counter[17], ;
;                                        ;                    ; extend_clock:processor_clk|counter[16], extend_clock:processor_clk|counter[15], ;
;                                        ;                    ; extend_clock:processor_clk|counter[14], extend_clock:processor_clk|counter[13], ;
;                                        ;                    ; extend_clock:processor_clk|counter[12], extend_clock:processor_clk|counter[11], ;
;                                        ;                    ; extend_clock:processor_clk|counter[10], extend_clock:processor_clk|counter[9],  ;
;                                        ;                    ; extend_clock:processor_clk|counter[8], extend_clock:processor_clk|counter[7],   ;
;                                        ;                    ; extend_clock:processor_clk|counter[6], extend_clock:processor_clk|counter[5],   ;
;                                        ;                    ; extend_clock:processor_clk|counter[4], extend_clock:processor_clk|counter[3],   ;
;                                        ;                    ; extend_clock:processor_clk|counter[2], extend_clock:processor_clk|counter[1]    ;
; extend_clock:regfile_clk|counter[31]   ; Lost Fanouts       ; extend_clock:regfile_clk|counter[30], extend_clock:regfile_clk|counter[29],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[28], extend_clock:regfile_clk|counter[27],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[26], extend_clock:regfile_clk|counter[25],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[24], extend_clock:regfile_clk|counter[23],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[22], extend_clock:regfile_clk|counter[21],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[20], extend_clock:regfile_clk|counter[19],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[18], extend_clock:regfile_clk|counter[17],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[16], extend_clock:regfile_clk|counter[15],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[14], extend_clock:regfile_clk|counter[13],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[12], extend_clock:regfile_clk|counter[11],     ;
;                                        ;                    ; extend_clock:regfile_clk|counter[10], extend_clock:regfile_clk|counter[9],      ;
;                                        ;                    ; extend_clock:regfile_clk|counter[8], extend_clock:regfile_clk|counter[7],       ;
;                                        ;                    ; extend_clock:regfile_clk|counter[6], extend_clock:regfile_clk|counter[5],       ;
;                                        ;                    ; extend_clock:regfile_clk|counter[4], extend_clock:regfile_clk|counter[3],       ;
;                                        ;                    ; extend_clock:regfile_clk|counter[2], extend_clock:regfile_clk|counter[1]        ;
+----------------------------------------+--------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1022  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 1016  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:my_processor|program_counter:pc|dffe_ref:intialize[9].df|q             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|mux_32bit:m5|orgate[7].ok ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|alu_in2[13]                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|check_overflow:checkingoverflow|out_reg[4]                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |skeleton|regfile:my_regfile|data_readRegA[20]                                             ;
; 35:1               ; 8 bits    ; 184 LEs       ; 48 LEs               ; 136 LEs                ; No         ; |skeleton|processor:my_processor|alu:a1|Selector10                                         ;
; 35:1               ; 8 bits    ; 184 LEs       ; 40 LEs               ; 144 LEs                ; No         ; |skeleton|processor:my_processor|alu:a1|Selector19                                         ;
; 36:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|alu:a1|Selector6                                          ;
; 36:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|alu:a1|Selector27                                         ;
; 37:1               ; 2 bits    ; 48 LEs        ; 14 LEs               ; 34 LEs                 ; No         ; |skeleton|processor:my_processor|alu:a1|Selector3                                          ;
; 37:1               ; 2 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|alu:a1|Selector28                                         ;
; 38:1               ; 2 bits    ; 50 LEs        ; 14 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|alu:a1|Selector30                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-----------------------+
; Parameter Name                     ; Value                        ; Type                  ;
+------------------------------------+------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped               ;
; OPERATION_MODE                     ; ROM                          ; Untyped               ;
; WIDTH_A                            ; 32                           ; Signed Integer        ;
; WIDTHAD_A                          ; 12                           ; Signed Integer        ;
; NUMWORDS_A                         ; 4096                         ; Signed Integer        ;
; OUTDATA_REG_A                      ; CLOCK0                       ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped               ;
; WIDTH_B                            ; 1                            ; Untyped               ;
; WIDTHAD_B                          ; 1                            ; Untyped               ;
; NUMWORDS_B                         ; 1                            ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped               ;
; BYTE_SIZE                          ; 8                            ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped               ;
; INIT_FILE                          ; ./mif_outputs/basic_test.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped               ;
; ENABLE_ECC                         ; FALSE                        ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_q3b1              ; Untyped               ;
+------------------------------------+------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_0jf1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; dmem:my_dmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[31].faj" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; in1  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; in2  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[30].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[29].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[28].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[27].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[26].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[25].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[24].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[23].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[22].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[21].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[20].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[19].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[18].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[17].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[16].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[15].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[14].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[13].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializej[12].faj" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[11].fai" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[10].fai" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[9].fai" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[8].fai" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[7].fai" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[6].fai" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[5].fai" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[4].fai" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[3].fai" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[2].fai" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:intializei[1].fai" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone|fulladder:fa0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                                   ;
; cin  ; Input ; Info     ; Stuck at VCC                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|mux_32bit:m3" ;
+------------+-------+----------+-----------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                         ;
+------------+-------+----------+-----------------------------------------------------------------+
; in1[1..0]  ; Input ; Info     ; Stuck at VCC                                                    ;
; in1[31..2] ; Input ; Info     ; Stuck at GND                                                    ;
+------------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|mux_32bit:m2" ;
+------------+-------+----------+-----------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                         ;
+------------+-------+----------+-----------------------------------------------------------------+
; in1[31..2] ; Input ; Info     ; Stuck at GND                                                    ;
; in1[1]     ; Input ; Info     ; Stuck at VCC                                                    ;
; in1[0]     ; Input ; Info     ; Stuck at GND                                                    ;
+------------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_overflow:checkingoverflow|mux_32bit:m1" ;
+------------+-------+----------+-----------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                         ;
+------------+-------+----------+-----------------------------------------------------------------+
; in1[31..1] ; Input ; Info     ; Stuck at GND                                                    ;
; in1[0]     ; Input ; Info     ; Stuck at VCC                                                    ;
+------------+-------+----------+-----------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_5bit:rt_mux2" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; in0[4..1] ; Input ; Info     ; Stuck at VCC                         ;
; in0[0]    ; Input ; Info     ; Stuck at GND                         ;
+-----------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|pc_adder:padd|is_ne_32bit:checkrstatus0" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|pc_adder:padd|fulladder_12bits:f1"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|program_counter:pc" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_two:isSETX" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; in2[4] ; Input ; Info     ; Stuck at VCC                            ;
; in2[3] ; Input ; Info     ; Stuck at GND                            ;
; in2[2] ; Input ; Info     ; Stuck at VCC                            ;
; in2[1] ; Input ; Info     ; Stuck at GND                            ;
; in2[0] ; Input ; Info     ; Stuck at VCC                            ;
; in4[4] ; Input ; Info     ; Stuck at VCC                            ;
; in4[3] ; Input ; Info     ; Stuck at GND                            ;
; in4[2] ; Input ; Info     ; Stuck at VCC                            ;
; in4[1] ; Input ; Info     ; Stuck at GND                            ;
; in4[0] ; Input ; Info     ; Stuck at VCC                            ;
+--------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_two:isBLT_type" ;
+-----------+-------+----------+------------------------------------------+
; Port      ; Type  ; Severity ; Details                                  ;
+-----------+-------+----------+------------------------------------------+
; in2[2..1] ; Input ; Info     ; Stuck at VCC                             ;
; in2[4..3] ; Input ; Info     ; Stuck at GND                             ;
; in2[0]    ; Input ; Info     ; Stuck at GND                             ;
; in4[2..1] ; Input ; Info     ; Stuck at VCC                             ;
; in4[4..3] ; Input ; Info     ; Stuck at GND                             ;
; in4[0]    ; Input ; Info     ; Stuck at GND                             ;
+-----------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_two:isBNE_type" ;
+-----------+-------+----------+------------------------------------------+
; Port      ; Type  ; Severity ; Details                                  ;
+-----------+-------+----------+------------------------------------------+
; in2[4..2] ; Input ; Info     ; Stuck at GND                             ;
; in2[1]    ; Input ; Info     ; Stuck at VCC                             ;
; in2[0]    ; Input ; Info     ; Stuck at GND                             ;
; in4[4..2] ; Input ; Info     ; Stuck at GND                             ;
; in4[1]    ; Input ; Info     ; Stuck at VCC                             ;
; in4[0]    ; Input ; Info     ; Stuck at GND                             ;
+-----------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_two:isADD_Itype" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; in2[4..3] ; Input ; Info     ; Stuck at GND                              ;
; in2[2]    ; Input ; Info     ; Stuck at VCC                              ;
; in2[1]    ; Input ; Info     ; Stuck at GND                              ;
; in2[0]    ; Input ; Info     ; Stuck at VCC                              ;
; in4[4..3] ; Input ; Info     ; Stuck at GND                              ;
; in4[2]    ; Input ; Info     ; Stuck at VCC                              ;
; in4[1]    ; Input ; Info     ; Stuck at GND                              ;
; in4[0]    ; Input ; Info     ; Stuck at VCC                              ;
+-----------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_two:isSUB_Rtype" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; in2       ; Input ; Info     ; Stuck at GND                              ;
; in4[4..1] ; Input ; Info     ; Stuck at GND                              ;
; in4[0]    ; Input ; Info     ; Stuck at VCC                              ;
+-----------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|check_two:isADD_Rtype" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                   ;
; in4  ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|is_ne:isNotBEX" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; in2[2..1] ; Input ; Info     ; Stuck at VCC                       ;
; in2[4]    ; Input ; Info     ; Stuck at VCC                       ;
; in2[3]    ; Input ; Info     ; Stuck at GND                       ;
; in2[0]    ; Input ; Info     ; Stuck at GND                       ;
+-----------+-------+----------+------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|is_ne:isNotJR" ;
+-----------+-------+----------+-----------------------------------+
; Port      ; Type  ; Severity ; Details                           ;
+-----------+-------+----------+-----------------------------------+
; in2[4..3] ; Input ; Info     ; Stuck at GND                      ;
; in2[1..0] ; Input ; Info     ; Stuck at GND                      ;
; in2[2]    ; Input ; Info     ; Stuck at VCC                      ;
+-----------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|is_ne:isNotJAL" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; in2[1..0] ; Input ; Info     ; Stuck at VCC                       ;
; in2[4..2] ; Input ; Info     ; Stuck at GND                       ;
+-----------+-------+----------+------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|is_ne:isNotBLT" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; in2[2..1] ; Input ; Info     ; Stuck at VCC                       ;
; in2[4..3] ; Input ; Info     ; Stuck at GND                       ;
; in2[0]    ; Input ; Info     ; Stuck at GND                       ;
+-----------+-------+----------+------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|is_ne:isNotBNE" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; in2[4..2] ; Input ; Info     ; Stuck at GND                       ;
; in2[1]    ; Input ; Info     ; Stuck at VCC                       ;
; in2[0]    ; Input ; Info     ; Stuck at GND                       ;
+-----------+-------+----------+------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|is_ne:isNotJType" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; in2[4..1] ; Input ; Info     ; Stuck at GND                         ;
; in2[0]    ; Input ; Info     ; Stuck at VCC                         ;
+-----------+-------+----------+--------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|is_ne:isNotStore" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; in2[2..0] ; Input ; Info     ; Stuck at VCC                         ;
; in2[4..3] ; Input ; Info     ; Stuck at GND                         ;
+-----------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|is_ne:isNotLoad" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; in2[2..0] ; Input ; Info     ; Stuck at GND                        ;
; in2[4]    ; Input ; Info     ; Stuck at GND                        ;
; in2[3]    ; Input ; Info     ; Stuck at VCC                        ;
+-----------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|is_ne:isNotRType" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|decoder5_32:d1"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|reg_32:rew" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; en   ; Input ; Info     ; Stuck at GND                    ;
; clr  ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 165                         ;
; cycloneiii_ff         ; 1022                        ;
;     CLR               ; 12                          ;
;     CLR SLD           ; 12                          ;
;     ENA CLR           ; 992                         ;
;     plain             ; 6                           ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 2268                        ;
;     arith             ; 95                          ;
;         3 data inputs ; 95                          ;
;     normal            ; 2173                        ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 270                         ;
;         4 data inputs ; 1841                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 25.10                       ;
; Average LUT depth     ; 21.35                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 28 18:42:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reg_32.v
    Info (12023): Found entity 1: reg_32 File: C:/Users/ka266/Documents/Project4/reg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder5_32.v
    Info (12023): Found entity 1: decoder5_32 File: C:/Users/ka266/Documents/Project4/decoder5_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/ka266/Documents/Project4/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter File: C:/Users/ka266/Documents/Project4/program_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: fulladder File: C:/Users/ka266/Documents/Project4/fulladder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/ka266/Documents/Project4/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dffe.v
    Info (12023): Found entity 1: dffe_ref File: C:/Users/ka266/Documents/Project4/dffe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/ka266/Documents/Project4/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/ka266/Documents/Project4/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/ka266/Documents/Project4/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/ka266/Documents/Project4/dmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder.v
    Info (12023): Found entity 1: pc_adder File: C:/Users/ka266/Documents/Project4/pc_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extension.v
    Info (12023): Found entity 1: sign_extension File: C:/Users/ka266/Documents/Project4/sign_extension.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32bit.v
    Info (12023): Found entity 1: mux_32bit File: C:/Users/ka266/Documents/Project4/mux_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_clock.v
    Info (12023): Found entity 1: extend_clock File: C:/Users/ka266/Documents/Project4/extend_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file invert_clock.v
    Info (12023): Found entity 1: invert_clock File: C:/Users/ka266/Documents/Project4/invert_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initalize.v
    Info (12023): Found entity 1: initalize File: C:/Users/ka266/Documents/Project4/initalize.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initalize_12.v
    Info (12023): Found entity 1: initalize_12 File: C:/Users/ka266/Documents/Project4/initalize_12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initalize_32.v
    Info (12023): Found entity 1: initalize_32 File: C:/Users/ka266/Documents/Project4/initalize_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.v
    Info (12023): Found entity 1: processor_tb File: C:/Users/ka266/Documents/Project4/processor_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file is_ne.v
    Info (12023): Found entity 1: is_ne File: C:/Users/ka266/Documents/Project4/is_ne.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_two.v
    Info (12023): Found entity 1: check_two File: C:/Users/ka266/Documents/Project4/check_two.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_overflow.v
    Info (12023): Found entity 1: check_overflow File: C:/Users/ka266/Documents/Project4/check_overflow.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_5bit.v
    Info (12023): Found entity 1: mux_5bit File: C:/Users/ka266/Documents/Project4/mux_5bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_clock_negedge.v
    Info (12023): Found entity 1: extend_clock_negedge File: C:/Users/ka266/Documents/Project4/extend_clock_negedge.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder_12bits.v
    Info (12023): Found entity 1: fulladder_12bits File: C:/Users/ka266/Documents/Project4/fulladder_12bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder_pc.v
    Info (12023): Found entity 1: fulladder_PC File: C:/Users/ka266/Documents/Project4/fulladder_PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file is_ne_32bit.v
    Info (12023): Found entity 1: is_ne_32bit File: C:/Users/ka266/Documents/Project4/is_ne_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extension_27bit.v
    Info (12023): Found entity 1: sign_extension_27bit File: C:/Users/ka266/Documents/Project4/sign_extension_27bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file assign_clock.v
    Info (12023): Found entity 1: assign_clock File: C:/Users/ka266/Documents/Project4/assign_clock.v Line: 1
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Info (12128): Elaborating entity "extend_clock" for hierarchy "extend_clock:imem_clk" File: C:/Users/ka266/Documents/Project4/skeleton.v Line: 27
Info (12128): Elaborating entity "invert_clock" for hierarchy "invert_clock:dmem_clk" File: C:/Users/ka266/Documents/Project4/skeleton.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at invert_clock.v(7): variable "rst" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ka266/Documents/Project4/invert_clock.v Line: 7
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: C:/Users/ka266/Documents/Project4/skeleton.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/ka266/Documents/Project4/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/ka266/Documents/Project4/imem.v Line: 82
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ka266/Documents/Project4/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_outputs/basic_test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q3b1.tdf
    Info (12023): Found entity 1: altsyncram_q3b1 File: C:/Users/ka266/Documents/Project4/db/altsyncram_q3b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q3b1" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: C:/Users/ka266/Documents/Project4/skeleton.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/ka266/Documents/Project4/dmem.v Line: 86
Info (12130): Elaborated megafunction instantiation "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/ka266/Documents/Project4/dmem.v Line: 86
Info (12133): Instantiated megafunction "dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ka266/Documents/Project4/dmem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0jf1.tdf
    Info (12023): Found entity 1: altsyncram_0jf1 File: C:/Users/ka266/Documents/Project4/db/altsyncram_0jf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0jf1" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: C:/Users/ka266/Documents/Project4/skeleton.v Line: 76
Info (12128): Elaborating entity "reg_32" for hierarchy "regfile:my_regfile|reg_32:rew" File: C:/Users/ka266/Documents/Project4/regfile.v Line: 22
Info (12128): Elaborating entity "dffe_ref" for hierarchy "regfile:my_regfile|reg_32:rew|dffe_ref:intialize[0].df" File: C:/Users/ka266/Documents/Project4/reg_32.v Line: 17
Info (12128): Elaborating entity "decoder5_32" for hierarchy "regfile:my_regfile|decoder5_32:d1" File: C:/Users/ka266/Documents/Project4/regfile.v Line: 27
Info (12128): Elaborating entity "processor" for hierarchy "processor:my_processor" File: C:/Users/ka266/Documents/Project4/skeleton.v Line: 102
Info (12128): Elaborating entity "is_ne" for hierarchy "processor:my_processor|is_ne:isNotRType" File: C:/Users/ka266/Documents/Project4/processor.v Line: 101
Info (12128): Elaborating entity "check_two" for hierarchy "processor:my_processor|check_two:isADD_Rtype" File: C:/Users/ka266/Documents/Project4/processor.v Line: 111
Info (12128): Elaborating entity "program_counter" for hierarchy "processor:my_processor|program_counter:pc" File: C:/Users/ka266/Documents/Project4/processor.v Line: 130
Info (12128): Elaborating entity "pc_adder" for hierarchy "processor:my_processor|pc_adder:padd" File: C:/Users/ka266/Documents/Project4/processor.v Line: 131
Info (12128): Elaborating entity "fulladder_12bits" for hierarchy "processor:my_processor|pc_adder:padd|fulladder_12bits:f1" File: C:/Users/ka266/Documents/Project4/pc_adder.v Line: 18
Info (12128): Elaborating entity "fulladder" for hierarchy "processor:my_processor|pc_adder:padd|fulladder_12bits:f1|fulladder:fa0" File: C:/Users/ka266/Documents/Project4/fulladder_12bits.v Line: 8
Info (12128): Elaborating entity "is_ne_32bit" for hierarchy "processor:my_processor|pc_adder:padd|is_ne_32bit:checkrstatus0" File: C:/Users/ka266/Documents/Project4/pc_adder.v Line: 22
Info (12128): Elaborating entity "mux_5bit" for hierarchy "processor:my_processor|mux_5bit:rt_mux1" File: C:/Users/ka266/Documents/Project4/processor.v Line: 136
Info (12128): Elaborating entity "initalize" for hierarchy "processor:my_processor|initalize:rs" File: C:/Users/ka266/Documents/Project4/processor.v Line: 139
Info (12128): Elaborating entity "sign_extension" for hierarchy "processor:my_processor|sign_extension:si" File: C:/Users/ka266/Documents/Project4/processor.v Line: 151
Info (12128): Elaborating entity "alu" for hierarchy "processor:my_processor|alu:a1" File: C:/Users/ka266/Documents/Project4/processor.v Line: 161
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: C:/Users/ka266/Documents/Project4/alu.v Line: 25
Info (12128): Elaborating entity "check_overflow" for hierarchy "processor:my_processor|check_overflow:checkingoverflow" File: C:/Users/ka266/Documents/Project4/processor.v Line: 162
Info (12128): Elaborating entity "mux_32bit" for hierarchy "processor:my_processor|check_overflow:checkingoverflow|mux_32bit:m1" File: C:/Users/ka266/Documents/Project4/check_overflow.v Line: 18
Info (12128): Elaborating entity "sign_extension_27bit" for hierarchy "processor:my_processor|check_overflow:checkingoverflow|sign_extension_27bit:s" File: C:/Users/ka266/Documents/Project4/check_overflow.v Line: 22
Info (12128): Elaborating entity "fulladder_PC" for hierarchy "processor:my_processor|check_overflow:checkingoverflow|fulladder_PC:pc_plusone" File: C:/Users/ka266/Documents/Project4/check_overflow.v Line: 28
Info (12128): Elaborating entity "initalize_12" for hierarchy "processor:my_processor|initalize_12:dm_address" File: C:/Users/ka266/Documents/Project4/processor.v Line: 165
Info (12128): Elaborating entity "initalize_32" for hierarchy "processor:my_processor|initalize_32:dmaddress_data" File: C:/Users/ka266/Documents/Project4/processor.v Line: 169
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[31]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[30]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[29]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[28]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[27]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[26]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[25]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[24]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[23]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[22]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[21]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[20]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[19]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[18]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[17]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[16]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[15]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[14]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[13]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[12]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[11]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[10]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[9]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[8]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[7]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[6]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[5]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[4]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[3]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[2]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[1]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegA[0]" into a selector File: C:/Users/ka266/Documents/Project4/processor.v Line: 147
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[31]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[31]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[30]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[30]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[29]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[29]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[28]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[28]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[27]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[27]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[26]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[26]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[25]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[25]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[24]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[24]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[23]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[23]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[22]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[22]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[21]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[21]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[20]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[20]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[19]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[19]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[18]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[18]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[17]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[17]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[16]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[16]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[15]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[15]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[14]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[14]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[13]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[13]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[12]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[12]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[11]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[11]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[10]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[10]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[9]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[9]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[8]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[8]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[7]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[7]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[6]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[6]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[5]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[5]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[4]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[4]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[3]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[3]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[2]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[2]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[1]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[1]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[0]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[0]" into an OR gate File: C:/Users/ka266/Documents/Project4/regfile.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 93 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ka266/Documents/Project4/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3507 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 163 output pins
    Info (21061): Implemented 3278 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Mon Nov 28 18:42:26 2022
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ka266/Documents/Project4/output_files/skeleton.map.smsg.


