#!/usr/bin/env python3
# 
# Cross Platform and Multi Architecture Advanced Binary Emulation Framework
# Built on top of Unicorn emulator (www.unicorn-engine.org) 

from unicorn.sparc_const import *

reg_map = {
      "f0" : UC_SPARC_REG_F0,
      "f1" : UC_SPARC_REG_F1,
      "f2" : UC_SPARC_REG_F2,
      "f3" : UC_SPARC_REG_F3,
      "f4" : UC_SPARC_REG_F4,
      "f5" : UC_SPARC_REG_F5,
      "f6" : UC_SPARC_REG_F6,
      "f7" : UC_SPARC_REG_F7,
      "f8" : UC_SPARC_REG_F8,
      "f9" : UC_SPARC_REG_F9,
      "f10" : UC_SPARC_REG_F10,
      "f11" : UC_SPARC_REG_F11,
      "f12" : UC_SPARC_REG_F12,
      "f13" : UC_SPARC_REG_F13,
      "f14" : UC_SPARC_REG_F14,
      "f15" : UC_SPARC_REG_F15,
      "f16" : UC_SPARC_REG_F16,
      "f17" : UC_SPARC_REG_F17,
      "f18" : UC_SPARC_REG_F18,
      "f19" : UC_SPARC_REG_F19,
      "f20" : UC_SPARC_REG_F20,
      "f21" : UC_SPARC_REG_F21,
      "f22" : UC_SPARC_REG_F22,
      "f23" : UC_SPARC_REG_F23,
      "f24" : UC_SPARC_REG_F24,
      "f25" : UC_SPARC_REG_F25,
      "f26" : UC_SPARC_REG_F26,
      "f27" : UC_SPARC_REG_F27,
      "f28" : UC_SPARC_REG_F28,
      "f29" : UC_SPARC_REG_F29,
      "f30" : UC_SPARC_REG_F30,
      "f31" : UC_SPARC_REG_F31,
      "f32" : UC_SPARC_REG_F32,
      "f34" : UC_SPARC_REG_F34,
      "f36" : UC_SPARC_REG_F36,
      "f38" : UC_SPARC_REG_F38,
      "f40" : UC_SPARC_REG_F40,
      "f42" : UC_SPARC_REG_F42,
      "f44" : UC_SPARC_REG_F44,
      "f46" : UC_SPARC_REG_F46,
      "f48" : UC_SPARC_REG_F48,
      "f50" : UC_SPARC_REG_F50,
      "f52" : UC_SPARC_REG_F52,
      "f54" : UC_SPARC_REG_F54,
      "f56" : UC_SPARC_REG_F56,
      "f58" : UC_SPARC_REG_F58,
      "f60" : UC_SPARC_REG_F60,
      "f62" : UC_SPARC_REG_F62,
      "fcc0" : UC_SPARC_REG_FCC0,
      "fcc1" : UC_SPARC_REG_FCC1,
      "fcc2" : UC_SPARC_REG_FCC2,
      "fcc3" : UC_SPARC_REG_FCC3,
      "g0" : UC_SPARC_REG_G0,
      "g1" : UC_SPARC_REG_G1,
      "g2" : UC_SPARC_REG_G2,
      "g3" : UC_SPARC_REG_G3,
      "g4" : UC_SPARC_REG_G4,
      "g5" : UC_SPARC_REG_G5,
      "g6" : UC_SPARC_REG_G6,
      "g7" : UC_SPARC_REG_G7,
      "i0" : UC_SPARC_REG_I0,
      "i1" : UC_SPARC_REG_I1,
      "i2" : UC_SPARC_REG_I2,
      "i3" : UC_SPARC_REG_I3,
      "i4" : UC_SPARC_REG_I4,
      "i5" : UC_SPARC_REG_I5,
      "fp" : UC_SPARC_REG_FP,
      "i7" : UC_SPARC_REG_I7,
      "icc" : UC_SPARC_REG_ICC,
      "l0" : UC_SPARC_REG_L0,
      "l1" : UC_SPARC_REG_L1,
      "l2" : UC_SPARC_REG_L2,
      "l3" : UC_SPARC_REG_L3,
      "l4" : UC_SPARC_REG_L4,
      "l5" : UC_SPARC_REG_L5,
      "l6" : UC_SPARC_REG_L6,
      "l7" : UC_SPARC_REG_L7,
      "o0" : UC_SPARC_REG_O0,
      "o1" : UC_SPARC_REG_O1,
      "o2" : UC_SPARC_REG_O2,
      "o3" : UC_SPARC_REG_O3,
      "o4" : UC_SPARC_REG_O4,
      "o5" : UC_SPARC_REG_O5,
      "sp" : UC_SPARC_REG_SP,
      "o7" : UC_SPARC_REG_O7,
      "y" : UC_SPARC_REG_Y,
      "xcc" : UC_SPARC_REG_XCC,
      "pc" : UC_SPARC_REG_PC,
}