=====
SETUP
0.997
19.798
20.796
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
12.006
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
12.992
14.091
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
15.738
16.019
io_riscv_controller/n160_s23
17.140
17.962
io_riscv_controller/n160_s22
18.766
19.798
io_riscv_controller/send_data_6_s0
19.798
=====
SETUP
1.669
19.127
20.796
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
11.557
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s
11.557
12.120
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
13.100
14.132
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
15.649
15.930
io_riscv_controller/n163_s23
17.051
17.676
io_riscv_controller/n163_s22
18.095
19.127
io_riscv_controller/send_data_3_s0
19.127
=====
SETUP
1.876
18.920
20.796
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
11.557
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s
11.557
12.120
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
13.100
14.132
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
15.649
15.930
io_riscv_controller/n165_s23
16.716
17.815
io_riscv_controller/n165_s22
17.821
18.920
io_riscv_controller/send_data_1_s0
18.920
=====
SETUP
1.914
18.882
20.796
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
12.006
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
12.992
14.091
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
15.738
16.019
io_riscv_controller/n161_s23
17.140
17.766
io_riscv_controller/n161_s22
18.256
18.882
io_riscv_controller/send_data_5_s0
18.882
=====
SETUP
1.934
18.862
20.796
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
12.006
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
12.992
14.091
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
15.738
16.019
io_riscv_controller/n159_s24
16.806
17.432
io_riscv_controller/n159_s22
18.236
18.862
io_riscv_controller/send_data_7_s0
18.862
=====
SETUP
2.320
18.476
20.796
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
12.006
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
12.992
14.091
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
15.738
16.019
io_riscv_controller/n162_s23
16.806
17.431
io_riscv_controller/n162_s22
17.850
18.476
io_riscv_controller/send_data_4_s0
18.476
=====
SETUP
2.410
18.386
20.796
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
11.557
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s
11.557
12.120
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
13.100
14.132
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
15.649
15.930
io_riscv_controller/n166_s23
16.716
17.341
io_riscv_controller/n166_s22
17.760
18.386
io_riscv_controller/send_data_0_s0
18.386
=====
SETUP
2.822
17.974
20.796
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
11.557
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s
11.557
12.120
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
13.100
14.132
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
15.649
15.930
io_riscv_controller/n164_s23
16.716
17.342
io_riscv_controller/n164_s22
17.348
17.974
io_riscv_controller/send_data_2_s0
17.974
=====
SETUP
5.662
15.738
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
12.006
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
12.992
14.091
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
15.738
=====
SETUP
5.751
15.649
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
11.557
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s
11.557
12.120
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
13.100
14.132
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
15.649
=====
SETUP
5.784
15.616
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
11.557
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s
11.557
12.120
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
13.100
14.132
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
15.616
=====
SETUP
5.804
15.597
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
12.006
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
12.992
14.091
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
15.597
=====
SETUP
6.254
15.146
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
11.557
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s
11.557
12.120
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
13.100
14.132
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s
15.146
=====
SETUP
6.306
15.094
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
12.006
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
12.992
14.091
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s
15.094
=====
SETUP
6.311
15.089
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
12.006
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
12.992
14.091
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s
15.089
=====
SETUP
6.429
14.971
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
11.557
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s
11.557
12.120
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
13.100
14.132
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s
14.971
=====
SETUP
6.805
14.595
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
7.343
7.603
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1
8.423
9.245
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s
10.055
11.013
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s
11.013
11.070
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
11.070
11.633
io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0
12.454
13.080
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
14.595
=====
SETUP
6.809
14.591
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
12.063
io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0
12.884
13.706
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
14.591
=====
SETUP
6.848
14.552
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
12.063
io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0
12.884
13.706
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s
14.552
=====
SETUP
6.970
14.430
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
7.343
7.603
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1
8.423
9.245
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s
10.055
11.013
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s
11.013
11.070
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
11.070
11.633
io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0
12.454
13.080
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
14.430
=====
SETUP
7.273
14.127
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
12.063
io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0
12.884
13.686
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
14.127
=====
SETUP
7.273
14.127
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0
7.503
7.784
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1
8.571
9.670
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
10.485
11.443
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s
11.443
11.500
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s
11.500
12.063
io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0
12.884
13.686
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s
14.127
=====
SETUP
7.445
13.955
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
7.343
7.603
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1
8.423
9.245
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s
10.055
11.013
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s
11.013
11.070
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
11.070
11.633
io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0
12.454
13.080
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s
13.955
=====
SETUP
7.486
13.914
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
7.343
7.603
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1
8.423
9.245
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s
10.055
11.013
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s
11.013
11.070
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s
11.070
11.633
io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0
12.454
13.080
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s
13.914
=====
SETUP
7.836
13.564
21.400
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0
1.444
1.902
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2
3.214
4.246
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
5.082
5.708
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0
5.714
6.340
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0
7.842
8.122
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_5_G[0]_s1
8.909
10.008
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s
10.834
11.792
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_6_13_s
11.792
11.849
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_7_13_s
11.849
12.412
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0
13.564
=====
HOLD
0.557
1.601
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/data_out_2_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_0_0_s
1.601
=====
HOLD
0.559
1.603
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_3_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_0_s
1.603
=====
HOLD
0.559
1.603
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_1_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_0_s
1.603
=====
HOLD
0.711
1.747
1.036
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0
1.036
1.370
io_riscv_controller/riscv_rd_5_ird_6/fetch/pc_4_2_s2
1.375
1.747
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0
1.747
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_tx/tx_bsy_s5
1.029
1.362
io_riscv_controller/uart_tx/frame_begin_s3
1.368
1.740
io_riscv_controller/uart_tx/tx_bsy_s5
1.740
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/read_pointer_0_s4
1.029
1.362
io_riscv_controller/rx_fifo/n10_s3
1.368
1.740
io_riscv_controller/rx_fifo/read_pointer_0_s4
1.740
=====
HOLD
0.712
1.749
1.036
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0
1.036
1.370
io_riscv_controller/riscv_rd_5_ird_6/fetch/pc_4_6_s0
1.377
1.749
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0
1.749
=====
HOLD
0.712
1.741
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/monitor_addr_6_s0
1.029
1.362
io_riscv_controller/n151_s22
1.369
1.741
io_riscv_controller/monitor_addr_6_s0
1.741
=====
HOLD
0.715
1.751
1.036
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0
1.036
1.370
io_riscv_controller/riscv_rd_5_ird_6/fetch/pc_4_5_s1
1.379
1.751
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0
1.751
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_tx/tx_cnt_2_s0
1.029
1.362
io_riscv_controller/uart_tx/n24_s
1.367
1.761
io_riscv_controller/uart_tx/tx_cnt_2_s0
1.761
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/read_pointer_3_s1
1.029
1.362
io_riscv_controller/rx_fifo/n7_s
1.367
1.761
io_riscv_controller/rx_fifo/read_pointer_3_s1
1.761
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_3_s0
1.029
1.362
io_riscv_controller/rx_fifo/n13_s
1.367
1.761
io_riscv_controller/rx_fifo/write_pointer_3_s0
1.761
=====
HOLD
0.733
1.762
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/rx_cnt_2_s0
1.029
1.362
io_riscv_controller/uart_rx/n37_s
1.368
1.762
io_riscv_controller/uart_rx/rx_cnt_2_s0
1.762
=====
HOLD
0.734
1.763
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/rx_cnt_6_s0
1.029
1.362
io_riscv_controller/uart_rx/n33_s
1.369
1.763
io_riscv_controller/uart_rx/rx_cnt_6_s0
1.763
=====
HOLD
0.736
1.765
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_tx/tx_cnt_6_s0
1.029
1.362
io_riscv_controller/uart_tx/n20_s
1.371
1.765
io_riscv_controller/uart_tx/tx_cnt_6_s0
1.765
=====
HOLD
0.784
1.865
1.081
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/risc_rst_s1
1.029
1.362
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0
1.865
=====
HOLD
0.784
1.865
1.081
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/risc_rst_s1
1.029
1.362
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0
1.865
=====
HOLD
0.820
1.864
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/data_out_6_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_1_s
1.864
=====
HOLD
0.820
1.864
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/data_out_1_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_0_0_s
1.864
=====
HOLD
0.821
1.865
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_2_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_0_s
1.865
=====
HOLD
0.821
1.865
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_2_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_0_1_s
1.865
=====
HOLD
0.822
1.866
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_3_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_0_1_s
1.866
=====
HOLD
0.822
1.866
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_1_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_0_1_s
1.866
=====
HOLD
0.827
1.871
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_tx/tx_bsy_s5
1.029
1.362
io_riscv_controller/uart_tx/tx_cnt_0_s0
1.871
=====
HOLD
0.831
1.912
1.081
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/risc_rst_s1
1.029
1.362
io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0
1.912
