{
  "query": "Certain Arm products before 2021-08-23 do not properly consider the effect of exceptions on a VLLDM instruction. A Non-secure handler may have read or write access to part of a Secure context. This affects Arm Cortex-M33 r0p0 through r1p0, Arm Cortex-M35P r0, Arm Cortex-M55 r0p0 through r1p0, and Arm China STAR-MC1 (in the STAR SE configuration).",
  "count": 20,
  "results": [
    {
      "cwe_id": "1332",
      "name": "Improper Handling of Faults that Lead to Instruction Skips",
      "abstraction": "Base",
      "score": 0.5978795357538145,
      "original_score": 0.5978795357538145,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1256",
      "name": "Improper Restriction of Software Interfaces to Hardware Features",
      "abstraction": "Base",
      "score": 0.5772571712672749,
      "original_score": 0.5772571712672749,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1274",
      "name": "Improper Access Control for Volatile Memory Containing Boot Code",
      "abstraction": "Base",
      "score": 0.5702960427345578,
      "original_score": 0.5702960427345578,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1285",
      "name": "Improper Validation of Specified Index, Position, or Offset in Input",
      "abstraction": "Base",
      "score": 0.5631390725944898,
      "original_score": 0.5631390725944898,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "413",
      "name": "Improper Resource Locking",
      "abstraction": "Base",
      "score": 0.5623640593516992,
      "original_score": 0.5623640593516992,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1342",
      "name": "Information Exposure through Microarchitectural State after Transient Execution",
      "abstraction": "Base",
      "score": 0.562220397051071,
      "original_score": 0.562220397051071,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1262",
      "name": "Improper Access Control for Register Interface",
      "abstraction": "Base",
      "score": 0.5601360008048124,
      "original_score": 0.5601360008048124,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1260",
      "name": "Improper Handling of Overlap Between Protected Memory Ranges",
      "abstraction": "Base",
      "score": 0.5597191584731411,
      "original_score": 0.5597191584731411,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1421",
      "name": "Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution",
      "abstraction": "Base",
      "score": 0.5561344423948082,
      "original_score": 0.5561344423948082,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1243",
      "name": "Sensitive Non-Volatile Information Not Protected During Debug",
      "abstraction": "Base",
      "score": 0.5485279136500416,
      "original_score": 0.5485279136500416,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1299",
      "name": "Missing Protection Mechanism for Alternate Hardware Interface",
      "abstraction": "Base",
      "score": 0.547906146055082,
      "original_score": 0.547906146055082,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1191",
      "name": "On-Chip Debug and Test Interface With Improper Access Control",
      "abstraction": "Base",
      "score": 0.5466643622335727,
      "original_score": 0.5466643622335727,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1264",
      "name": "Hardware Logic with Insecure De-Synchronization between Control and Data Channels",
      "abstraction": "Base",
      "score": 0.5453034243431295,
      "original_score": 0.5453034243431295,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1252",
      "name": "CPU Hardware Not Configured to Support Exclusivity of Write and Execute Operations",
      "abstraction": "Base",
      "score": 0.543418280046028,
      "original_score": 0.543418280046028,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "805",
      "name": "Buffer Access with Incorrect Length Value",
      "abstraction": "Base",
      "score": 0.5408598024534381,
      "original_score": 0.5408598024534381,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1233",
      "name": "Security-Sensitive Hardware Controls with Missing Lock Bit Protection",
      "abstraction": "Base",
      "score": 0.5384421827224009,
      "original_score": 0.5384421827224009,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "703",
      "name": "Improper Check or Handling of Exceptional Conditions",
      "abstraction": "Pillar",
      "score": 0.5365637280695947,
      "original_score": 0.5365637280695947,
      "mapping_usage": "Discouraged"
    },
    {
      "cwe_id": "1351",
      "name": "Improper Handling of Hardware Behavior in Exceptionally Cold Environments",
      "abstraction": "Base",
      "score": 0.5365485899714766,
      "original_score": 0.5365485899714766,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1222",
      "name": "Insufficient Granularity of Address Regions Protected by Register Locks",
      "abstraction": "Variant",
      "score": 0.5364611425734481,
      "original_score": 0.5364611425734481,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1246",
      "name": "Improper Write Handling in Limited-write Non-Volatile Memories",
      "abstraction": "Base",
      "score": 0.5338076761231264,
      "original_score": 0.5338076761231264,
      "mapping_usage": "Allowed"
    }
  ],
  "statistics": {
    "min": 0.5338076761231264,
    "max": 0.5978795357538145,
    "mean": 0.5531824564333503,
    "median": 0.5482170298525618,
    "count": 20
  }
}