{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575245764473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575245764493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 21:16:03 2019 " "Processing started: Sun Dec 01 21:16:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575245764493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245764493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245764493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575245768411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575245768411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_1/hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_1/hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7seg-arch " "Found design unit 1: hex_7seg-arch" {  } { { "../Atividade2_1/hex_7seg.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_1/hex_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879015 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "../Atividade2_1/hex_7seg.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_1/hex_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_2/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_2/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-arc " "Found design unit 1: FA-arc" {  } { { "../Atividade2_2/FA.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/FA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879065 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../Atividade2_2/FA.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_2/deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_2/deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-arch " "Found design unit 1: deslocador-arch" {  } { { "../Atividade2_2/deslocador.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/deslocador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879105 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "../Atividade2_2/deslocador.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/deslocador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_2/componentelogico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_2/componentelogico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComponenteLogico-arch " "Found design unit 1: ComponenteLogico-arch" {  } { { "../Atividade2_2/ComponenteLogico.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/ComponenteLogico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879145 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComponenteLogico " "Found entity 1: ComponenteLogico" {  } { { "../Atividade2_2/ComponenteLogico.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/ComponenteLogico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_2/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/atividade2_2/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arch " "Found design unit 1: ULA-arch" {  } { { "../Atividade2_2/ULA.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879195 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../Atividade2_2/ULA.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/registrador/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/registrador/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "../Registrador/reg.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Registrador/reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879265 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../Registrador/reg.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Registrador/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "../RAM/ram.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/RAM/ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../RAM/ram.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/RAM/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/partedecontrole/pcontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/partedecontrole/pcontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pControle-ar_pControle " "Found design unit 1: pControle-ar_pControle" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879425 ""} { "Info" "ISGN_ENTITY_NAME" "1 pControle " "Found entity 1: pControle" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/m_saida/m_saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/m_saida/m_saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_saida-ar_m_saida " "Found design unit 1: m_saida-ar_m_saida" {  } { { "../m_saida/m_saida.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/m_saida/m_saida.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879485 ""} { "Info" "ISGN_ENTITY_NAME" "1 m_saida " "Found entity 1: m_saida" {  } { { "../m_saida/m_saida.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/m_saida/m_saida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/m_entrada/m_entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/m_entrada/m_entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_entrada-ar_m_entrada " "Found design unit 1: m_entrada-ar_m_entrada" {  } { { "../m_entrada/m_entrada.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/m_entrada/m_entrada.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879525 ""} { "Info" "ISGN_ENTITY_NAME" "1 m_entrada " "Found entity 1: m_entrada" {  } { { "../m_entrada/m_entrada.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/m_entrada/m_entrada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/m_acesso/m_acesso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/m_acesso/m_acesso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_acesso-ar_m_acesso " "Found design unit 1: m_acesso-ar_m_acesso" {  } { { "../m_acesso/m_acesso.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/m_acesso/m_acesso.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879555 ""} { "Info" "ISGN_ENTITY_NAME" "1 m_acesso " "Found entity 1: m_acesso" {  } { { "../m_acesso/m_acesso.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/m_acesso/m_acesso.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/demux/demuxop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/demux/demuxop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demuxOP-arcDemuxOP " "Found design unit 1: demuxOP-arcDemuxOP" {  } { { "../Demux/demuxOP.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Demux/demuxOP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879615 ""} { "Info" "ISGN_ENTITY_NAME" "1 demuxOP " "Found entity 1: demuxOP" {  } { { "../Demux/demuxOP.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Demux/demuxOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/contadordecrescente/countdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/contadordecrescente/countdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countDec-ar_countDec " "Found design unit 1: countDec-ar_countDec" {  } { { "../ContadorDecrescente/countDec.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ContadorDecrescente/countDec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879655 ""} { "Info" "ISGN_ENTITY_NAME" "1 countDec " "Found entity 1: countDec" {  } { { "../ContadorDecrescente/countDec.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ContadorDecrescente/countDec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/banco_de_registradores/reg_bank_v1/reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/documents/quarto_semestre/circuitos_logicos/projeto_cl/banco_de_registradores/reg_bank_v1/reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-regs_arch " "Found design unit 1: reg_bank-regs_arch" {  } { { "../Banco_de_Registradores/reg_bank_v1/reg_bank.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Banco_de_Registradores/reg_bank_v1/reg_bank.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879705 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "../Banco_de_Registradores/reg_bank_v1/reg_bank.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Banco_de_Registradores/reg_bank_v1/reg_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-ar_top_level " "Found design unit 1: top_level-ar_top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879815 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245879815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245879815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575245881257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss top_level.vhd(159) " "Verilog HDL or VHDL warning at top_level.vhd(159): object \"ss\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575245881427 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_acesso_para_ram top_level.vhd(170) " "Verilog HDL or VHDL warning at top_level.vhd(170): object \"s_acesso_para_ram\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575245881427 "|top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "banco_regs_o top_level.vhd(288) " "VHDL Process Statement warning at top_level.vhd(288): signal \"banco_regs_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575245881427 "|top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const top_level.vhd(290) " "VHDL Process Statement warning at top_level.vhd(290): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575245881427 "|top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_ram_para_banco top_level.vhd(294) " "VHDL Process Statement warning at top_level.vhd(294): signal \"saida_ram_para_banco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575245881427 "|top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_ula top_level.vhd(296) " "VHDL Process Statement warning at top_level.vhd(296): signal \"saida_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575245881427 "|top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_ula top_level.vhd(300) " "VHDL Process Statement warning at top_level.vhd(300): signal \"saida_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575245881427 "|top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "allbits_e top_level.vhd(302) " "VHDL Process Statement warning at top_level.vhd(302): signal \"allbits_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575245881427 "|top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "allbits_e top_level.vhd(306) " "VHDL Process Statement warning at top_level.vhd(306): signal \"allbits_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575245881427 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_entrada m_entrada:entrada " "Elaborating entity \"m_entrada\" for hierarchy \"m_entrada:entrada\"" {  } { { "top_level.vhd" "entrada" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245881467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demuxOP demuxOP:demux " "Elaborating entity \"demuxOP\" for hierarchy \"demuxOP:demux\"" {  } { { "top_level.vhd" "demux" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245881527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pControle pControle:partControle " "Elaborating entity \"pControle\" for hierarchy \"pControle:partControle\"" {  } { { "top_level.vhd" "partControle" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245881587 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"clear\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881687 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881687 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881687 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881687 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"wr\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881687 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wren pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"wren\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881687 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_mux pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"c_mux\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881687 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_mux pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"r_mux\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881687 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_mux pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"s_mux\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881687 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vd_mux pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"vd_mux\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_r pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"led_r\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slt_ula pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"slt_ula\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slt_reg pControle.vhd(44) " "VHDL Process Statement warning at pControle.vhd(44): inferring latch(es) for signal or variable \"slt_reg\", which holds its previous value in one or more paths through the process" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slt_reg\[0\] pControle.vhd(44) " "Inferred latch for \"slt_reg\[0\]\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slt_reg\[1\] pControle.vhd(44) " "Inferred latch for \"slt_reg\[1\]\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slt_reg\[2\] pControle.vhd(44) " "Inferred latch for \"slt_reg\[2\]\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slt_ula\[0\] pControle.vhd(44) " "Inferred latch for \"slt_ula\[0\]\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slt_ula\[1\] pControle.vhd(44) " "Inferred latch for \"slt_ula\[1\]\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slt_ula\[2\] pControle.vhd(44) " "Inferred latch for \"slt_ula\[2\]\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_r pControle.vhd(44) " "Inferred latch for \"led_r\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count pControle.vhd(44) " "Inferred latch for \"count\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vd_mux pControle.vhd(44) " "Inferred latch for \"vd_mux\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_mux pControle.vhd(44) " "Inferred latch for \"s_mux\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_mux pControle.vhd(44) " "Inferred latch for \"r_mux\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_mux pControle.vhd(44) " "Inferred latch for \"c_mux\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren pControle.vhd(44) " "Inferred latch for \"wren\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr pControle.vhd(44) " "Inferred latch for \"wr\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd pControle.vhd(44) " "Inferred latch for \"rd\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B pControle.vhd(44) " "Inferred latch for \"ld_B\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A pControle.vhd(44) " "Inferred latch for \"ld_A\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear pControle.vhd(44) " "Inferred latch for \"clear\" at pControle.vhd(44)" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245881697 "|top_level|pControle:partControle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:banco_reg " "Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:banco_reg\"" {  } { { "top_level.vhd" "banco_reg" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245881707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countDec countDec:contador_dec " "Elaborating entity \"countDec\" for hierarchy \"countDec:contador_dec\"" {  } { { "top_level.vhd" "contador_dec" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245881827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_acesso m_acesso:modulo_acesso " "Elaborating entity \"m_acesso\" for hierarchy \"m_acesso:modulo_acesso\"" {  } { { "top_level.vhd" "modulo_acesso" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245881967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:reg_A " "Elaborating entity \"reg\" for hierarchy \"reg:reg_A\"" {  } { { "top_level.vhd" "reg_A" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245882077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mem " "Elaborating entity \"ram\" for hierarchy \"ram:mem\"" {  } { { "top_level.vhd" "mem" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245882219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula1\"" {  } { { "top_level.vhd" "ula1" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245882259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComponenteLogico ULA:ula1\|ComponenteLogico:l0 " "Elaborating entity \"ComponenteLogico\" for hierarchy \"ULA:ula1\|ComponenteLogico:l0\"" {  } { { "../Atividade2_2/ULA.vhd" "l0" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/ULA.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245882509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ULA:ula1\|FA:o0 " "Elaborating entity \"FA\" for hierarchy \"ULA:ula1\|FA:o0\"" {  } { { "../Atividade2_2/ULA.vhd" "o0" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/ULA.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245882609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador ULA:ula1\|deslocador:shift " "Elaborating entity \"deslocador\" for hierarchy \"ULA:ula1\|deslocador:shift\"" {  } { { "../Atividade2_2/ULA.vhd" "shift" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Atividade2_2/ULA.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245882869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_saida m_saida:mod_saida " "Elaborating entity \"m_saida\" for hierarchy \"m_saida:mod_saida\"" {  } { { "top_level.vhd" "mod_saida" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/top_level.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245883139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg m_saida:mod_saida\|hex_7seg:display0 " "Elaborating entity \"hex_7seg\" for hierarchy \"m_saida:mod_saida\|hex_7seg:display0\"" {  } { { "../m_saida/m_saida.vhd" "display0" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/m_saida/m_saida.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245883289 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mem\|ram_image_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:mem\|ram_image_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/top_level.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575245890055 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575245890055 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575245890055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mem\|altsyncram:ram_image_rtl_0 " "Elaborated megafunction instantiation \"ram:mem\|altsyncram:ram_image_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245892197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mem\|altsyncram:ram_image_rtl_0 " "Instantiated megafunction \"ram:mem\|altsyncram:ram_image_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575245892217 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575245892217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rc1 " "Found entity 1: altsyncram_5rc1" {  } { { "db/altsyncram_5rc1.tdf" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/db/altsyncram_5rc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245892867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245892867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245893397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245893397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245893747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245893747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/Top_Level/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575245894167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245894167 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575245896381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|slt_ula\[0\] " "Latch pControle:partControle\|slt_ula\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|slt_ula\[1\] " "Latch pControle:partControle\|slt_ula\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|slt_ula\[2\] " "Latch pControle:partControle\|slt_ula\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|s_mux " "Latch pControle:partControle\|s_mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|led_r " "Latch pControle:partControle\|led_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|ld_A " "Latch pControle:partControle\|ld_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896975 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|ld_B " "Latch pControle:partControle\|ld_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[1\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|c_mux " "Latch pControle:partControle\|c_mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[2\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[2\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|slt_reg\[1\] " "Latch pControle:partControle\|slt_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|slt_reg\[0\] " "Latch pControle:partControle\|slt_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|slt_reg\[2\] " "Latch pControle:partControle\|slt_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|count " "Latch pControle:partControle\|count has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[1\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[1\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[1\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|rd " "Latch pControle:partControle\|rd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|r_mux " "Latch pControle:partControle\|r_mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|vd_mux " "Latch pControle:partControle\|vd_mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE pControle:partControle\|state\[2\] " "Ports ENA and PRE on the latch are fed by the same signal pControle:partControle\|state\[2\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|wr " "Latch pControle:partControle\|wr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE pControle:partControle\|state\[0\] " "Ports ENA and PRE on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pControle:partControle\|wren " "Latch pControle:partControle\|wren has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pControle:partControle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pControle:partControle\|state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal pControle:partControle\|state\[0\]" {  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575245896985 ""}  } { { "../ParteDeControle/pControle.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ParteDeControle/pControle.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575245896985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575245900981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575245914765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575245914765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "897 " "Implemented 897 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575245918627 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575245918627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "717 " "Implemented 717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575245918627 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575245918627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575245918627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575245919019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 21:18:39 2019 " "Processing ended: Sun Dec 01 21:18:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575245919019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575245919019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:53 " "Total CPU time (on all processors): 00:02:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575245919019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575245919019 ""}
