Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Apr  6 21:32:40 2025
| Host         : razgo-Latitude-7400 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file decoding_layer_timing_summary_routed.rpt -pb decoding_layer_timing_summary_routed.pb -rpx decoding_layer_timing_summary_routed.rpx -warn_on_violation
| Design       : decoding_layer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.515        0.000                      0                   13        0.306        0.000                      0                   13        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.515        0.000                      0                   13        0.306        0.000                      0                   13        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.842ns (24.428%)  route 2.605ns (75.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 r  data_out[7]_i_3/O
                         net (fo=11, routed)          1.876     8.638    data_out[7]_i_3_n_0
    SLICE_X89Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.762 r  data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.762    data_out[1]_i_1_n_0
    SLICE_X89Y118        FDCE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    15.008    clk_IBUF_BUFG
    SLICE_X89Y118        FDCE                                         r  data_out_reg[1]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X89Y118        FDCE (Setup_fdce_C_D)        0.029    15.277    data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.842ns (25.462%)  route 2.465ns (74.538%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 r  data_out[7]_i_3/O
                         net (fo=11, routed)          1.736     8.498    data_out[7]_i_3_n_0
    SLICE_X89Y117        LUT6 (Prop_lut6_I3_O)        0.124     8.622 r  data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.622    data_out[2]_i_1_n_0
    SLICE_X89Y117        FDCE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X89Y117        FDCE                                         r  data_out_reg[2]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X89Y117        FDCE (Setup_fdce_C_D)        0.029    15.279    data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_detected_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.842ns (26.840%)  route 2.295ns (73.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 f  data_out[7]_i_3/O
                         net (fo=11, routed)          0.848     7.610    data_out[7]_i_3_n_0
    SLICE_X88Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.734 r  error_detected_i_1/O
                         net (fo=3, routed)           0.718     8.452    error_detected_i_1_n_0
    SLICE_X88Y110        FDCE                                         r  error_detected_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.594    15.016    clk_IBUF_BUFG
    SLICE_X88Y110        FDCE                                         r  error_detected_reg_lopt_replica/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y110        FDCE (Setup_fdce_C_D)       -0.045    15.211    error_detected_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.842ns (26.672%)  route 2.315ns (73.328%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 r  data_out[7]_i_3/O
                         net (fo=11, routed)          1.586     8.348    data_out[7]_i_3_n_0
    SLICE_X89Y116        LUT6 (Prop_lut6_I3_O)        0.124     8.472 r  data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     8.472    data_out[7]_i_1_n_0
    SLICE_X89Y116        FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.589    15.011    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  data_out_reg[7]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X89Y116        FDCE (Setup_fdce_C_D)        0.029    15.280    data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.842ns (28.001%)  route 2.165ns (71.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 r  data_out[7]_i_3/O
                         net (fo=11, routed)          1.436     8.198    data_out[7]_i_3_n_0
    SLICE_X89Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.322 r  data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     8.322    data_out[6]_i_1_n_0
    SLICE_X89Y115        FDCE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X89Y115        FDCE                                         r  data_out_reg[6]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X89Y115        FDCE (Setup_fdce_C_D)        0.029    15.281    data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.563%)  route 2.106ns (71.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 f  data_out[7]_i_3/O
                         net (fo=11, routed)          0.848     7.610    data_out[7]_i_3_n_0
    SLICE_X88Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.734 r  error_detected_i_1/O
                         net (fo=3, routed)           0.529     8.263    error_detected_i_1_n_0
    SLICE_X88Y110        FDCE                                         r  error_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.594    15.016    clk_IBUF_BUFG
    SLICE_X88Y110        FDCE                                         r  error_detected_reg/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y110        FDCE (Setup_fdce_C_D)       -0.031    15.225    error_detected_reg
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.842ns (28.485%)  route 2.114ns (71.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 r  data_out[7]_i_3/O
                         net (fo=11, routed)          1.385     8.147    data_out[7]_i_3_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.271 r  valid_out_i_1/O
                         net (fo=1, routed)           0.000     8.271    valid_out_i_1_n_0
    SLICE_X88Y118        FDCE                                         r  valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    15.008    clk_IBUF_BUFG
    SLICE_X88Y118        FDCE                                         r  valid_out_reg/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X88Y118        FDCE (Setup_fdce_C_D)        0.077    15.325    valid_out_reg
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.842ns (29.495%)  route 2.013ns (70.505%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 r  data_out[7]_i_3/O
                         net (fo=11, routed)          1.284     8.046    data_out[7]_i_3_n_0
    SLICE_X89Y113        LUT6 (Prop_lut6_I3_O)        0.124     8.170 r  data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     8.170    data_out[4]_i_1_n_0
    SLICE_X89Y113        FDCE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.591    15.013    clk_IBUF_BUFG
    SLICE_X89Y113        FDCE                                         r  data_out_reg[4]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X89Y113        FDCE (Setup_fdce_C_D)        0.029    15.282    data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_detected_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.842ns (30.523%)  route 1.917ns (69.477%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 f  data_out[7]_i_3/O
                         net (fo=11, routed)          0.848     7.610    data_out[7]_i_3_n_0
    SLICE_X88Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.734 r  error_detected_i_1/O
                         net (fo=3, routed)           0.340     8.074    error_detected_i_1_n_0
    SLICE_X88Y110        FDCE                                         r  error_detected_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.594    15.016    clk_IBUF_BUFG
    SLICE_X88Y110        FDCE                                         r  error_detected_reg_lopt_replica_2/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y110        FDCE (Setup_fdce_C_D)       -0.028    15.228    error_detected_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 computed_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.842ns (30.959%)  route 1.878ns (69.041%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.713     5.315    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  computed_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.419     5.734 r  computed_crc_reg[5]/Q
                         net (fo=1, routed)           0.729     6.463    computed_crc[5]
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.299     6.762 r  data_out[7]_i_3/O
                         net (fo=11, routed)          1.149     7.911    data_out[7]_i_3_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     8.035    data_out[3]_i_1_n_0
    SLICE_X88Y112        FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.592    15.014    clk_IBUF_BUFG
    SLICE_X88Y112        FDCE                                         r  data_out_reg[3]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X88Y112        FDCE (Setup_fdce_C_D)        0.077    15.331    data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  7.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 computed_parity_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.226ns (51.488%)  route 0.213ns (48.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  computed_parity_reg/Q
                         net (fo=11, routed)          0.213     1.858    computed_parity
    SLICE_X88Y112        LUT6 (Prop_lut6_I1_O)        0.098     1.956 r  data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.956    data_out[3]_i_1_n_0
    SLICE_X88Y112        FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X88Y112        FDCE                                         r  data_out_reg[3]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X88Y112        FDCE (Hold_fdce_C_D)         0.120     1.650    data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 computed_parity_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.541%)  route 0.221ns (49.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  computed_parity_reg/Q
                         net (fo=11, routed)          0.221     1.867    computed_parity
    SLICE_X88Y111        LUT6 (Prop_lut6_I1_O)        0.098     1.965 r  data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.965    data_out[5]_i_1_n_0
    SLICE_X88Y111        FDCE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X88Y111        FDCE                                         r  data_out_reg[5]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X88Y111        FDCE (Hold_fdce_C_D)         0.120     1.654    data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 computed_crc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.231ns (49.398%)  route 0.237ns (50.602%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  computed_crc_reg[1]/Q
                         net (fo=1, routed)           0.139     1.798    computed_crc[1]
    SLICE_X89Y111        LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  data_out[7]_i_4/O
                         net (fo=11, routed)          0.097     1.940    data_out[7]_i_4_n_0
    SLICE_X89Y111        LUT6 (Prop_lut6_I4_O)        0.045     1.985 r  data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.985    data_out[0]_i_1_n_0
    SLICE_X89Y111        FDCE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  data_out_reg[0]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X89Y111        FDCE (Hold_fdce_C_D)         0.092     1.626    data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 computed_parity_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.226ns (46.409%)  route 0.261ns (53.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  computed_parity_reg/Q
                         net (fo=11, routed)          0.261     1.906    computed_parity
    SLICE_X89Y113        LUT6 (Prop_lut6_I1_O)        0.098     2.004 r  data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.004    data_out[4]_i_1_n_0
    SLICE_X89Y113        FDCE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    clk_IBUF_BUFG
    SLICE_X89Y113        FDCE                                         r  data_out_reg[4]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X89Y113        FDCE (Hold_fdce_C_D)         0.091     1.622    data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 computed_parity_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.629%)  route 0.304ns (57.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  computed_parity_reg/Q
                         net (fo=11, routed)          0.304     1.950    computed_parity
    SLICE_X88Y111        LUT5 (Prop_lut5_I3_O)        0.098     2.048 r  sseg_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.048    data_out1
    SLICE_X88Y111        FDPE                                         r  sseg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X88Y111        FDPE                                         r  sseg_out_reg[6]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X88Y111        FDPE (Hold_fdpe_C_D)         0.121     1.655    sseg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 computed_parity_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_detected_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.226ns (40.085%)  route 0.338ns (59.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  computed_parity_reg/Q
                         net (fo=11, routed)          0.219     1.865    computed_parity
    SLICE_X88Y111        LUT5 (Prop_lut5_I1_O)        0.098     1.963 r  error_detected_i_1/O
                         net (fo=3, routed)           0.119     2.081    error_detected_i_1_n_0
    SLICE_X88Y110        FDCE                                         r  error_detected_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X88Y110        FDCE                                         r  error_detected_reg_lopt_replica_2/C
                         clock pessimism             -0.501     1.534    
    SLICE_X88Y110        FDCE (Hold_fdce_C_D)         0.063     1.597    error_detected_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 computed_crc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.419%)  route 0.386ns (62.581%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  computed_crc_reg[1]/Q
                         net (fo=1, routed)           0.139     1.798    computed_crc[1]
    SLICE_X89Y111        LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  data_out[7]_i_4/O
                         net (fo=11, routed)          0.247     2.090    data_out[7]_i_4_n_0
    SLICE_X89Y115        LUT6 (Prop_lut6_I4_O)        0.045     2.135 r  data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.135    data_out[6]_i_1_n_0
    SLICE_X89Y115        FDCE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.032    clk_IBUF_BUFG
    SLICE_X89Y115        FDCE                                         r  data_out_reg[6]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X89Y115        FDCE (Hold_fdce_C_D)         0.091     1.621    data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 computed_parity_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.226ns (36.213%)  route 0.398ns (63.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  computed_parity_reg/Q
                         net (fo=11, routed)          0.219     1.865    computed_parity
    SLICE_X88Y111        LUT5 (Prop_lut5_I1_O)        0.098     1.963 r  error_detected_i_1/O
                         net (fo=3, routed)           0.179     2.142    error_detected_i_1_n_0
    SLICE_X88Y110        FDCE                                         r  error_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X88Y110        FDCE                                         r  error_detected_reg/C
                         clock pessimism             -0.501     1.534    
    SLICE_X88Y110        FDCE (Hold_fdce_C_D)         0.059     1.593    error_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 computed_crc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.231ns (34.356%)  route 0.441ns (65.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  computed_crc_reg[1]/Q
                         net (fo=1, routed)           0.139     1.798    computed_crc[1]
    SLICE_X89Y111        LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  data_out[7]_i_4/O
                         net (fo=11, routed)          0.302     2.145    data_out[7]_i_4_n_0
    SLICE_X89Y116        LUT6 (Prop_lut6_I4_O)        0.045     2.190 r  data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.190    data_out[7]_i_1_n_0
    SLICE_X89Y116        FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  data_out_reg[7]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X89Y116        FDCE (Hold_fdce_C_D)         0.091     1.620    data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 computed_parity_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_detected_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.226ns (33.024%)  route 0.458ns (66.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X89Y112        FDCE                                         r  computed_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  computed_parity_reg/Q
                         net (fo=11, routed)          0.219     1.865    computed_parity
    SLICE_X88Y111        LUT5 (Prop_lut5_I1_O)        0.098     1.963 r  error_detected_i_1/O
                         net (fo=3, routed)           0.239     2.202    error_detected_i_1_n_0
    SLICE_X88Y110        FDCE                                         r  error_detected_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X88Y110        FDCE                                         r  error_detected_reg_lopt_replica/C
                         clock pessimism             -0.501     1.534    
    SLICE_X88Y110        FDCE (Hold_fdce_C_D)         0.052     1.586    error_detected_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.615    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y112   computed_crc_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y112   computed_crc_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y112   computed_crc_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y110   computed_crc_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y111   computed_crc_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y111   computed_crc_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y112   computed_crc_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y112   computed_crc_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y112   computed_parity_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   computed_crc_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   computed_crc_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y111   computed_crc_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y111   computed_crc_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y112   computed_crc_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   computed_crc_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y110   computed_crc_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y111   computed_crc_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y111   computed_crc_reg[4]/C



