{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679962580496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679962580496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 21:16:20 2023 " "Processing started: Mon Mar 27 21:16:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679962580496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962580496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GraphMaze -c GraphMaze " "Command: quartus_map --read_settings_files=on --write_settings_files=off GraphMaze -c GraphMaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962580496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679962580886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679962580886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-comportamental " "Found design unit 1: decoder_7seg-comportamental" {  } { { "decoder_7seg.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/decoder_7seg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587800 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/decoder_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_flux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_flux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_flux-behav " "Found design unit 1: data_flux-behav" {  } { { "data_flux.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/data_flux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587801 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_flux " "Found entity 1: data_flux" {  } { { "data_flux.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/data_flux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x20-rom_modelsim " "Found design unit 1: rom_128x20-rom_modelsim" {  } { { "rom_128x20.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/rom_128x20.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587802 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x20 " "Found entity 1: rom_128x20" {  } { { "rom_128x20.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/rom_128x20.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587804 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/edge_detector.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphmaze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graphmaze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphmaze-behav " "Found design unit 1: graphmaze-behav" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587805 ""} { "Info" "ISGN_ENTITY_NAME" "1 graphmaze " "Found entity 1: graphmaze" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-comportamental " "Found design unit 1: registrador_n-comportamental" {  } { { "registrador_n.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/registrador_n.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587806 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/registrador_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphmaze_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graphmaze_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphmaze_tb-tb " "Found design unit 1: graphmaze_tb-tb" {  } { { "graphmaze_tb.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587807 ""} { "Info" "ISGN_ENTITY_NAME" "1 graphmaze_tb " "Found entity 1: graphmaze_tb" {  } { { "graphmaze_tb.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mon_mov_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mon_mov_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mon_mov_gen-behav " "Found design unit 1: mon_mov_gen-behav" {  } { { "mon_mov_gen.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/mon_mov_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587808 ""} { "Info" "ISGN_ENTITY_NAME" "1 mon_mov_gen " "Found entity 1: mon_mov_gen" {  } { { "mon_mov_gen.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/mon_mov_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_mul-comportamental " "Found design unit 1: clock_mul-comportamental" {  } { { "clock_mul.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/clock_mul.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587810 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_mul " "Found entity 1: clock_mul" {  } { { "clock_mul.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/clock_mul.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962587810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587810 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "factor clock_mul.vhd(17) " "VHDL error at clock_mul.vhd(17): object \"factor\" is used but not declared" {  } { { "clock_mul.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/clock_mul.vhd" 17 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1679962587813 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "real clock_mul.vhd(17) " "VHDL Type Conversion error at clock_mul.vhd(17): can't determine type of object or expression near text or symbol \"real\"" {  } { { "clock_mul.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/clock_mul.vhd" 17 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962587816 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679962587901 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 27 21:16:27 2023 " "Processing ended: Mon Mar 27 21:16:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679962587901 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679962587901 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679962587901 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962587901 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962588503 ""}
