{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619475089434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619475089434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 26 19:11:29 2021 " "Processing started: Mon Apr 26 19:11:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619475089434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619475089434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neander_datapath -c neander_datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off neander_datapath -c neander_datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619475089434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619475090192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619475090192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander_datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neander_datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 neander_datapath " "Found entity 1: neander_datapath" {  } { { "neander_datapath.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/neander_datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619475108020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program-counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file program-counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 program-counter " "Found entity 1: program-counter" {  } { { "program-counter.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/program-counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619475108084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619475108085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorpc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registradorpc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registradorPC " "Found entity 1: registradorPC" {  } { { "registradorPC.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/registradorPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619475108123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NZ " "Found entity 1: NZ" {  } { { "NZ.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/NZ.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619475108124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neander_datapath " "Elaborating entity \"neander_datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619475108450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZ NZ:NZ " "Elaborating entity \"NZ\" for hierarchy \"NZ:NZ\"" {  } { { "neander_datapath.bdf" "NZ" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/neander_datapath.bdf" { { 424 544 664 520 "NZ" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108490 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador-2-1.bdf 1 1 " "Using design file multiplexador-2-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador-2-1 " "Found entity 1: multiplexador-2-1" {  } { { "multiplexador-2-1.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/multiplexador-2-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619475108576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador-2-1 NZ:NZ\|multiplexador-2-1:Nmux " "Elaborating entity \"multiplexador-2-1\" for hierarchy \"NZ:NZ\|multiplexador-2-1:Nmux\"" {  } { { "NZ.bdf" "Nmux" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/NZ.bdf" { { 112 504 600 208 "Nmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula_neander.bdf 1 1 " "Using design file ula_neander.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ula_neander " "Found entity 1: ula_neander" {  } { { "ula_neander.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/ula_neander.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619475108589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_neander ula_neander:inst9 " "Elaborating entity \"ula_neander\" for hierarchy \"ula_neander:inst9\"" {  } { { "neander_datapath.bdf" "inst9" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/neander_datapath.bdf" { { 344 360 512 440 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108589 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ulaneander1bitfa.bdf 1 1 " "Using design file ulaneander1bitfa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ulaneander1bitFA " "Found entity 1: ulaneander1bitFA" {  } { { "ulaneander1bitfa.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/ulaneander1bitfa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619475108616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaneander1bitFA ula_neander:inst9\|ulaneander1bitFA:inst10 " "Elaborating entity \"ulaneander1bitFA\" for hierarchy \"ula_neander:inst9\|ulaneander1bitFA:inst10\"" {  } { { "ula_neander.bdf" "inst10" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/ula_neander.bdf" { { 1184 456 592 1312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108617 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux5x1.bdf 1 1 " "Using design file mux5x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux5x1 " "Found entity 1: mux5x1" {  } { { "mux5x1.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/mux5x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619475108622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5x1 ula_neander:inst9\|ulaneander1bitFA:inst10\|mux5x1:mux " "Elaborating entity \"mux5x1\" for hierarchy \"ula_neander:inst9\|ulaneander1bitFA:inst10\|mux5x1:mux\"" {  } { { "ulaneander1bitfa.bdf" "mux" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/ulaneander1bitfa.bdf" { { 0 392 504 160 "mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108623 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorcompleto.bdf 1 1 " "Using design file somadorcompleto.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somadorcompleto " "Found entity 1: somadorcompleto" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/somadorcompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619475108630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorcompleto ula_neander:inst9\|ulaneander1bitFA:inst10\|somadorcompleto:inst " "Elaborating entity \"somadorcompleto\" for hierarchy \"ula_neander:inst9\|ulaneander1bitFA:inst10\|somadorcompleto:inst\"" {  } { { "ulaneander1bitfa.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/ulaneander1bitfa.bdf" { { 216 224 336 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108630 ""}
{ "Warning" "WSGN_SEARCH_FILE" "meiosomador.bdf 1 1 " "Using design file meiosomador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 meiosomador " "Found entity 1: meiosomador" {  } { { "meiosomador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/meiosomador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619475108635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meiosomador ula_neander:inst9\|ulaneander1bitFA:inst10\|somadorcompleto:inst\|meiosomador:inst7 " "Elaborating entity \"meiosomador\" for hierarchy \"ula_neander:inst9\|ulaneander1bitFA:inst10\|somadorcompleto:inst\|meiosomador:inst7\"" {  } { { "somadorcompleto.bdf" "inst7" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/somadorcompleto.bdf" { { 272 368 464 368 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ulaneander1bit.bdf 1 1 " "Using design file ulaneander1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ulaneander1bit " "Found entity 1: ulaneander1bit" {  } { { "ulaneander1bit.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/ulaneander1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108656 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619475108656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaneander1bit ula_neander:inst9\|ulaneander1bit:inst " "Elaborating entity \"ulaneander1bit\" for hierarchy \"ula_neander:inst9\|ulaneander1bit:inst\"" {  } { { "ula_neander.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/ula_neander.bdf" { { 208 456 568 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:AC " "Elaborating entity \"registrador\" for hierarchy \"registrador:AC\"" {  } { { "neander_datapath.bdf" "AC" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/neander_datapath.bdf" { { 208 120 320 304 "AC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorPC registradorPC:PC " "Elaborating entity \"registradorPC\" for hierarchy \"registradorPC:PC\"" {  } { { "neander_datapath.bdf" "PC" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/neander_datapath.bdf" { { 40 376 576 168 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108664 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619475108680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619475108680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:MUX16x8 " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:MUX16x8\"" {  } { { "neander_datapath.bdf" "MUX16x8" { Schematic "D:/intelFPGA_lite/20.1/neander_datapath/neander_datapath.bdf" { { 40 776 936 136 "MUX16x8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475108680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619475110725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619475112213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619475112213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619475112992 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619475112992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619475112992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619475112992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619475113004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 26 19:11:53 2021 " "Processing ended: Mon Apr 26 19:11:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619475113004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619475113004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619475113004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619475113004 ""}
