// Seed: 11540557
macromodule module_0 #(
    parameter id_10 = 32'd33
) (
    id_1
);
  inout wire id_1;
  wire id_2 = id_2;
  wire id_3;
  parameter id_4 = 1;
  reg id_5;
  ;
  parameter id_6 = 1;
  logic id_7 = id_5 ? id_2 : id_6 ? 1 : -1;
  wire  id_8;
  final id_5 <= -1;
  initial disable id_9;
  logic _id_10;
  wire  id_11;
  specify
    $setup(negedge id_12, id_13, 1);
  endspecify
  assign id_12 = id_7;
  parameter id_14 = -1;
  logic id_15;
  logic id_16;
  logic id_17;
  parameter id_18 = id_14 - 1 < id_14;
  wire [(  id_10  -  1  ) : 1 'd0] id_19;
  assign id_5 = 1;
  wire id_20;
  wire id_21;
  assign id_1 = (id_6);
  wire id_22;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0
    , id_5,
    input  wire id_1,
    input  wor  id_2
    , id_6,
    input  tri1 id_3
);
  wire id_7;
  wire [1 : -1] id_8;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_13 = 0;
  assign id_7 = id_8;
endmodule
