/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [28:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [27:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [14:0] celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [25:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_13z | celloutsig_0_6z[8]);
  assign celloutsig_0_35z = ~(celloutsig_0_2z | celloutsig_0_21z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z[1] | in_data[117]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_1z);
  assign celloutsig_0_4z = ~((in_data[89] | celloutsig_0_2z) & celloutsig_0_3z);
  assign celloutsig_0_40z = ~((celloutsig_0_19z[6] | celloutsig_0_11z[1]) & celloutsig_0_18z[1]);
  assign celloutsig_1_16z = ~((celloutsig_1_11z | celloutsig_1_4z[5]) & celloutsig_1_7z);
  assign celloutsig_0_24z = ~((celloutsig_0_13z | celloutsig_0_23z[10]) & celloutsig_0_6z[4]);
  assign celloutsig_0_48z = ~((celloutsig_0_4z | celloutsig_0_11z[4]) & (celloutsig_0_40z | celloutsig_0_16z));
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_6z[7]) & (celloutsig_0_3z | celloutsig_0_2z));
  assign celloutsig_1_8z = ~((celloutsig_1_3z | celloutsig_1_4z[6]) & (celloutsig_1_4z[10] | celloutsig_1_1z[1]));
  assign celloutsig_0_13z = ~((_01_ | celloutsig_0_7z) & (celloutsig_0_5z | celloutsig_0_12z[2]));
  assign celloutsig_0_21z = ~((celloutsig_0_2z | celloutsig_0_1z) & (celloutsig_0_17z | in_data[64]));
  assign celloutsig_0_22z = ~((celloutsig_0_10z[1] | celloutsig_0_15z[6]) & (celloutsig_0_19z[9] | celloutsig_0_12z[1]));
  assign celloutsig_0_5z = in_data[9] ^ celloutsig_0_2z;
  assign celloutsig_0_17z = _01_ ^ celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_5z ^ celloutsig_0_3z;
  assign celloutsig_0_6z = { in_data[69:62], celloutsig_0_1z } + { in_data[93:90], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[134:132] + in_data[135:133];
  assign celloutsig_1_5z = in_data[134:125] + { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_15z[14:9], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z } + { celloutsig_1_2z[1], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_17z[5], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_4z } + { celloutsig_1_0z[17:13], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_6z[6], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z } + { celloutsig_0_9z[4:0], celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_11z[9:5], celloutsig_0_10z, celloutsig_0_1z } + { celloutsig_0_10z[4:2], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_15z[4:3], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_1z } + { celloutsig_0_18z[8:3], celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_11z };
  reg [3:0] _31_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _31_ <= 4'h0;
    else _31_ <= { celloutsig_0_11z[2:1], celloutsig_0_17z, celloutsig_0_31z };
  assign { _03_[3], _00_, _03_[1:0] } = _31_;
  reg [3:0] _32_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _32_ <= 4'h0;
    else _32_ <= { in_data[47], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _04_[3], _02_, _01_, _04_[0] } = _32_;
  assign celloutsig_1_0z = in_data[176:155] / { 1'h1, in_data[124:104] };
  assign celloutsig_1_1z = celloutsig_1_0z[13:10] / { 1'h1, celloutsig_1_0z[3:1] };
  assign celloutsig_1_12z = { celloutsig_1_1z[2:0], celloutsig_1_7z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_15z[11:2], celloutsig_1_2z, celloutsig_1_6z } / { 1'h1, celloutsig_1_5z[8:1], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_10z[4:1], celloutsig_0_4z, _04_[3], _02_, _01_, _04_[0], celloutsig_0_0z } / { 1'h1, celloutsig_0_9z[3:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_23z = { in_data[52:28], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_5z } / { 1'h1, celloutsig_0_19z[25:0], celloutsig_0_17z };
  assign celloutsig_1_13z = celloutsig_1_5z[7:4] && { celloutsig_1_4z[6:4], celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_11z[8], celloutsig_0_1z, celloutsig_0_10z } && { celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_37z = { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_5z } % { 1'h1, celloutsig_0_19z[22:10] };
  assign celloutsig_0_58z = { celloutsig_0_23z[19:2], _03_[3], _00_, _03_[1:0], _04_[3], _02_, _01_, _04_[0] } % { 1'h1, celloutsig_0_37z[9:0], celloutsig_0_43z };
  assign celloutsig_0_12z = { in_data[46:44], celloutsig_0_5z } % { 1'h1, in_data[39:37] };
  assign celloutsig_0_30z = celloutsig_0_22z ? { celloutsig_0_23z[24:21], celloutsig_0_24z } : { celloutsig_0_25z[14:12], celloutsig_0_13z, celloutsig_0_5z };
  assign { out_data[28:2], out_data[0] } = celloutsig_0_16z ? { celloutsig_0_23z[27:1], celloutsig_0_48z } : { celloutsig_0_58z[25:1], celloutsig_0_17z, celloutsig_0_35z, celloutsig_0_24z };
  assign celloutsig_0_19z = celloutsig_0_11z[8] ? { celloutsig_0_10z[3:2], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z[9], 1'h1, celloutsig_0_11z[7:0], celloutsig_0_6z } : { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_11z[9], 1'h0, celloutsig_0_11z[7:0], celloutsig_0_14z };
  assign celloutsig_0_43z = { celloutsig_0_25z[17:5], celloutsig_0_36z, celloutsig_0_13z } | celloutsig_0_23z[25:11];
  assign celloutsig_1_4z = { celloutsig_1_0z[13:12], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } | { celloutsig_1_0z[13:3], celloutsig_1_3z };
  assign celloutsig_1_10z = in_data[162:138] | { in_data[155:154], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_6z[6:4], _04_[3], _02_, _01_, _04_[0] } | in_data[46:40];
  assign celloutsig_0_36z = & { _02_, celloutsig_0_22z, _01_, celloutsig_0_10z, _04_[3], _04_[0], celloutsig_0_5z };
  assign celloutsig_1_3z = & in_data[183:179];
  assign celloutsig_1_11z = & { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z[3:0] };
  assign celloutsig_0_0z = ^ in_data[85:82];
  assign celloutsig_0_62z = ^ { celloutsig_0_58z[2:0], celloutsig_0_3z };
  assign celloutsig_1_14z = ^ celloutsig_1_4z[8:5];
  assign celloutsig_0_1z = ^ { in_data[65:61], celloutsig_0_0z };
  assign celloutsig_0_16z = ^ { celloutsig_0_12z[2:0], celloutsig_0_2z };
  assign celloutsig_1_15z = { in_data[143:135], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_11z } ^ { celloutsig_1_10z[7:4], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_18z = { in_data[18:17], celloutsig_0_10z, celloutsig_0_2z } ^ { celloutsig_0_11z[5:3], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_6z = ~((in_data[137] & celloutsig_1_3z) | in_data[97]);
  assign celloutsig_1_9z = ~((celloutsig_1_1z[1] & celloutsig_1_6z) | celloutsig_1_0z[4]);
  assign _03_[2] = _00_;
  assign _04_[2:1] = { _02_, _01_ };
  assign { out_data[141:128], out_data[111:96], out_data[32], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_4z };
endmodule
