$date
	Thu Nov 20 04:09:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 & dbg_result_e1 [31:0] $end
$var wire 32 ' dbg_result_e [31:0] $end
$var wire 32 ( dbg_pc_f [31:0] $end
$var wire 32 ) dbg_instr_f [31:0] $end
$var wire 32 * dbg_instr_e1 [31:0] $end
$var wire 32 + dbg_instr_e [31:0] $end
$var wire 32 , dbg_instr_d [31:0] $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 32 / dbg_busy_vec [31:0] $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 1 1 dbg_branch_taken1 $end
$var wire 1 2 dbg_branch_taken $end
$var wire 4 3 data_we [3:0] $end
$var wire 32 4 data_wdata [31:0] $end
$var wire 1 5 data_re $end
$var wire 32 6 data_rdata [31:0] $end
$var wire 32 7 data_addr [31:0] $end
$var reg 1 8 clk $end
$var reg 1 9 rst $end
$var integer 32 : cycle_count [31:0] $end
$var reg 1 ; debug $end
$var integer 32 < max_cycles [31:0] $end
$var integer 32 = trace_fd [31:0] $end
$scope module dut $end
$var wire 1 > branch_taken_any $end
$var wire 1 ? branch_taken_e $end
$var wire 1 @ branch_taken_e1 $end
$var wire 1 8 clk $end
$var wire 1 5 data_re $end
$var wire 1 2 dbg_branch_taken $end
$var wire 1 1 dbg_branch_taken1 $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 32 A dbg_busy_vec [31:0] $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 32 B dbg_instr_d [31:0] $end
$var wire 32 C dbg_instr_e [31:0] $end
$var wire 32 D dbg_instr_e1 [31:0] $end
$var wire 32 E dbg_instr_f [31:0] $end
$var wire 32 F dbg_pc_f [31:0] $end
$var wire 32 G dbg_result_e [31:0] $end
$var wire 32 H dbg_result_e1 [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 I instr0_f [31:0] $end
$var wire 32 J instr1_f [31:0] $end
$var wire 32 K instr_addr [31:0] $end
$var wire 1 L is_load_ex $end
$var wire 1 M issue_slot0 $end
$var wire 1 N issue_slot1 $end
$var wire 1 9 rst $end
$var wire 1 O use_mem0 $end
$var wire 1 P use_mem1 $end
$var wire 1 Q use_rs2_d $end
$var wire 1 R use_rs2_1_d $end
$var wire 1 S use_rs1_d $end
$var wire 1 T use_rs1_1_d $end
$var wire 1 U stall_if_id $end
$var wire 1 V slot1_valid $end
$var wire 1 W slot0_valid $end
$var wire 32 X rs2_val_d_fwd [31:0] $end
$var wire 32 Y rs2_val_d [31:0] $end
$var wire 32 Z rs2_val1_d_fwd [31:0] $end
$var wire 32 [ rs2_val1_d [31:0] $end
$var wire 5 \ rs2_d [4:0] $end
$var wire 5 ] rs2_1_d [4:0] $end
$var wire 32 ^ rs1_val_d_fwd [31:0] $end
$var wire 32 _ rs1_val_d [31:0] $end
$var wire 32 ` rs1_val1_d_fwd [31:0] $end
$var wire 32 a rs1_val1_d [31:0] $end
$var wire 5 b rs1_d [4:0] $end
$var wire 5 c rs1_1_d [4:0] $end
$var wire 5 d rd_d [4:0] $end
$var wire 5 e rd1_d [4:0] $end
$var wire 1 f prod_is_load_rs2 $end
$var wire 1 g prod_is_load_rs1 $end
$var wire 32 h pc_plus8_f [31:0] $end
$var wire 32 i pc_plus4_f [31:0] $end
$var wire 32 j pc_next [31:0] $end
$var wire 32 k load_pending_vec [31:0] $end
$var wire 1 l issue_slot1_raw $end
$var wire 1 m issue_slot0_raw $end
$var wire 32 n instr_rdata1 [31:0] $end
$var wire 32 o instr_rdata [31:0] $end
$var wire 32 p instr_addr1 [31:0] $end
$var wire 32 q imm_d [31:0] $end
$var wire 32 r imm1_d [31:0] $end
$var wire 1 s hazard_rs2 $end
$var wire 1 t hazard_rs1 $end
$var wire 1 u fwd_rs2_en $end
$var wire 1 v fwd_rs1_en $end
$var wire 4 w data_we [3:0] $end
$var wire 32 x data_wdata [31:0] $end
$var wire 32 y data_rdata [31:0] $end
$var wire 32 z data_addr [31:0] $end
$var wire 28 { ctrl_d [27:0] $end
$var wire 28 | ctrl1_d [27:0] $end
$var wire 32 } busy_vec [31:0] $end
$var wire 32 ~ branch_target_e1 [31:0] $end
$var wire 32 !" branch_target_any [31:0] $end
$var wire 1 "" branch_cond_e1 $end
$var wire 1 #" branch_cond_e $end
$var wire 1 $" branch_cmp1 $end
$var wire 1 %" branch_cmp0 $end
$var wire 32 &" addr_e1 [31:0] $end
$var wire 32 '" addr_e0 [31:0] $end
$var parameter 32 (" NOP $end
$var reg 32 )" alu_result_e0 [31:0] $end
$var reg 32 *" alu_result_e1 [31:0] $end
$var reg 4 +" be_e [3:0] $end
$var reg 4 ," be_e1 [3:0] $end
$var reg 32 -" branch_target_e [31:0] $end
$var reg 1 ." bubble_ex $end
$var reg 28 /" de1_ctrl [27:0] $end
$var reg 32 0" de1_imm [31:0] $end
$var reg 32 1" de1_instr [31:0] $end
$var reg 32 2" de1_pc [31:0] $end
$var reg 5 3" de1_rd [4:0] $end
$var reg 5 4" de1_rs1 [4:0] $end
$var reg 32 5" de1_rs1_val [31:0] $end
$var reg 5 6" de1_rs2 [4:0] $end
$var reg 32 7" de1_rs2_val [31:0] $end
$var reg 28 8" de_ctrl [27:0] $end
$var reg 32 9" de_imm [31:0] $end
$var reg 32 :" de_instr [31:0] $end
$var reg 32 ;" de_pc [31:0] $end
$var reg 5 <" de_rd [4:0] $end
$var reg 5 =" de_rs1 [4:0] $end
$var reg 32 >" de_rs1_val [31:0] $end
$var reg 5 ?" de_rs2 [4:0] $end
$var reg 32 @" de_rs2_val [31:0] $end
$var reg 32 A" fd_instr [31:0] $end
$var reg 32 B" fd_instr1 [31:0] $end
$var reg 32 C" fd_pc [31:0] $end
$var reg 32 D" load_data_e0 [31:0] $end
$var reg 32 E" load_data_e1 [31:0] $end
$var reg 32 F" op1_e0 [31:0] $end
$var reg 32 G" op1_e1 [31:0] $end
$var reg 32 H" op2_e0 [31:0] $end
$var reg 32 I" op2_e1 [31:0] $end
$var reg 32 J" pc_f [31:0] $end
$var reg 32 K" wb_data_e0 [31:0] $end
$var reg 32 L" wb_data_e1 [31:0] $end
$var reg 32 M" wdata_e [31:0] $end
$var reg 32 N" wdata_e1 [31:0] $end
$scope module u_branch0 $end
$var wire 3 O" branch_type [2:0] $end
$var wire 32 P" rs1_val [31:0] $end
$var wire 32 Q" rs2_val [31:0] $end
$var reg 1 %" take_branch $end
$upscope $end
$scope module u_branch1 $end
$var wire 3 R" branch_type [2:0] $end
$var wire 32 S" rs1_val [31:0] $end
$var wire 32 T" rs2_val [31:0] $end
$var reg 1 $" take_branch $end
$upscope $end
$scope module u_decoder $end
$var wire 32 U" instr [31:0] $end
$var wire 5 V" rs2 [4:0] $end
$var wire 5 W" rs1 [4:0] $end
$var wire 5 X" rd [4:0] $end
$var wire 7 Y" opcode [6:0] $end
$var wire 7 Z" funct7 [6:0] $end
$var wire 3 [" funct3 [2:0] $end
$var reg 28 \" ctrl [27:0] $end
$var reg 1 S use_rs1 $end
$var reg 1 Q use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 ]" instr [31:0] $end
$var wire 5 ^" rs2 [4:0] $end
$var wire 5 _" rs1 [4:0] $end
$var wire 5 `" rd [4:0] $end
$var wire 7 a" opcode [6:0] $end
$var wire 7 b" funct7 [6:0] $end
$var wire 3 c" funct3 [2:0] $end
$var reg 28 d" ctrl [27:0] $end
$var reg 1 T use_rs1 $end
$var reg 1 R use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 e" ex0_result [31:0] $end
$var wire 32 f" ex1_result [31:0] $end
$var wire 1 L is_load_ex0 $end
$var wire 1 g" is_load_ex1 $end
$var wire 5 h" rd_ex0 [4:0] $end
$var wire 5 i" rd_ex1 [4:0] $end
$var wire 1 j" reg_write_ex0 $end
$var wire 1 k" reg_write_ex1 $end
$var wire 5 l" rs1_0_id [4:0] $end
$var wire 5 m" rs1_1_id [4:0] $end
$var wire 5 n" rs2_0_id [4:0] $end
$var wire 5 o" rs2_1_id [4:0] $end
$var wire 32 p" rs2_1_reg [31:0] $end
$var wire 32 q" rs2_0_reg [31:0] $end
$var wire 32 r" rs1_1_reg [31:0] $end
$var wire 32 s" rs1_0_reg [31:0] $end
$var reg 32 t" fwd_rs1_0 [31:0] $end
$var reg 1 v fwd_rs1_0_en $end
$var reg 32 u" fwd_rs1_1 [31:0] $end
$var reg 32 v" fwd_rs2_0 [31:0] $end
$var reg 1 u fwd_rs2_0_en $end
$var reg 32 w" fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 x" imm_sel [2:0] $end
$var wire 32 y" instr [31:0] $end
$var reg 32 z" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 {" imm_sel [2:0] $end
$var wire 32 |" instr [31:0] $end
$var reg 32 }" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 28 ~" ctrl0 [27:0] $end
$var wire 28 !# ctrl1 [27:0] $end
$var wire 5 "# rd_0 [4:0] $end
$var wire 5 ## rd_1 [4:0] $end
$var wire 5 $# rs1_0 [4:0] $end
$var wire 5 %# rs1_1 [4:0] $end
$var wire 5 &# rs2_0 [4:0] $end
$var wire 5 '# rs2_1 [4:0] $end
$var wire 1 S use_rs1_0 $end
$var wire 1 T use_rs1_1 $end
$var wire 1 Q use_rs2_0 $end
$var wire 1 R use_rs2_1 $end
$var wire 32 (# load_pending_vec [31:0] $end
$var wire 32 )# busy_vec [31:0] $end
$var reg 1 *# branch0 $end
$var reg 1 +# branch1 $end
$var reg 1 ,# branch1_conflict $end
$var reg 1 -# hazard1 $end
$var reg 1 m issue_slot0 $end
$var reg 1 l issue_slot1 $end
$var reg 1 .# load0 $end
$var reg 1 /# load_use0 $end
$var reg 1 0# load_use_same_cycle $end
$var reg 1 1# mem0 $end
$var reg 1 2# mem1 $end
$var reg 1 3# mem_conflict $end
$var reg 1 4# raw10 $end
$var reg 1 5# rs1_0_valid $end
$var reg 1 6# rs1_1_valid $end
$var reg 1 7# rs2_0_valid $end
$var reg 1 8# rs2_1_valid $end
$var reg 1 9# sb_load_use1 $end
$var reg 1 :# sb_raw1 $end
$var reg 1 ;# sb_waw1 $end
$var reg 1 U stall_if $end
$var reg 1 <# war10 $end
$var reg 1 =# waw10 $end
$var reg 1 ># write0 $end
$var reg 1 ?# write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 8 clk $end
$var wire 1 L is_load0_ex $end
$var wire 1 @# is_load1_ex $end
$var wire 5 A# rd0_ex [4:0] $end
$var wire 1 B# rd0_write_en_ex $end
$var wire 5 C# rd1_ex [4:0] $end
$var wire 1 D# rd1_write_en_ex $end
$var wire 5 E# rs1_id [4:0] $end
$var wire 5 F# rs2_id [4:0] $end
$var wire 1 9 rst $end
$var wire 1 S use_rs1_id $end
$var wire 1 Q use_rs2_id $end
$var reg 32 G# busy_vec [31:0] $end
$var reg 1 t hazard_rs1 $end
$var reg 1 s hazard_rs2 $end
$var reg 32 H# load_pending_vec [31:0] $end
$var reg 1 g producer_is_load_rs1 $end
$var reg 1 f producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 I# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 J# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 8 clk $end
$var wire 5 K# raddr0_1 [4:0] $end
$var wire 5 L# raddr0_2 [4:0] $end
$var wire 5 M# raddr1_1 [4:0] $end
$var wire 5 N# raddr1_2 [4:0] $end
$var wire 1 9 rst $end
$var wire 5 O# waddr0 [4:0] $end
$var wire 5 P# waddr1 [4:0] $end
$var wire 32 Q# wdata0 [31:0] $end
$var wire 32 R# wdata1 [31:0] $end
$var wire 1 S# we0 $end
$var wire 1 T# we1 $end
$var wire 32 U# rdata1_2 [31:0] $end
$var wire 32 V# rdata1_1 [31:0] $end
$var wire 32 W# rdata0_2 [31:0] $end
$var wire 32 X# rdata0_1 [31:0] $end
$var integer 32 Y# i [31:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 8 Z# b [7:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 8 [# b [7:0] $end
$upscope $end
$scope begin $unm_blk_52 $end
$var reg 16 \# h [15:0] $end
$upscope $end
$scope begin $unm_blk_53 $end
$var reg 16 ]# h [15:0] $end
$upscope $end
$scope begin $unm_blk_55 $end
$var reg 8 ^# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_56 $end
$var reg 8 _# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_57 $end
$var reg 16 `# h1 [15:0] $end
$upscope $end
$scope begin $unm_blk_58 $end
$var reg 16 a# h1 [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 8 clk $end
$var wire 32 b# data_addr [31:0] $end
$var wire 1 5 data_re $end
$var wire 32 c# data_wdata [31:0] $end
$var wire 4 d# data_we [3:0] $end
$var wire 32 e# instr_addr [31:0] $end
$var wire 32 f# instr_addr1 [31:0] $end
$var wire 32 g# instr_rdata [31:0] $end
$var wire 32 h# instr_rdata1 [31:0] $end
$var parameter 32 i# MEM_WORDS $end
$var reg 32 j# data_rdata [31:0] $end
$var integer 32 k# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 i#
b10011 ("
$end
#0
$dumpvars
b100000000000 k#
b0 j#
bx h#
bx g#
bx f#
bx e#
b0 d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
xT#
xS#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
b100000 J#
b100000 I#
b0 H#
b0 G#
bx F#
bx E#
xD#
bx C#
xB#
bx A#
x@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
x6#
x5#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
b0 )#
b0 (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
b1000000000000000000000 !#
b1000000000000000000000 ~"
bx }"
bx |"
b0 {"
bx z"
bx y"
b0 x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
xk"
xj"
bx i"
bx h"
xg"
bx f"
bx e"
b1000000000000000000000 d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
b1000000000000000000000 \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
b0 E"
b0 D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
x."
bx -"
b0 ,"
b0 +"
bx *"
bx )"
bx '"
bx &"
0%"
0$"
0#"
0""
bx !"
bx ~
b0 }
b1000000000000000000000 |
b1000000000000000000000 {
bx z
b0 y
bx x
b0 w
0v
0u
xt
0s
bx r
bx q
bx p
bx o
bx n
1m
1l
b0 k
bx j
bx i
bx h
xg
0f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
xW
xV
0U
1T
1S
0R
0Q
xP
xO
xN
1M
xL
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
b0 A
0@
x?
x>
b10000000000000000000000000000011 =
b11001000 <
0;
b0 :
19
08
bx 7
b0 6
x5
bx 4
b0 3
x2
01
x0
b0 /
0.
0-
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
bx "
bx !
$end
#5000
0T#
b0 Z
b0 w"
b0 `
b0 u"
b0 X
b0 v"
b0 ^
b0 t"
b0 4
b0 x
b0 c#
0P
05
b1000000000000001000000 |
b1000000000000001000000 d"
b1000000000000001000000 !#
b0 a
b0 r"
b0 V#
b0 [
b0 p"
b0 U#
b1000000000000001000000 {
b1000000000000001000000 \"
b1000000000000001000000 ~"
b0 _
b0 s"
b0 X#
b0 Y
b0 q"
b0 W#
06#
05#
1l
b100 j
b0 7
b0 z
b0 b#
0g
0t
0@#
0g"
0L
0O
0>
b0 !"
0N
b10011 a"
b0 c"
b0 b"
b0 c
b0 _"
b0 m"
b0 %#
b0 M#
b0 ]
b0 ^"
b0 o"
b0 '#
b0 N#
b0 e
b0 `"
b0 ##
b0 r
b0 }"
b10011 Y"
b0 ["
b0 Z"
b0 b
b0 W"
b0 l"
b0 $#
b0 E#
b0 K#
b0 \
b0 V"
b0 n"
b0 &#
b0 F#
b0 L#
b0 d
b0 X"
b0 "#
b0 q
b0 z"
b100001000000100110011 J
b100001000000100110011 !
b100001000000100110011 n
b100001000000100110011 h#
b10100000000000010010011 )
b10100000000000010010011 E
b10100000000000010010011 I
b10100000000000010010011 "
b10100000000000010010011 o
b10100000000000010010011 g#
1$"
b0 N"
b0 ^#
b0 I"
0D#
0k"
b0 R"
b0 G"
1%"
b100000 J#
b100000 I#
b0 Z#
b0 M"
b0 H"
0S#
0B#
0j"
b0 O"
02
0?
b0 -"
b0 F"
0V
b10011 B"
b10011 ]"
b10011 |"
0W
b10011 ,
b10011 B
b10011 A"
b10011 U"
b10011 y"
b0 C"
b100 #
b100 p
b100 f#
b100 i
b1000 h
b0 (
b0 F
b0 $
b0 K
b0 e#
b0 J"
b0 ~
b0 &"
b0 0"
b0 7"
b0 T"
b0 5"
b0 S"
b0 3"
b0 i"
b0 C#
b0 P#
b0 6"
b0 4"
b0 /"
b10011 *
b10011 D
b10011 1"
b0 2"
b0 '"
b0 9"
b0 @"
b0 Q"
b0 >"
b0 P"
b0 <"
b0 h"
b0 A#
b0 O#
b0 ?"
b0 ="
b0 8"
b10011 +
b10011 C
b10011 :"
b0 ;"
b100000 Y#
18
#10000
08
#15000
b100000 Y#
18
#20000
08
#25000
b100000 Y#
18
#30000
08
#35000
b100000 Y#
18
#40000
08
#45000
18#
1R
b1000000 |
b1000000 d"
b1000000 !#
1-#
14#
16#
1?#
1>#
0l
b1000 j
b100000 J#
b100000 I#
0N
b110011 a"
b1 c
b1 _"
b1 m"
b1 %#
b1 M#
b1 ]
b1 ^"
b1 o"
b1 '#
b1 N#
b10 e
b10 `"
b10 ##
b1 r
b1 }"
b101 \
b101 V"
b101 n"
b101 &#
b101 F#
b101 L#
b1 d
b1 X"
b1 "#
b101 q
b101 z"
b100010000000110110011 J
b100010000000110110011 !
b100010000000110110011 n
b100010000000110110011 h#
b100001000000100110011 )
b100001000000100110011 E
b100001000000100110011 I
b100001000000100110011 "
b100001000000100110011 o
b100001000000100110011 g#
1S#
1B#
1j"
1V
b100001000000100110011 B"
b100001000000100110011 ]"
b100001000000100110011 |"
1W
b10100000000000010010011 ,
b10100000000000010010011 B
b10100000000000010010011 A"
b10100000000000010010011 U"
b10100000000000010010011 y"
b1000 #
b1000 p
b1000 f#
b1000 i
b1100 h
b100 (
b100 F
b100 $
b100 K
b100 e#
b100 J"
b1000000000000001000000 8"
09
18
#50000
08
#55000
1s
17#
1Q
b1000000 {
b1000000 \"
b1000000 ~"
1:#
14#
15#
b1100 j
b101 H"
bx Z
bx w"
1-
1u
bx X
bx v"
1.
1v
bx ^
bx t"
b10 /
b10 A
b10 }
b10 )#
b10 G#
b100000 J#
1t
b100000 I#
b101 -"
b10 c
b10 _"
b10 m"
b10 %#
b10 M#
b11 e
b11 `"
b11 ##
b110011 Y"
b1 b
b1 W"
b1 l"
b1 $#
b1 E#
b1 K#
b1 \
b1 V"
b1 n"
b1 &#
b1 F#
b1 L#
b10 d
b10 X"
b10 "#
b1 q
b1 z"
b1100010000001001100011 J
b1100010000001001100011 !
b1100010000001001100011 n
b1100010000001001100011 h#
b100010000000110110011 )
b100010000000110110011 E
b100010000000110110011 I
b100010000000110110011 "
b100010000000110110011 o
b100010000000110110011 g#
b101 '"
b101 9"
b1 <"
b1 h"
b1 A#
b1 O#
b101 ?"
b10100000000000010010011 +
b10100000000000010010011 C
b10100000000000010010011 :"
b100010000000110110011 B"
b100010000000110110011 ]"
b100010000000110110011 |"
b100001000000100110011 ,
b100001000000100110011 B
b100001000000100110011 A"
b100001000000100110011 U"
b100001000000100110011 y"
b100 C"
b1100 #
b1100 p
b1100 f#
b1100 i
b10000 h
b1000 (
b1000 F
b1000 $
b1000 K
b1000 e#
b1000 J"
b1 :
18
#60000
08
#65000
b10 {"
0?#
1+#
1R
b100000000000010000000000000 |
b100000000000010000000000000 d"
b100000000000010000000000000 !#
b10000 j
1:#
14#
bx Y
bx q"
bx W#
b1100011 a"
b11 ]
b11 ^"
b11 o"
b11 '#
b11 N#
b100 e
b100 `"
b100 ##
b100 r
b100 }"
b10 b
b10 W"
b10 l"
b10 $#
b10 E#
b10 K#
b11 d
b11 X"
b11 "#
b10010000010000011 J
b10010000010000011 !
b10010000010000011 n
b10010000010000011 h#
b1100010000001001100011 )
b1100010000001001100011 E
b1100010000001001100011 I
b1100010000001001100011 "
b1100010000001001100011 o
b1100010000001001100011 g#
x%"
bx `
bx u"
b0 Z
b0 w"
0-
0u
1.
1v
bx X
bx v"
bx ^
bx t"
b100 /
b100 A
b100 }
b100 )#
b100 G#
b100000 J#
0s
1t
b100000 I#
bx D"
bx Z#
bx M"
bx H"
bx F"
b1100010000001001100011 B"
b1100010000001001100011 ]"
b1100010000001001100011 |"
b100010000000110110011 ,
b100010000000110110011 B
b100010000000110110011 A"
b100010000000110110011 U"
b100010000000110110011 y"
b1000 C"
b10000 #
b10000 p
b10000 f#
b10000 i
b10100 h
b1100 (
b1100 F
b1100 $
b1100 K
b1100 e#
b1100 J"
b1 9"
bx @"
bx Q"
bx '"
bx >"
bx P"
b10 <"
b10 h"
b10 A#
b10 O#
b1 ?"
b1 ="
b1000000 8"
b100001000000100110011 +
b100001000000100110011 C
b100001000000100110011 :"
b100 ;"
b10 :
18
#70000
08
#75000
1N
b0 {"
b10 x"
1?#
0>#
0+#
1*#
12#
bx X
bx v"
0R
b1000000000100101010000 |
b1000000000100101010000 d"
b1000000000100101010000 !#
1Q
b100000000000010000000000000 {
b100000000000010000000000000 \"
b100000000000010000000000000 ~"
b0 Y
b0 q"
b0 W#
1l
0-#
0:#
04#
08#
b11000 j
1-
1u
0.
0v
b1000 /
b1000 A
b1000 }
b1000 )#
b1000 G#
b100000 J#
1s
0t
b100000 I#
b1001 -"
b11 a"
b10 c"
b0 ]
b0 ^"
b0 o"
b0 '#
b0 N#
b1 e
b1 `"
b1 ##
b0 r
b0 }"
b1100011 Y"
b11 \
b11 V"
b11 n"
b11 &#
b11 F#
b11 L#
b100 d
b100 X"
b100 "#
b100 q
b100 z"
b100100000001010110011 J
b100100000001010110011 !
b100100000001010110011 n
b100100000001010110011 h#
b10010000010000011 )
b10010000010000011 E
b10010000010000011 I
b10010000010000011 "
b10010000010000011 o
b10010000010000011 g#
bx _
bx s"
bx X#
bx a
bx r"
bx V#
b11 <"
b11 h"
b11 A#
b11 O#
b10 ="
b100010000000110110011 +
b100010000000110110011 C
b100010000000110110011 :"
b1000 ;"
b10010000010000011 B"
b10010000010000011 ]"
b10010000010000011 |"
b1100010000001001100011 ,
b1100010000001001100011 B
b1100010000001001100011 A"
b1100010000001001100011 U"
b1100010000001001100011 y"
b1100 C"
b10100 #
b10100 p
b10100 f#
b10100 i
b11000 h
b10000 (
b10000 F
b10000 $
b10000 K
b10000 e#
b10000 J"
b11 :
18
#80000
08
#85000
bx E"
1T#
0N
bx 6
bx y
bx j#
x>
b0x0000 !"
15
bx 7
bx z
bx b#
x2
x?
bx Z
bx w"
b0 `
b0 u"
b0 x"
1-#
19#
1:#
10#
14#
1.#
18#
1>#
0*#
02#
11#
1P
1R
b1000000 |
b1000000 d"
b1000000 !#
b0 a
b0 r"
b0 V#
bx [
bx p"
bx U#
0Q
b1000000000100101010000 {
b1000000000100101010000 \"
b1000000000100101010000 ~"
b0xxx00 j
b10 k
b10 (#
b10 H#
1@#
1g"
07#
0l
x#"
b110011 a"
b0 c"
b100 c
b100 _"
b100 m"
b100 %#
b100 M#
b1 ]
b1 ^"
b1 o"
b1 '#
b1 N#
b101 e
b101 `"
b101 ##
b1 r
b1 }"
b11 Y"
b10 ["
b0 \
b0 V"
b0 n"
b0 &#
b0 F#
b0 L#
b1 d
b1 X"
b1 "#
b0 q
b0 z"
b100110000001110010011 J
b100110000001110010011 !
b100110000001110010011 n
b100110000001110010011 h#
b1100101000001100110011 )
b1100101000001100110011 E
b1100101000001100110011 I
b1100101000001100110011 "
b1100101000001100110011 o
b1100101000001100110011 g#
x$"
1D#
1k"
bx G"
0-
0u
b0 X
b0 v"
b10 /
b10 A
b10 }
b10 )#
b10 G#
b100000 J#
0s
b100000 I#
bx D"
0S#
0B#
0j"
bx &
bx H
bx L"
bx f"
bx R#
b10000 -"
b100100000001010110011 B"
b100100000001010110011 ]"
b100100000001010110011 |"
b10010000010000011 ,
b10010000010000011 B
b10010000010000011 A"
b10010000010000011 U"
b10010000010000011 y"
b10000 C"
b11100 #
b11100 p
b11100 f#
b11100 i
b100000 h
b11000 (
b11000 F
b11000 $
b11000 K
b11000 e#
b11000 J"
bx &"
bx 5"
bx S"
b1 3"
b1 i"
b1 C#
b1 P#
b10 4"
b1000000000100101010000 /"
b10010000010000011 *
b10010000010000011 D
b10010000010000011 1"
b10000 ~
b10000 2"
b100 9"
b100 <"
b100 h"
b100 A#
b100 O#
b11 ?"
b100000000000010000000000000 8"
b1100010000001001100011 +
b1100010000001001100011 C
b1100010000001001100011 :"
b1100 ;"
b100 :
18
#90000
08
#95000
0T#
0>
b0 !"
xN
02
0?
0P
01#
0@#
bx `
bx u"
bx X
bx v"
0g"
1L
0#"
1O
0R
b1000000000000001000000 |
b1000000000000001000000 d"
b1000000000000001000000 !#
bx a
bx r"
bx V#
b1000000000000000000000 {
b1000000000000000000000 \"
b1000000000000000000000 ~"
bx Y
bx q"
bx W#
xl
x-#
09#
x;#
0:#
00#
x<#
0=#
04#
0.#
08#
x6#
x5#
x?#
0>#
bx j
1$"
bx ^#
0D#
0k"
b0 G"
b10 k
b10 (#
b10 H#
b100000 J#
xg
xt
b100000 I#
b0 M"
b0 H"
1S#
1B#
1j"
b10011 a"
b0xx0 c
b0xx0 _"
b0xx0 m"
b0xx0 %#
b0xx0 M#
b0x ]
b0x ^"
b0x o"
b0x '#
b0x N#
b0xxx e
b0xxx `"
b0xxx ##
b0x r
b0x }"
b0x10011 Y"
b0 ["
b0x0x b
b0x0x W"
b0x0x l"
b0x0x $#
b0x0x E#
b0x0x K#
b0xx \
b0xx V"
b0xx n"
b0xx &#
b0xx F#
b0xx L#
b0xx0 d
b0xx0 X"
b0xx0 "#
b0xx q
b0xx z"
bx J
bx !
bx n
bx h#
bx )
bx E
bx I
bx "
bx o
bx g#
b0 &"
b0 5"
b0 S"
b0 3"
b0 i"
b0 C#
b0 P#
b0 4"
b0 /"
b10011 *
b10011 D
b10011 1"
b0 ~
b0 2"
b0 9"
b0 @"
b0 Q"
b1 <"
b1 h"
b1 A#
b1 O#
b0 ?"
b1000000000100101010000 8"
b10010000010000011 +
b10010000010000011 C
b10010000010000011 :"
b10000 ;"
xV
b0x00xx000000xxx0010011 B"
b0x00xx000000xxx0010011 ]"
b0x00xx000000xxx0010011 |"
xW
b0xx00x0x00000xx00x10011 ,
b0xx00x0x00000xx00x10011 B
b0xx00x0x00000xx00x10011 A"
b0xx00x0x00000xx00x10011 U"
b0xx00x0x00000xx00x10011 y"
b11000 C"
bx #
bx p
bx f#
bx i
bx h
b0xxx00 (
b0xxx00 F
b0xxx00 $
b0xxx00 K
b0xxx00 e#
b0xxx00 J"
b101 :
18
#100000
08
#105000
b0 ^#
b0 E"
bx D"
b0 6
b0 y
b0 j#
0-#
0;#
0<#
0?#
b0 7
b0 z
b0 b#
05
b1000000000000000000000 |
b1000000000000000000000 d"
b1000000000000000000000 !#
1l
0L
0O
bx a"
bx c"
bx b"
bx c
bx _"
bx m"
bx %#
bx M#
bx ]
bx ^"
bx o"
bx '#
bx N#
bx e
bx `"
bx ##
bx r
bx }"
bx Y"
bx ["
bx Z"
bx b
bx W"
bx l"
bx $#
bx E#
bx K#
bx \
bx V"
bx n"
bx &#
bx F#
bx L#
bx d
bx X"
bx "#
bx q
bx z"
b0 k
b0 (#
b0 H#
b0 /
b0 A
b0 }
b0 )#
b0 G#
b100000 J#
b100000 I#
bx M"
b0xx H"
0S#
0B#
0j"
bx -"
bx B"
bx ]"
bx |"
bx ,
bx B
bx A"
bx U"
bx y"
b0xxx00 C"
bx (
bx F
bx $
bx K
bx e#
bx J"
b0xx 9"
bx @"
bx Q"
b0xx0 <"
b0xx0 h"
b0xx0 A#
b0xx0 O#
b0xx ?"
b0x0x ="
b1000000000000000000000 8"
b0xx00x0x00000xx00x10011 +
b0xx00x0x00000xx00x10011 C
b0xx00x0x00000xx00x10011 :"
b11000 ;"
b110 :
18
#110000
08
#115000
bx H"
b100000 J#
b100000 I#
bx 9"
bx <"
bx h"
bx A#
bx O#
bx ?"
bx ="
bx +
bx C
bx :"
b0xxx00 ;"
bx C"
b111 :
18
#120000
08
#125000
bx ;"
b1000 :
18
#130000
08
#135000
b1001 :
18
#140000
08
#145000
b1010 :
18
#150000
08
#155000
b1011 :
18
#160000
08
#165000
b1100 :
18
#170000
08
#175000
b1101 :
18
#180000
08
#185000
b1110 :
18
#190000
08
#195000
b1111 :
18
#200000
08
#205000
b10000 :
18
#210000
08
#215000
b10001 :
18
#220000
08
#225000
b10010 :
18
#230000
08
#235000
b10011 :
18
#240000
08
#245000
b10100 :
18
#250000
08
#255000
b10101 :
18
#260000
08
#265000
b10110 :
18
#270000
08
#275000
b10111 :
18
#280000
08
#285000
b11000 :
18
#290000
08
#295000
b11001 :
18
#300000
08
#305000
b11010 :
18
#310000
08
#315000
b11011 :
18
#320000
08
#325000
b11100 :
18
#330000
08
#335000
b11101 :
18
#340000
08
#345000
b11110 :
18
#350000
08
#355000
b11111 :
18
#360000
08
#365000
b100000 :
18
#370000
08
#375000
b100001 :
18
#380000
08
#385000
b100010 :
18
#390000
08
#395000
b100011 :
18
#400000
08
#405000
b100100 :
18
#410000
08
#415000
b100101 :
18
#420000
08
#425000
b100110 :
18
#430000
08
#435000
b100111 :
18
#440000
08
#445000
b101000 :
18
#450000
08
#455000
b101001 :
18
#460000
08
#465000
b101010 :
18
#470000
08
#475000
b101011 :
18
#480000
08
#485000
b101100 :
18
#490000
08
#495000
b101101 :
18
#500000
08
#505000
b101110 :
18
#510000
08
#515000
b101111 :
18
#520000
08
#525000
b110000 :
18
#530000
08
#535000
b110001 :
18
#540000
08
#545000
b110010 :
18
#550000
08
#555000
b110011 :
18
#560000
08
#565000
b110100 :
18
#570000
08
#575000
b110101 :
18
#580000
08
#585000
b110110 :
18
#590000
08
#595000
b110111 :
18
#600000
08
#605000
b111000 :
18
#610000
08
#615000
b111001 :
18
#620000
08
#625000
b111010 :
18
#630000
08
#635000
b111011 :
18
#640000
08
#645000
b111100 :
18
#650000
08
#655000
b111101 :
18
#660000
08
#665000
b111110 :
18
#670000
08
#675000
b111111 :
18
#680000
08
#685000
b1000000 :
18
#690000
08
#695000
b1000001 :
18
#700000
08
#705000
b1000010 :
18
#710000
08
#715000
b1000011 :
18
#720000
08
#725000
b1000100 :
18
#730000
08
#735000
b1000101 :
18
#740000
08
#745000
b1000110 :
18
#750000
08
#755000
b1000111 :
18
#760000
08
#765000
b1001000 :
18
#770000
08
#775000
b1001001 :
18
#780000
08
#785000
b1001010 :
18
#790000
08
#795000
b1001011 :
18
#800000
08
#805000
b1001100 :
18
#810000
08
#815000
b1001101 :
18
#820000
08
#825000
b1001110 :
18
#830000
08
#835000
b1001111 :
18
#840000
08
#845000
b1010000 :
18
#850000
08
#855000
b1010001 :
18
#860000
08
#865000
b1010010 :
18
#870000
08
#875000
b1010011 :
18
#880000
08
#885000
b1010100 :
18
#890000
08
#895000
b1010101 :
18
#900000
08
#905000
b1010110 :
18
#910000
08
#915000
b1010111 :
18
#920000
08
#925000
b1011000 :
18
#930000
08
#935000
b1011001 :
18
#940000
08
#945000
b1011010 :
18
#950000
08
#955000
b1011011 :
18
#960000
08
#965000
b1011100 :
18
#970000
08
#975000
b1011101 :
18
#980000
08
#985000
b1011110 :
18
#990000
08
#995000
b1011111 :
18
#1000000
08
#1005000
b1100000 :
18
#1010000
08
#1015000
b1100001 :
18
#1020000
08
#1025000
b1100010 :
18
#1030000
08
#1035000
b1100011 :
18
#1040000
08
#1045000
b1100100 :
18
#1050000
08
#1055000
b1100101 :
18
#1060000
08
#1065000
b1100110 :
18
#1070000
08
#1075000
b1100111 :
18
#1080000
08
#1085000
b1101000 :
18
#1090000
08
#1095000
b1101001 :
18
#1100000
08
#1105000
b1101010 :
18
#1110000
08
#1115000
b1101011 :
18
#1120000
08
#1125000
b1101100 :
18
#1130000
08
#1135000
b1101101 :
18
#1140000
08
#1145000
b1101110 :
18
#1150000
08
#1155000
b1101111 :
18
#1160000
08
#1165000
b1110000 :
18
#1170000
08
#1175000
b1110001 :
18
#1180000
08
#1185000
b1110010 :
18
#1190000
08
#1195000
b1110011 :
18
#1200000
08
#1205000
b1110100 :
18
#1210000
08
#1215000
b1110101 :
18
#1220000
08
#1225000
b1110110 :
18
#1230000
08
#1235000
b1110111 :
18
#1240000
08
#1245000
b1111000 :
18
#1250000
08
#1255000
b1111001 :
18
#1260000
08
#1265000
b1111010 :
18
#1270000
08
#1275000
b1111011 :
18
#1280000
08
#1285000
b1111100 :
18
#1290000
08
#1295000
b1111101 :
18
#1300000
08
#1305000
b1111110 :
18
#1310000
08
#1315000
b1111111 :
18
#1320000
08
#1325000
b10000000 :
18
#1330000
08
#1335000
b10000001 :
18
#1340000
08
#1345000
b10000010 :
18
#1350000
08
#1355000
b10000011 :
18
#1360000
08
#1365000
b10000100 :
18
#1370000
08
#1375000
b10000101 :
18
#1380000
08
#1385000
b10000110 :
18
#1390000
08
#1395000
b10000111 :
18
#1400000
08
#1405000
b10001000 :
18
#1410000
08
#1415000
b10001001 :
18
#1420000
08
#1425000
b10001010 :
18
#1430000
08
#1435000
b10001011 :
18
#1440000
08
#1445000
b10001100 :
18
#1450000
08
#1455000
b10001101 :
18
#1460000
08
#1465000
b10001110 :
18
#1470000
08
#1475000
b10001111 :
18
#1480000
08
#1485000
b10010000 :
18
#1490000
08
#1495000
b10010001 :
18
#1500000
08
#1505000
b10010010 :
18
#1510000
08
#1515000
b10010011 :
18
#1520000
08
#1525000
b10010100 :
18
#1530000
08
#1535000
b10010101 :
18
#1540000
08
#1545000
b10010110 :
18
#1550000
08
#1555000
b10010111 :
18
#1560000
08
#1565000
b10011000 :
18
#1570000
08
#1575000
b10011001 :
18
#1580000
08
#1585000
b10011010 :
18
#1590000
08
#1595000
b10011011 :
18
#1600000
08
#1605000
b10011100 :
18
#1610000
08
#1615000
b10011101 :
18
#1620000
08
#1625000
b10011110 :
18
#1630000
08
#1635000
b10011111 :
18
#1640000
08
#1645000
b10100000 :
18
#1650000
08
#1655000
b10100001 :
18
#1660000
08
#1665000
b10100010 :
18
#1670000
08
#1675000
b10100011 :
18
#1680000
08
#1685000
b10100100 :
18
#1690000
08
#1695000
b10100101 :
18
#1700000
08
#1705000
b10100110 :
18
#1710000
08
#1715000
b10100111 :
18
#1720000
08
#1725000
b10101000 :
18
#1730000
08
#1735000
b10101001 :
18
#1740000
08
#1745000
b10101010 :
18
#1750000
08
#1755000
b10101011 :
18
#1760000
08
#1765000
b10101100 :
18
#1770000
08
#1775000
b10101101 :
18
#1780000
08
#1785000
b10101110 :
18
#1790000
08
#1795000
b10101111 :
18
#1800000
08
#1805000
b10110000 :
18
#1810000
08
#1815000
b10110001 :
18
#1820000
08
#1825000
b10110010 :
18
#1830000
08
#1835000
b10110011 :
18
#1840000
08
#1845000
b10110100 :
18
#1850000
08
#1855000
b10110101 :
18
#1860000
08
#1865000
b10110110 :
18
#1870000
08
#1875000
b10110111 :
18
#1880000
08
#1885000
b10111000 :
18
#1890000
08
#1895000
b10111001 :
18
#1900000
08
#1905000
b10111010 :
18
#1910000
08
#1915000
b10111011 :
18
#1920000
08
#1925000
b10111100 :
18
#1930000
08
#1935000
b10111101 :
18
#1940000
08
#1945000
b10111110 :
18
#1950000
08
#1955000
b10111111 :
18
#1960000
08
#1965000
b11000000 :
18
#1970000
08
#1975000
b11000001 :
18
#1980000
08
#1985000
b11000010 :
18
#1990000
08
#1995000
b11000011 :
18
#2000000
08
#2005000
b11000100 :
18
#2010000
08
#2015000
b11000101 :
18
#2020000
08
#2025000
b11000110 :
18
#2030000
08
#2035000
b11000111 :
18
#2040000
08
#2045000
b11001000 :
18
#2050000
08
#2055000
b11001001 :
18
