module ram # (
	parameter ADDR_LEN = 8,
				 DATA_LEN = 8
) (
	input clk,
	input [ADDR_LEN - 1:0] addr,
	
	input                  write,
	input [DATA_LEN - 1:0] indata,
	
	input                   read,
	output [DATA_LEN - 1:0] outdata
);



endmodule