
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws28
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/course/csr530606/Adder/|sr0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths <count>'

Start points with multiple hops: 4
End points with multiple hops: 5
Printing up to 10 paths

Path #1 through net sum4
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     FB1.PLL2                  clk4                       
      Net(DP)                     1      clk4                       
0              FB1.uA                                               
      Net                         1      c2                         
1              FB1.uB                                               
      Net(DP)                     1      sum4                       
1     Port     TOP_IO_HT3_FB1_B5         sum4                       
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net sum3
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     FB1.PLL2                  clk4                       
      Net(DP)                     1      clk4                       
0              FB1.uA                                               
      Net                         1      c2                         
1              FB1.uB                                               
      Net(DP)                     1      sum3                       
1     Port     TOP_IO_HT3_FB1_B5         sum3                       
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net sum2_aptn_ft
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     FB1.PLL2                  clk4                       
      Net(DP)                     1      clk4                       
0              FB1.uA                                               
      Net(D)                      1      sum2                       
1              FB1.uB                                               
      Net(DP)                     1      sum2_aptn_ft               
1     Port     TOP_IO_HT3_FB1_B5         sum2                       
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net sum1_aptn_ft
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     FB1.PLL1                  clk2                       
      Net(DP)                     1      clk2                       
0              FB1.uA                                               
      Net(D)                      1      sum1                       
1              FB1.uB                                               
      Net(DP)                     1      sum1_aptn_ft               
1     Port     TOP_IO_HT3_FB1_B5         sum1                       
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net cout
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     FB1.PLL2                  clk4                       
      Net(DP)                     1      clk4                       
0              FB1.uA                                               
      Net                         1      c2                         
1              FB1.uB                                               
      Net(DP)                     1      cout                       
1     Port     TOP_IO_HT3_FB1_B5         cout                       
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #6 through net clk3
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     FB1.PLL1                  clk3                       
      Net(DP)                     1      clk3                       
0              FB1.uA                                               
      Net                         1      c2                         
1              FB1.uB                                               
      Net(DP)                     1      sum4                       
1     Port     TOP_IO_HT3_FB1_B5         sum4                       
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #7 through net clk1
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0     Port     FB1.PLL1                  clk1                       
      Net(DP)                     1      clk1                       
0              FB1.uA                                               
      Net                         1      c2                         
1              FB1.uB                                               
      Net(DP)                     1      sum4                       
1     Port     TOP_IO_HT3_FB1_B5         sum4                       
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
