<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 10.1.03 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/netfpga/ISEp_Packet_gen/Packet_gen/Packet_gen.ise -intstyle ise -v 3 -s 7
-xml nf2_top nf2_top.ncd -o nf2_top.twr nf2_top.pcf -ucf nf2_top.ucf

</twCmdLine><twDesign>nf2_top.ncd</twDesign><twPCF>nf2_top.pcf</twPCF><twDevInfo arch="virtex2p" pkg="ff1152"><twDevName>xc2vp50</twDevName><twSpeedGrade>-7</twSpeedGrade><twSpeedVer>PRODUCTION 1.94 2008-07-25</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo>INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.</twInfo><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo>INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst twConstType="NETDELAY" ><twConstHead uID="0x1afc6138"><twConstName UCFConstName="NET &quot;rgmii_?_rxc_ibuf&quot; MAXDELAY=2.5ns;">NET &quot;rgmii_0_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.603</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.897</twSlack><twNet>rgmii_0_rxc_ibuf</twNet><twDel>0.603</twDel><twTimeConst>2.500</twTimeConst><twAbsSlack>1.897</twAbsSlack><twDetNet><twNetDel><twSrc>H18.I</twSrc><twDest>DCM_X0Y1.CLKIN</twDest><twNetDelInfo twAcc="twRouted">0.603</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1afcebf0"><twConstName UCFConstName="NET &quot;rgmii_?_rxc_ibuf&quot; MAXDELAY=2.5ns;">NET &quot;rgmii_1_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.466</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.034</twSlack><twNet>rgmii_1_rxc_ibuf</twNet><twDel>0.466</twDel><twTimeConst>2.500</twTimeConst><twAbsSlack>2.034</twAbsSlack><twDetNet><twNetDel><twSrc>D18.I</twSrc><twDest>DCM_X1Y1.CLKIN</twDest><twNetDelInfo twAcc="twRouted">0.466</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1afec4d8"><twConstName UCFConstName="NET &quot;rgmii_?_rxc_ibuf&quot; MAXDELAY=2.5ns;">NET &quot;rgmii_2_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.588</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.912</twSlack><twNet>rgmii_2_rxc_ibuf</twNet><twDel>0.588</twDel><twTimeConst>2.500</twTimeConst><twAbsSlack>1.912</twAbsSlack><twDetNet><twNetDel><twSrc>AJ18.I</twSrc><twDest>DCM_X3Y0.CLKIN</twDest><twNetDelInfo twAcc="twRouted">0.588</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b007d10"><twConstName UCFConstName="NET &quot;rgmii_?_rxc_ibuf&quot; MAXDELAY=2.5ns;">NET &quot;rgmii_3_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.603</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.897</twSlack><twNet>rgmii_3_rxc_ibuf</twNet><twDel>0.603</twDel><twTimeConst>2.500</twTimeConst><twAbsSlack>1.897</twAbsSlack><twDetNet><twNetDel><twSrc>AL18.I</twSrc><twDest>DCM_X0Y0.CLKIN</twDest><twNetDelInfo twAcc="twRouted">0.603</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1afc56e8"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>3.470</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.630</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT</twNet><twDel>3.470</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>2.630</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X90Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.556</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.003</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X104Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.596</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X78Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.006</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X97Y20.SR</twDest><twNetDelInfo twAcc="twRouted">0.620</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X95Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.026</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X95Y20.SR</twDest><twNetDelInfo twAcc="twRouted">0.977</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X106Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.620</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X108Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.983</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X45Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.594</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X42Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.595</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X92Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.585</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y39.SR</twDest><twNetDelInfo twAcc="twRouted">1.157</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X103Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.964</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X84Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.392</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X107Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.152</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X97Y24.SR</twDest><twNetDelInfo twAcc="twRouted">0.600</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X106Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.838</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X111Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.510</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X95Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.951</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X98Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.412</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X111Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.081</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X111Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.334</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.184</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X93Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.009</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X113Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.708</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X94Y24.SR</twDest><twNetDelInfo twAcc="twRouted">0.795</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X76Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.585</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X76Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.440</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X78Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.767</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X76Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.793</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X76Y6.SR</twDest><twNetDelInfo twAcc="twRouted">3.117</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X77Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.793</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X107Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.913</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y44.SR</twDest><twNetDelInfo twAcc="twRouted">1.124</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X98Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.287</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.558</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.231</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X110Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.066</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X98Y23.SR</twDest><twNetDelInfo twAcc="twRouted">0.997</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.219</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.246</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X92Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.603</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X98Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.343</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X95Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.590</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X78Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.794</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X91Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.577</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X84Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.151</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X83Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.394</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X105Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.789</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X105Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.222</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X85Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.805</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X85Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.763</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X83Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.958</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X82Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.394</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X97Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.594</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X95Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.589</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.548</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X96Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.147</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X98Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.567</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X94Y4.SR</twDest><twNetDelInfo twAcc="twRouted">1.946</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X108Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.883</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y6.SR</twDest><twNetDelInfo twAcc="twRouted">1.558</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X110Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.065</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X99Y6.SR</twDest><twNetDelInfo twAcc="twRouted">1.970</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X99Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.770</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X93Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.411</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.548</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X113Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.484</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X110Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.584</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X111Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.066</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.567</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X94Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.414</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X99Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.599</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X45Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.529</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X44Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.886</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X38Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.470</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X104Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.844</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X96Y24.SR</twDest><twNetDelInfo twAcc="twRouted">0.612</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X39Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.470</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.231</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X102Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.617</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X107Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.790</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X106Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.789</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X110Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.334</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X94Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.953</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X99Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.946</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X96Y20.SR</twDest><twNetDelInfo twAcc="twRouted">0.620</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X96Y22.SR</twDest><twNetDelInfo twAcc="twRouted">0.612</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X90Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.368</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.246</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X91Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.368</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X95Y22.SR</twDest><twNetDelInfo twAcc="twRouted">0.795</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X99Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.343</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X112Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.281</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X95Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.376</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X108Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.296</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.666</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X92Y3.G3</twDest><twNetDelInfo twAcc="twRouted">1.582</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X104Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.789</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X42Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.689</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X94Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.172</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X91Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.137</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X99Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.959</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X102Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.593</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X95Y24.SR</twDest><twNetDelInfo twAcc="twRouted">0.795</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.601</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.601</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X111Y26.SR</twDest><twNetDelInfo twAcc="twRouted">1.643</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X104Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.580</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X100Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X103Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.201</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X105Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.844</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X101Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X90Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.140</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X96Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.612</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X94Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.961</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X90Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.577</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X90Y6.SR</twDest><twNetDelInfo twAcc="twRouted">1.472</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X105Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.580</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X99Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.030</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X109Y4.SR</twDest><twNetDelInfo twAcc="twRouted">1.981</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X109Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.972</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X109Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.801</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X109Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.220</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X109Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.215</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X45Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.459</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X44Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.594</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X45Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.886</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X38Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.922</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X39Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.922</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X96Y30.YQ</twSrc><twDest>SLICE_X84Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.805</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1afce1a0"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>4.817</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.283</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT</twNet><twDel>4.817</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>1.283</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X72Y36.SR</twDest><twNetDelInfo twAcc="twRouted">1.939</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.642</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X136Y36.SR</twDest><twNetDelInfo twAcc="twRouted">2.015</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X70Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.494</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y30.SR</twDest><twNetDelInfo twAcc="twRouted">2.020</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X71Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.902</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X115Y13.SR</twDest><twNetDelInfo twAcc="twRouted">0.944</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X137Y1.SR</twDest><twNetDelInfo twAcc="twRouted">1.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y44.SR</twDest><twNetDelInfo twAcc="twRouted">2.478</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y44.SR</twDest><twNetDelInfo twAcc="twRouted">2.478</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y50.SR</twDest><twNetDelInfo twAcc="twRouted">2.719</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X75Y44.SR</twDest><twNetDelInfo twAcc="twRouted">2.900</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y46.SR</twDest><twNetDelInfo twAcc="twRouted">2.861</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X108Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.559</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X133Y34.SR</twDest><twNetDelInfo twAcc="twRouted">2.064</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X111Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.559</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X136Y47.SR</twDest><twNetDelInfo twAcc="twRouted">2.473</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y61.SR</twDest><twNetDelInfo twAcc="twRouted">3.419</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X137Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.858</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.876</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y61.SR</twDest><twNetDelInfo twAcc="twRouted">3.419</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.257</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.876</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y51.SR</twDest><twNetDelInfo twAcc="twRouted">2.645</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y55.SR</twDest><twNetDelInfo twAcc="twRouted">2.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y48.SR</twDest><twNetDelInfo twAcc="twRouted">2.641</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X137Y49.SR</twDest><twNetDelInfo twAcc="twRouted">2.856</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X134Y51.SR</twDest><twNetDelInfo twAcc="twRouted">2.862</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X134Y41.SR</twDest><twNetDelInfo twAcc="twRouted">2.604</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X137Y44.SR</twDest><twNetDelInfo twAcc="twRouted">2.479</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X136Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.870</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X73Y37.SR</twDest><twNetDelInfo twAcc="twRouted">2.665</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X122Y43.SR</twDest><twNetDelInfo twAcc="twRouted">1.021</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X72Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.736</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X74Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.878</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X75Y40.SR</twDest><twNetDelInfo twAcc="twRouted">2.917</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X131Y10.G4</twDest><twNetDelInfo twAcc="twRouted">2.473</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X137Y0.SR</twDest><twNetDelInfo twAcc="twRouted">1.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X136Y1.SR</twDest><twNetDelInfo twAcc="twRouted">1.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X137Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.795</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X135Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.115</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X134Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.596</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X130Y20.G4</twDest><twNetDelInfo twAcc="twRouted">2.550</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X127Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.340</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X106Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.983</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y46.SR</twDest><twNetDelInfo twAcc="twRouted">2.861</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X127Y101.SR</twDest><twNetDelInfo twAcc="twRouted">4.617</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X122Y107.SR</twDest><twNetDelInfo twAcc="twRouted">4.273</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X134Y96.SR</twDest><twNetDelInfo twAcc="twRouted">4.048</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X131Y93.SR</twDest><twNetDelInfo twAcc="twRouted">4.817</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X107Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.983</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.862</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.862</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X109Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.921</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y33.SR</twDest><twNetDelInfo twAcc="twRouted">1.850</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y32.SR</twDest><twNetDelInfo twAcc="twRouted">1.994</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y33.SR</twDest><twNetDelInfo twAcc="twRouted">1.850</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.642</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y35.SR</twDest><twNetDelInfo twAcc="twRouted">2.227</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y36.SR</twDest><twNetDelInfo twAcc="twRouted">2.014</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y37.SR</twDest><twNetDelInfo twAcc="twRouted">2.023</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y38.SR</twDest><twNetDelInfo twAcc="twRouted">2.191</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y39.SR</twDest><twNetDelInfo twAcc="twRouted">2.016</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X104Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.104</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X135Y41.SR</twDest><twNetDelInfo twAcc="twRouted">2.604</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X133Y60.SR</twDest><twNetDelInfo twAcc="twRouted">4.215</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X109Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.800</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X108Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.800</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X135Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.423</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y48.SR</twDest><twNetDelInfo twAcc="twRouted">2.641</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X114Y13.SR</twDest><twNetDelInfo twAcc="twRouted">0.944</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X115Y14.SR</twDest><twNetDelInfo twAcc="twRouted">0.935</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X127Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.324</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X123Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.633</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X115Y12.SR</twDest><twNetDelInfo twAcc="twRouted">0.944</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X109Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.990</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X109Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.192</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X136Y37.SR</twDest><twNetDelInfo twAcc="twRouted">2.024</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X132Y50.SR</twDest><twNetDelInfo twAcc="twRouted">1.667</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X75Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.523</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X70Y41.SR</twDest><twNetDelInfo twAcc="twRouted">2.326</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X71Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.494</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X109Y48.SR</twDest><twNetDelInfo twAcc="twRouted">1.320</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y32.SR</twDest><twNetDelInfo twAcc="twRouted">1.994</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X137Y55.SR</twDest><twNetDelInfo twAcc="twRouted">2.805</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X115Y11.SR</twDest><twNetDelInfo twAcc="twRouted">0.951</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X126Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.325</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y30.SR</twDest><twNetDelInfo twAcc="twRouted">2.020</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X135Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.211</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X130Y61.SR</twDest><twNetDelInfo twAcc="twRouted">2.203</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y51.SR</twDest><twNetDelInfo twAcc="twRouted">2.645</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X114Y11.SR</twDest><twNetDelInfo twAcc="twRouted">0.951</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X108Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.521</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X135Y45.SR</twDest><twNetDelInfo twAcc="twRouted">3.048</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y57.SR</twDest><twNetDelInfo twAcc="twRouted">2.487</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y55.SR</twDest><twNetDelInfo twAcc="twRouted">2.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y38.SR</twDest><twNetDelInfo twAcc="twRouted">2.191</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X111Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.521</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X126Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.481</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y35.SR</twDest><twNetDelInfo twAcc="twRouted">2.227</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X136Y46.SR</twDest><twNetDelInfo twAcc="twRouted">2.855</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X139Y60.SR</twDest><twNetDelInfo twAcc="twRouted">3.419</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X133Y54.SR</twDest><twNetDelInfo twAcc="twRouted">1.838</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X122Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.738</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X138Y47.SR</twDest><twNetDelInfo twAcc="twRouted">2.472</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X75Y33.SR</twDest><twNetDelInfo twAcc="twRouted">3.103</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X73Y33.SR</twDest><twNetDelInfo twAcc="twRouted">3.103</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X74Y41.SR</twDest><twNetDelInfo twAcc="twRouted">2.289</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X74Y40.SR</twDest><twNetDelInfo twAcc="twRouted">2.917</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X75Y41.SR</twDest><twNetDelInfo twAcc="twRouted">2.289</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X135Y33.SR</twDest><twNetDelInfo twAcc="twRouted">2.067</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X107Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.704</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X126Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.107</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X104Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.638</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X104Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.807</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X105Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.807</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X106Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.637</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X114Y34.YQ</twSrc><twDest>SLICE_X133Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.035</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1afeba88"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.001</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.099</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1</twNet><twDel>1.001</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.099</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X109Y26.YQ</twSrc><twDest>SLICE_X109Y26.BX</twDest><twNetDelInfo twAcc="twRouted">1.001</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b0072c0"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.533</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.567</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2</twNet><twDel>0.533</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.567</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X109Y26.XQ</twSrc><twDest>SLICE_X109Y23.BY</twDest><twNetDelInfo twAcc="twRouted">0.533</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b022310"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.081</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.019</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3</twNet><twDel>1.081</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.019</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X109Y23.YQ</twSrc><twDest>SLICE_X108Y11.F1</twDest><twNetDelInfo twAcc="twRouted">1.081</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X109Y23.YQ</twSrc><twDest>SLICE_X108Y11.G3</twDest><twNetDelInfo twAcc="twRouted">0.707</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1afcd750"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>4.848</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.252</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT</twNet><twDel>4.848</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>1.252</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X38Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.621</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X53Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.821</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X52Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.827</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X32Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.022</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X54Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.325</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X56Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.328</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X56Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.339</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X48Y22.SR</twDest><twNetDelInfo twAcc="twRouted">0.914</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.595</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X51Y23.SR</twDest><twNetDelInfo twAcc="twRouted">0.574</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X13Y0.SR</twDest><twNetDelInfo twAcc="twRouted">4.055</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X12Y0.SR</twDest><twNetDelInfo twAcc="twRouted">4.055</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X43Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.469</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X52Y44.SR</twDest><twNetDelInfo twAcc="twRouted">2.027</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X53Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.831</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X36Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.836</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y28.SR</twDest><twNetDelInfo twAcc="twRouted">0.450</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X56Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.696</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.101</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X47Y48.SR</twDest><twNetDelInfo twAcc="twRouted">2.615</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X46Y3.SR</twDest><twNetDelInfo twAcc="twRouted">1.654</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X53Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.813</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X38Y107.SR</twDest><twNetDelInfo twAcc="twRouted">3.318</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X50Y107.SR</twDest><twNetDelInfo twAcc="twRouted">2.564</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X41Y88.SR</twDest><twNetDelInfo twAcc="twRouted">2.872</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X52Y100.SR</twDest><twNetDelInfo twAcc="twRouted">2.541</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X41Y108.SR</twDest><twNetDelInfo twAcc="twRouted">4.281</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X58Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.329</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X31Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.022</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X30Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.637</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X31Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.637</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X33Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.193</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X33Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.022</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X31Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.990</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y29.SR</twDest><twNetDelInfo twAcc="twRouted">0.633</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X48Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.371</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X52Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.027</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X55Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.530</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X50Y10.SR</twDest><twNetDelInfo twAcc="twRouted">0.927</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X53Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.831</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y70.SR</twDest><twNetDelInfo twAcc="twRouted">2.613</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X55Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.512</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X50Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.566</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X51Y10.SR</twDest><twNetDelInfo twAcc="twRouted">0.927</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X44Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.549</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X57Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.167</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X48Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.362</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X32Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.636</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X37Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.683</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X33Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.989</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X33Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.636</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X51Y9.SR</twDest><twNetDelInfo twAcc="twRouted">0.934</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X51Y8.SR</twDest><twNetDelInfo twAcc="twRouted">0.934</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X36Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.195</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X36Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.609</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X37Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.780</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X36Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.780</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X45Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.471</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X46Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.918</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X47Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.808</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X47Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.562</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.349</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X43Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.285</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X39Y103.SR</twDest><twNetDelInfo twAcc="twRouted">3.694</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X47Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.961</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X51Y106.SR</twDest><twNetDelInfo twAcc="twRouted">2.549</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y23.SR</twDest><twNetDelInfo twAcc="twRouted">0.935</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X40Y89.SR</twDest><twNetDelInfo twAcc="twRouted">3.119</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X51Y94.SR</twDest><twNetDelInfo twAcc="twRouted">2.555</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X47Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.351</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y22.SR</twDest><twNetDelInfo twAcc="twRouted">0.914</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X40Y110.SR</twDest><twNetDelInfo twAcc="twRouted">3.075</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X50Y119.SR</twDest><twNetDelInfo twAcc="twRouted">2.557</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X40Y88.SR</twDest><twNetDelInfo twAcc="twRouted">2.872</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X52Y107.SR</twDest><twNetDelInfo twAcc="twRouted">2.333</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X47Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.710</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X16Y0.SR</twDest><twNetDelInfo twAcc="twRouted">4.147</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X14Y1.SR</twDest><twNetDelInfo twAcc="twRouted">4.505</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X14Y4.SR</twDest><twNetDelInfo twAcc="twRouted">4.153</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X53Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.827</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X56Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.571</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X14Y3.SR</twDest><twNetDelInfo twAcc="twRouted">4.847</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X51Y16.SR</twDest><twNetDelInfo twAcc="twRouted">0.892</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X51Y15.SR</twDest><twNetDelInfo twAcc="twRouted">0.906</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y20.SR</twDest><twNetDelInfo twAcc="twRouted">0.934</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X50Y11.SR</twDest><twNetDelInfo twAcc="twRouted">0.927</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y58.SR</twDest><twNetDelInfo twAcc="twRouted">2.395</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X48Y31.SR</twDest><twNetDelInfo twAcc="twRouted">0.434</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X47Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.002</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X52Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.821</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X54Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.538</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X55Y6.SR</twDest><twNetDelInfo twAcc="twRouted">1.538</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X43Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.561</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X48Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.363</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X37Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.194</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X56Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.921</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X54Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.512</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X53Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.161</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X47Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.363</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X46Y77.SR</twDest><twNetDelInfo twAcc="twRouted">3.346</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X54Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.501</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X42Y9.G1</twDest><twNetDelInfo twAcc="twRouted">1.682</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.362</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X13Y3.SR</twDest><twNetDelInfo twAcc="twRouted">4.848</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X59Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.169</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X36Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.194</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X46Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.363</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.493</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X59Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.596</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X50Y12.SR</twDest><twNetDelInfo twAcc="twRouted">0.918</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X50Y15.SR</twDest><twNetDelInfo twAcc="twRouted">0.906</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y100.SR</twDest><twNetDelInfo twAcc="twRouted">2.757</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.713</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X52Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.827</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.714</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X50Y14.SR</twDest><twNetDelInfo twAcc="twRouted">0.906</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X56Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.512</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X59Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.288</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X56Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.282</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X47Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.746</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X43Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.744</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X41Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.746</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X49Y6.SR</twDest><twNetDelInfo twAcc="twRouted">1.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X52Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.813</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X45Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.914</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X45Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.563</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X45Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.001</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X45Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.743</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X44Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.916</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X17Y1.SR</twDest><twNetDelInfo twAcc="twRouted">4.457</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X16Y1.SR</twDest><twNetDelInfo twAcc="twRouted">4.457</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X15Y1.SR</twDest><twNetDelInfo twAcc="twRouted">4.505</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X15Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.966</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X14Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.966</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X50Y30.YQ</twSrc><twDest>SLICE_X32Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.192</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1afeb038"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>5.257</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.843</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT</twNet><twDel>5.257</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>0.843</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X46Y57.SR</twDest><twNetDelInfo twAcc="twRouted">2.343</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X93Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.317</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X92Y28.SR</twDest><twNetDelInfo twAcc="twRouted">1.139</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X52Y54.SR</twDest><twNetDelInfo twAcc="twRouted">1.943</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.750</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X53Y55.SR</twDest><twNetDelInfo twAcc="twRouted">2.723</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X69Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.841</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X103Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.112</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X98Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.722</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X103Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.775</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X93Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.888</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X56Y61.SR</twDest><twNetDelInfo twAcc="twRouted">2.295</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X97Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.101</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X56Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.198</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X92Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.142</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X58Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.225</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X107Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.513</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X99Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.701</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X106Y21.SR</twDest><twNetDelInfo twAcc="twRouted">3.151</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X111Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.895</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X99Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.699</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X106Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.979</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X108Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.510</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X98Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.541</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X106Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.513</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X108Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.516</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X109Y20.SR</twDest><twNetDelInfo twAcc="twRouted">3.337</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X106Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.861</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X110Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.547</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X108Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.864</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X109Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.510</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X47Y56.SR</twDest><twNetDelInfo twAcc="twRouted">2.865</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X97Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.505</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X54Y65.SR</twDest><twNetDelInfo twAcc="twRouted">2.456</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X56Y67.SR</twDest><twNetDelInfo twAcc="twRouted">2.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X55Y65.SR</twDest><twNetDelInfo twAcc="twRouted">2.456</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X54Y2.G2</twDest><twNetDelInfo twAcc="twRouted">2.473</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X107Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.884</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X126Y1.SR</twDest><twNetDelInfo twAcc="twRouted">5.257</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X126Y0.SR</twDest><twNetDelInfo twAcc="twRouted">5.216</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X127Y1.SR</twDest><twNetDelInfo twAcc="twRouted">5.257</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X126Y3.SR</twDest><twNetDelInfo twAcc="twRouted">5.217</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X88Y20.G2</twDest><twNetDelInfo twAcc="twRouted">2.192</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X74Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.087</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X65Y6.SR</twDest><twNetDelInfo twAcc="twRouted">1.849</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X99Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.722</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X89Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.563</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X83Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.636</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.483</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X82Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.938</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X64Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.860</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X102Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.309</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X102Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.919</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X59Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.225</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X96Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.937</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.672</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y31.SR</twDest><twNetDelInfo twAcc="twRouted">1.304</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y32.SR</twDest><twNetDelInfo twAcc="twRouted">1.532</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y33.SR</twDest><twNetDelInfo twAcc="twRouted">0.936</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.285</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y35.SR</twDest><twNetDelInfo twAcc="twRouted">1.282</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y36.SR</twDest><twNetDelInfo twAcc="twRouted">1.704</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y37.SR</twDest><twNetDelInfo twAcc="twRouted">1.286</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X59Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.174</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.920</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X95Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.100</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X59Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.543</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X58Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.543</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.904</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X107Y21.SR</twDest><twNetDelInfo twAcc="twRouted">3.151</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X69Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.246</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X70Y2.SR</twDest><twNetDelInfo twAcc="twRouted">1.721</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X69Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.249</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X68Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.249</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X70Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.747</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X57Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.584</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X56Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.584</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X93Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.296</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X92Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.538</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X56Y62.SR</twDest><twNetDelInfo twAcc="twRouted">2.656</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X52Y55.SR</twDest><twNetDelInfo twAcc="twRouted">2.723</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X54Y55.SR</twDest><twNetDelInfo twAcc="twRouted">2.698</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X64Y48.SR</twDest><twNetDelInfo twAcc="twRouted">1.697</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X97Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.700</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X98Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.873</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X64Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.053</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X75Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.087</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X95Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.750</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X93Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.104</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X89Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X93Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.530</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X68Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.841</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X60Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.185</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X102Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.930</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X98Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.701</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X99Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.873</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X95Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.672</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X65Y4.SR</twDest><twNetDelInfo twAcc="twRouted">1.677</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X77Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.667</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X93Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.315</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X107Y20.SR</twDest><twNetDelInfo twAcc="twRouted">3.338</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X99Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.939</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X93Y26.SR</twDest><twNetDelInfo twAcc="twRouted">1.309</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X76Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.828</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X93Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.097</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X55Y64.SR</twDest><twNetDelInfo twAcc="twRouted">3.002</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X54Y64.SR</twDest><twNetDelInfo twAcc="twRouted">3.002</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X57Y64.SR</twDest><twNetDelInfo twAcc="twRouted">3.005</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X56Y64.SR</twDest><twNetDelInfo twAcc="twRouted">3.005</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X56Y65.SR</twDest><twNetDelInfo twAcc="twRouted">2.458</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X94Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.887</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X65Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.860</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X75Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X59Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.062</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X57Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.584</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X56Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.038</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X64Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.407</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X76Y34.YQ</twSrc><twDest>SLICE_X65Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.238</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b006870"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.571</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1</twNet><twDel>0.529</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.571</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X57Y1.YQ</twSrc><twDest>SLICE_X57Y1.BX</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b0218c0"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.763</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.337</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2</twNet><twDel>0.763</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.337</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X57Y1.XQ</twSrc><twDest>SLICE_X56Y1.BY</twDest><twNetDelInfo twAcc="twRouted">0.763</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b037578"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.256</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.844</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3</twNet><twDel>0.256</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.844</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X56Y1.YQ</twSrc><twDest>SLICE_X56Y2.F4</twDest><twNetDelInfo twAcc="twRouted">0.256</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X56Y1.YQ</twSrc><twDest>SLICE_X56Y2.G4</twDest><twNetDelInfo twAcc="twRouted">0.248</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1afea5e8"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>4.582</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.518</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT</twNet><twDel>4.582</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>1.518</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X54Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.996</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y22.SR</twDest><twNetDelInfo twAcc="twRouted">0.755</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X74Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.156</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X34Y13.SR</twDest><twNetDelInfo twAcc="twRouted">3.637</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X69Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.949</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X68Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.828</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X68Y27.SR</twDest><twNetDelInfo twAcc="twRouted">0.792</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y19.SR</twDest><twNetDelInfo twAcc="twRouted">0.769</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X74Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.799</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y27.SR</twDest><twNetDelInfo twAcc="twRouted">0.744</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X47Y1.SR</twDest><twNetDelInfo twAcc="twRouted">3.154</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X49Y1.SR</twDest><twNetDelInfo twAcc="twRouted">3.153</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X62Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.763</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X76Y38.SR</twDest><twNetDelInfo twAcc="twRouted">1.072</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.824</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X54Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.349</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X73Y27.SR</twDest><twNetDelInfo twAcc="twRouted">0.744</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X66Y29.SR</twDest><twNetDelInfo twAcc="twRouted">1.138</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y17.SR</twDest><twNetDelInfo twAcc="twRouted">0.774</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X79Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.432</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X64Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.554</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y27.SR</twDest><twNetDelInfo twAcc="twRouted">0.749</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X67Y42.SR</twDest><twNetDelInfo twAcc="twRouted">1.590</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X83Y52.SR</twDest><twNetDelInfo twAcc="twRouted">2.271</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X82Y42.SR</twDest><twNetDelInfo twAcc="twRouted">1.491</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X64Y46.SR</twDest><twNetDelInfo twAcc="twRouted">1.550</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X89Y41.SR</twDest><twNetDelInfo twAcc="twRouted">1.489</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X68Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.087</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X32Y6.SR</twDest><twNetDelInfo twAcc="twRouted">3.422</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X32Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.283</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X35Y13.SR</twDest><twNetDelInfo twAcc="twRouted">3.637</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X39Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.598</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X33Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.628</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X34Y5.SR</twDest><twNetDelInfo twAcc="twRouted">4.055</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X73Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.798</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.135</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X76Y39.SR</twDest><twNetDelInfo twAcc="twRouted">1.122</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y28.SR</twDest><twNetDelInfo twAcc="twRouted">0.651</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X69Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.176</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.798</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X78Y42.SR</twDest><twNetDelInfo twAcc="twRouted">1.487</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y31.SR</twDest><twNetDelInfo twAcc="twRouted">1.150</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X73Y29.SR</twDest><twNetDelInfo twAcc="twRouted">0.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y23.SR</twDest><twNetDelInfo twAcc="twRouted">0.941</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X66Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.950</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X69Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.087</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X68Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.170</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X35Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.631</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X47Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.766</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X44Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.767</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X32Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.628</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y23.SR</twDest><twNetDelInfo twAcc="twRouted">0.755</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y23.SR</twDest><twNetDelInfo twAcc="twRouted">0.941</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X48Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.581</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X46Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.345</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X45Y8.SR</twDest><twNetDelInfo twAcc="twRouted">3.896</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X46Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.936</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X62Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.744</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X65Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.531</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.321</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X63Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.925</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.198</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X64Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.963</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X66Y43.SR</twDest><twNetDelInfo twAcc="twRouted">0.996</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X69Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.204</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X82Y48.SR</twDest><twNetDelInfo twAcc="twRouted">2.074</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X65Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.531</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X83Y42.SR</twDest><twNetDelInfo twAcc="twRouted">1.491</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X65Y46.SR</twDest><twNetDelInfo twAcc="twRouted">1.550</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X68Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.204</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X75Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.348</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X67Y48.SR</twDest><twNetDelInfo twAcc="twRouted">1.922</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X82Y53.SR</twDest><twNetDelInfo twAcc="twRouted">2.434</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X83Y45.SR</twDest><twNetDelInfo twAcc="twRouted">1.651</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X65Y53.SR</twDest><twNetDelInfo twAcc="twRouted">2.113</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X67Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.530</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X49Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.798</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X46Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.799</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X38Y1.SR</twDest><twNetDelInfo twAcc="twRouted">4.237</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.923</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X66Y31.SR</twDest><twNetDelInfo twAcc="twRouted">0.535</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X39Y1.SR</twDest><twNetDelInfo twAcc="twRouted">4.237</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y29.SR</twDest><twNetDelInfo twAcc="twRouted">1.188</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y28.SR</twDest><twNetDelInfo twAcc="twRouted">0.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y20.SR</twDest><twNetDelInfo twAcc="twRouted">0.763</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.150</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X78Y35.SR</twDest><twNetDelInfo twAcc="twRouted">0.954</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X69Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.170</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X67Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.177</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y22.SR</twDest><twNetDelInfo twAcc="twRouted">0.983</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X69Y29.SR</twDest><twNetDelInfo twAcc="twRouted">1.181</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X69Y24.SR</twDest><twNetDelInfo twAcc="twRouted">0.969</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X55Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.349</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.339</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X47Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.345</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X69Y31.SR</twDest><twNetDelInfo twAcc="twRouted">0.534</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.562</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X79Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.355</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X68Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.176</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X79Y37.SR</twDest><twNetDelInfo twAcc="twRouted">1.441</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X73Y28.SR</twDest><twNetDelInfo twAcc="twRouted">0.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X63Y9.G4</twDest><twNetDelInfo twAcc="twRouted">1.808</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.339</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X49Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.144</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X66Y28.SR</twDest><twNetDelInfo twAcc="twRouted">1.156</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X54Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.962</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X68Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.334</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.198</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X68Y28.SR</twDest><twNetDelInfo twAcc="twRouted">0.654</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.754</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y24.SR</twDest><twNetDelInfo twAcc="twRouted">0.754</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X88Y52.SR</twDest><twNetDelInfo twAcc="twRouted">2.684</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.135</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X73Y24.SR</twDest><twNetDelInfo twAcc="twRouted">0.754</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.321</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X74Y22.SR</twDest><twNetDelInfo twAcc="twRouted">0.942</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X72Y29.SR</twDest><twNetDelInfo twAcc="twRouted">0.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X67Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.083</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X66Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.083</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X63Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.747</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X62Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.908</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X54Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.347</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.150</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y28.SR</twDest><twNetDelInfo twAcc="twRouted">0.651</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X73Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.084</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.296</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X70Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.978</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.357</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X71Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.680</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X48Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.798</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X48Y1.SR</twDest><twNetDelInfo twAcc="twRouted">3.153</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X46Y1.SR</twDest><twNetDelInfo twAcc="twRouted">3.154</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X38Y2.SR</twDest><twNetDelInfo twAcc="twRouted">4.582</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X39Y2.SR</twDest><twNetDelInfo twAcc="twRouted">4.582</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X72Y30.YQ</twSrc><twDest>SLICE_X39Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.431</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b005e20"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>3.226</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.874</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT</twNet><twDel>3.226</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>2.874</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X68Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.907</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X108Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.296</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X110Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.803</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X66Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.298</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X120Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.617</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X67Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.879</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X94Y12.SR</twDest><twNetDelInfo twAcc="twRouted">0.875</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X108Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.648</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X133Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.202</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X135Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.562</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X125Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.191</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X78Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.682</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X125Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.090</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X84Y4.SR</twDest><twNetDelInfo twAcc="twRouted">1.532</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X122Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.747</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X84Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.562</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X139Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.823</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X133Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.197</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X135Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.441</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X136Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.833</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X132Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.197</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X135Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.701</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X136Y23.SR</twDest><twNetDelInfo twAcc="twRouted">3.092</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X136Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.822</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X139Y29.SR</twDest><twNetDelInfo twAcc="twRouted">3.052</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X138Y26.SR</twDest><twNetDelInfo twAcc="twRouted">3.051</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X137Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.833</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X139Y26.SR</twDest><twNetDelInfo twAcc="twRouted">3.051</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X132Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.933</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X135Y20.SR</twDest><twNetDelInfo twAcc="twRouted">3.145</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X132Y21.SR</twDest><twNetDelInfo twAcc="twRouted">3.045</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X69Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.907</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X123Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.139</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X89Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.110</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X88Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.110</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X87Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.207</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X120Y3.G1</twDest><twNetDelInfo twAcc="twRouted">2.973</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X114Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.029</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X115Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.873</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X114Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.665</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X123Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.830</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X125Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.478</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X123Y18.G2</twDest><twNetDelInfo twAcc="twRouted">3.062</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X109Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.484</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X84Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.558</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X132Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.348</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X133Y50.SR</twDest><twNetDelInfo twAcc="twRouted">2.058</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X133Y57.SR</twDest><twNetDelInfo twAcc="twRouted">2.223</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X129Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.364</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X126Y44.SR</twDest><twNetDelInfo twAcc="twRouted">2.710</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X85Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.562</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X133Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.561</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X134Y23.SR</twDest><twNetDelInfo twAcc="twRouted">3.055</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X78Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.704</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X120Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.454</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X115Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.029</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X115Y3.SR</twDest><twNetDelInfo twAcc="twRouted">3.226</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X115Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.838</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X115Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.887</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X115Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.848</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X115Y7.SR</twDest><twNetDelInfo twAcc="twRouted">3.028</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X115Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.665</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X115Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.443</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X78Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.110</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X123Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.787</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X128Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.195</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X85Y4.SR</twDest><twNetDelInfo twAcc="twRouted">1.532</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X86Y4.SR</twDest><twNetDelInfo twAcc="twRouted">1.721</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X128Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.859</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X135Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.493</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X95Y12.SR</twDest><twNetDelInfo twAcc="twRouted">0.875</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X95Y11.SR</twDest><twNetDelInfo twAcc="twRouted">0.890</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X99Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.690</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X98Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.505</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X95Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.660</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X88Y3.SR</twDest><twNetDelInfo twAcc="twRouted">1.336</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X88Y2.SR</twDest><twNetDelInfo twAcc="twRouted">1.672</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X109Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.648</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X122Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.138</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X78Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.050</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X66Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.852</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X67Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.660</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X98Y53.SR</twDest><twNetDelInfo twAcc="twRouted">1.532</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X121Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.450</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X134Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.653</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X93Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.500</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X98Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.533</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X120Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.450</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X120Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.298</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X124Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.518</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X125Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.518</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X92Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.690</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X84Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.562</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X134Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.562</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X133Y33.SR</twDest><twNetDelInfo twAcc="twRouted">2.566</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X134Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.558</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X114Y3.SR</twDest><twNetDelInfo twAcc="twRouted">3.226</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X79Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.068</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X114Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.083</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X108Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X134Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.441</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X132Y33.SR</twDest><twNetDelInfo twAcc="twRouted">2.566</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X121Y26.SR</twDest><twNetDelInfo twAcc="twRouted">1.940</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X109Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.297</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X124Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.090</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X86Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.753</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X87Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.753</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X88Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X89Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.974</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X86Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.207</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X120Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.664</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X85Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.558</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X99Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.533</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X79Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.110</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X78Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.134</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X79Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.134</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X79Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.432</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X95Y29.YQ</twSrc><twDest>SLICE_X127Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.648</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b020e70"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.571</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1</twNet><twDel>0.529</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.571</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X88Y3.YQ</twSrc><twDest>SLICE_X88Y3.BX</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b036b28"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.795</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.305</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2</twNet><twDel>0.795</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.305</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X88Y3.XQ</twSrc><twDest>SLICE_X88Y2.BY</twDest><twNetDelInfo twAcc="twRouted">0.795</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b0520e8"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.532</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.568</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3</twNet><twDel>0.532</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.568</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X88Y2.YQ</twSrc><twDest>SLICE_X84Y4.F2</twDest><twNetDelInfo twAcc="twRouted">0.532</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X88Y2.YQ</twSrc><twDest>SLICE_X84Y4.G2</twDest><twNetDelInfo twAcc="twRouted">0.513</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b005350"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>5.073</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.027</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT</twNet><twDel>5.073</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>1.027</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X39Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.033</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X56Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.220</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X56Y28.SR</twDest><twNetDelInfo twAcc="twRouted">1.267</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X31Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.765</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X60Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.200</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X65Y21.SR</twDest><twNetDelInfo twAcc="twRouted">0.636</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X65Y20.SR</twDest><twNetDelInfo twAcc="twRouted">0.636</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X62Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.706</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X60Y32.SR</twDest><twNetDelInfo twAcc="twRouted">0.920</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X56Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.209</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X21Y13.SR</twDest><twNetDelInfo twAcc="twRouted">3.205</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X20Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.871</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X45Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.995</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X65Y40.SR</twDest><twNetDelInfo twAcc="twRouted">0.884</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.889</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X39Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.789</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X60Y35.SR</twDest><twNetDelInfo twAcc="twRouted">0.909</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X66Y27.SR</twDest><twNetDelInfo twAcc="twRouted">0.534</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X62Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.065</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X53Y36.SR</twDest><twNetDelInfo twAcc="twRouted">1.267</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X52Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X62Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.211</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X56Y45.SR</twDest><twNetDelInfo twAcc="twRouted">1.638</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X47Y55.SR</twDest><twNetDelInfo twAcc="twRouted">2.794</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y60.SR</twDest><twNetDelInfo twAcc="twRouted">2.579</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X47Y75.SR</twDest><twNetDelInfo twAcc="twRouted">3.124</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X60Y71.SR</twDest><twNetDelInfo twAcc="twRouted">3.225</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X66Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.674</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X21Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.421</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X24Y6.SR</twDest><twNetDelInfo twAcc="twRouted">3.061</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X31Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.390</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X25Y7.SR</twDest><twNetDelInfo twAcc="twRouted">3.782</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X24Y9.SR</twDest><twNetDelInfo twAcc="twRouted">3.182</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X25Y6.SR</twDest><twNetDelInfo twAcc="twRouted">3.061</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X60Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.383</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X64Y42.SR</twDest><twNetDelInfo twAcc="twRouted">1.258</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X63Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.211</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X54Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.209</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X56Y53.SR</twDest><twNetDelInfo twAcc="twRouted">2.443</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X65Y28.SR</twDest><twNetDelInfo twAcc="twRouted">0.880</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.382</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.201</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X51Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.829</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X65Y24.SR</twDest><twNetDelInfo twAcc="twRouted">0.619</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X55Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.221</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X30Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.765</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X31Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.409</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X33Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.775</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X31Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.776</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X61Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.377</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.377</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X33Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.390</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X32Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.597</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X32Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.390</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X32Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.770</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X49Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.841</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X48Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.841</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X54Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.392</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X50Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.362</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X51Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.658</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X49Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.012</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y44.SR</twDest><twNetDelInfo twAcc="twRouted">2.402</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X53Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X47Y49.SR</twDest><twNetDelInfo twAcc="twRouted">2.786</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X51Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.828</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y61.SR</twDest><twNetDelInfo twAcc="twRouted">2.579</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X47Y70.SR</twDest><twNetDelInfo twAcc="twRouted">3.307</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X52Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.797</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X60Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.889</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y52.SR</twDest><twNetDelInfo twAcc="twRouted">2.443</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X45Y57.SR</twDest><twNetDelInfo twAcc="twRouted">3.137</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y66.SR</twDest><twNetDelInfo twAcc="twRouted">2.555</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X47Y78.SR</twDest><twNetDelInfo twAcc="twRouted">3.895</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X52Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.627</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X20Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.031</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X21Y17.SR</twDest><twNetDelInfo twAcc="twRouted">3.560</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X6Y11.SR</twDest><twNetDelInfo twAcc="twRouted">4.370</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.379</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X64Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.673</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X7Y10.SR</twDest><twNetDelInfo twAcc="twRouted">5.073</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X59Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.889</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X59Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.036</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.519</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X59Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.383</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X61Y57.SR</twDest><twNetDelInfo twAcc="twRouted">3.132</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X54Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.565</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X54Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.799</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X61Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.210</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X64Y23.SR</twDest><twNetDelInfo twAcc="twRouted">0.628</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X61Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.034</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X47Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.788</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.244</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X33Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.408</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X65Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.619</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X64Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.619</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X59Y32.SR</twDest><twNetDelInfo twAcc="twRouted">0.918</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X54Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.629</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X55Y56.SR</twDest><twNetDelInfo twAcc="twRouted">2.637</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.382</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X45Y10.G4</twDest><twNetDelInfo twAcc="twRouted">1.827</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X59Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.201</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X20Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.540</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X66Y24.SR</twDest><twNetDelInfo twAcc="twRouted">0.903</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X39Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.221</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X53Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.797</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X63Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.424</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X67Y25.SR</twDest><twNetDelInfo twAcc="twRouted">0.664</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.209</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.220</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y90.SR</twDest><twNetDelInfo twAcc="twRouted">2.723</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.817</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X57Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.380</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X63Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.405</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X58Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.046</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X56Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.380</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X64Y27.SR</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X67Y27.SR</twDest><twNetDelInfo twAcc="twRouted">0.534</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X51Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.002</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X44Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.995</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X38Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.789</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X59Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.420</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X65Y23.SR</twDest><twNetDelInfo twAcc="twRouted">0.628</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X69Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.445</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X69Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.238</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X69Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.827</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X69Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.611</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X69Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X20Y15.SR</twDest><twNetDelInfo twAcc="twRouted">3.547</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X21Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.031</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X21Y15.SR</twDest><twNetDelInfo twAcc="twRouted">3.547</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X7Y11.SR</twDest><twNetDelInfo twAcc="twRouted">4.370</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X6Y10.SR</twDest><twNetDelInfo twAcc="twRouted">5.073</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X65Y29.YQ</twSrc><twDest>SLICE_X30Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.776</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b020420"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>4.194</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.906</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT</twNet><twDel>4.194</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>1.906</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X71Y0.SR</twDest><twNetDelInfo twAcc="twRouted">1.681</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X121Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.203</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X119Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.200</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X67Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.759</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X105Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.677</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X67Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.197</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X60Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.515</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X135Y6.SR</twDest><twNetDelInfo twAcc="twRouted">3.627</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X105Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.659</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X111Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.503</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X106Y31.SR</twDest><twNetDelInfo twAcc="twRouted">1.649</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X58Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.157</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X107Y31.SR</twDest><twNetDelInfo twAcc="twRouted">1.649</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X43Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.675</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X100Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.889</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X49Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.046</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X116Y26.SR</twDest><twNetDelInfo twAcc="twRouted">1.603</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X113Y33.SR</twDest><twNetDelInfo twAcc="twRouted">1.576</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X114Y31.SR</twDest><twNetDelInfo twAcc="twRouted">1.982</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X115Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.791</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X113Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.328</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X110Y33.SR</twDest><twNetDelInfo twAcc="twRouted">1.505</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X113Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.385</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X114Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.963</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X116Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.170</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X118Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.548</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X119Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.965</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X116Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.575</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X112Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.385</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X114Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.732</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X113Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X71Y1.SR</twDest><twNetDelInfo twAcc="twRouted">1.439</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X106Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.394</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X61Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.216</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X59Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.506</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X61Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.509</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X130Y8.G2</twDest><twNetDelInfo twAcc="twRouted">3.696</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X135Y1.SR</twDest><twNetDelInfo twAcc="twRouted">4.105</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X135Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.793</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X137Y3.SR</twDest><twNetDelInfo twAcc="twRouted">4.194</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X137Y2.SR</twDest><twNetDelInfo twAcc="twRouted">4.014</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X130Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.794</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X111Y9.G4</twDest><twNetDelInfo twAcc="twRouted">2.083</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X67Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.144</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X48Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.518</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X107Y28.SR</twDest><twNetDelInfo twAcc="twRouted">1.071</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X100Y69.SR</twDest><twNetDelInfo twAcc="twRouted">2.422</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X101Y70.SR</twDest><twNetDelInfo twAcc="twRouted">3.025</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X101Y75.SR</twDest><twNetDelInfo twAcc="twRouted">3.000</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X100Y75.SR</twDest><twNetDelInfo twAcc="twRouted">3.000</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X49Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.871</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X109Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.847</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X109Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.192</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X43Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.230</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X104Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.677</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X117Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.981</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X117Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X117Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.182</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X117Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.747</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X117Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.822</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X117Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.575</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X117Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.962</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X117Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.549</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X40Y3.SR</twDest><twNetDelInfo twAcc="twRouted">3.049</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X107Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.475</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X105Y60.SR</twDest><twNetDelInfo twAcc="twRouted">2.236</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X40Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.675</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X45Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.675</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X111Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.894</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X115Y26.SR</twDest><twNetDelInfo twAcc="twRouted">1.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X61Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.519</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X59Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.217</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X58Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.217</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X61Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.506</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X61Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.217</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X44Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.662</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X44Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.675</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X121Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.935</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X108Y26.SR</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X60Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.161</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X66Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.759</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X67Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.056</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X86Y53.SR</twDest><twNetDelInfo twAcc="twRouted">1.364</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X105Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.241</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X114Y26.SR</twDest><twNetDelInfo twAcc="twRouted">1.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X60Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.157</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X61Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.157</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X104Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.241</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X107Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.680</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X100Y41.SR</twDest><twNetDelInfo twAcc="twRouted">1.428</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X107Y33.SR</twDest><twNetDelInfo twAcc="twRouted">1.688</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X61Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.515</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X42Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.230</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X111Y31.SR</twDest><twNetDelInfo twAcc="twRouted">1.997</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X112Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.328</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X115Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.170</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X115Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.746</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X42Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.018</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X70Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.736</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X120Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.935</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X115Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.935</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X112Y33.SR</twDest><twNetDelInfo twAcc="twRouted">1.576</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X105Y33.SR</twDest><twNetDelInfo twAcc="twRouted">1.689</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X70Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.564</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X107Y30.SR</twDest><twNetDelInfo twAcc="twRouted">1.687</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X60Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.509</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X58Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.506</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X60Y0.SR</twDest><twNetDelInfo twAcc="twRouted">1.871</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X61Y0.SR</twDest><twNetDelInfo twAcc="twRouted">1.871</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X62Y0.SR</twDest><twNetDelInfo twAcc="twRouted">1.870</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X101Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.157</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X48Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.046</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X60Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.217</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X41Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.019</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X42Y3.SR</twDest><twNetDelInfo twAcc="twRouted">3.023</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X43Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.018</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X43Y3.SR</twDest><twNetDelInfo twAcc="twRouted">3.023</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X86Y28.YQ</twSrc><twDest>SLICE_X118Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.540</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b036030"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.527</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.573</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1</twNet><twDel>0.527</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.573</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X44Y1.YQ</twSrc><twDest>SLICE_X44Y1.BX</twDest><twNetDelInfo twAcc="twRouted">0.527</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b0511b8"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.530</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.570</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2</twNet><twDel>0.530</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.570</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X44Y1.XQ</twSrc><twDest>SLICE_X44Y0.BY</twDest><twNetDelInfo twAcc="twRouted">0.530</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1b05c000"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.354</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.746</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3</twNet><twDel>0.354</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.746</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X44Y0.YQ</twSrc><twDest>SLICE_X43Y1.F1</twDest><twNetDelInfo twAcc="twRouted">0.354</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X44Y0.YQ</twSrc><twDest>SLICE_X43Y1.G1</twDest><twNetDelInfo twAcc="twRouted">0.340</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0x1a2c6be8"><twConstName UCFConstName="TIMESPEC &quot;TS_rgmii_falling_to_rising&quot; = FROM &quot;rgmii_falling&quot; TO &quot;rgmii_rising&quot; 3200 ps;">TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP &quot;rgmii_falling&quot; TO TIMEGRP         &quot;rgmii_rising&quot; 3.2 ns;</twConstName><twItemCnt>20</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.396</twMaxDel><twMinPer>2.792</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.804</twSlack><twSrc BELType="FF">rgmii_1_io/rgmii_rxd_reg_5</twSrc><twDest BELType="FF">rgmii_1_io/gmii_rxd_reg_5</twDest><twTotPathDel>1.395</twTotPathDel><twClkSkew dest = "-0.063" src = "-0.062">0.001</twClkSkew><twDelConst>3.200</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>rgmii_1_io/rgmii_rxd_reg_5</twSrc><twDest BELType='FF'>rgmii_1_io/gmii_rxd_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y1.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">rx_rgmii_1_clk_int</twSrcClk><twPathDel><twSite>SLICE_X11Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>rgmii_1_io/rgmii_rxd_reg&lt;5&gt;</twComp><twBEL>rgmii_1_io/rgmii_rxd_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rgmii_1_io/rgmii_rxd_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>rgmii_1_io/gmii_rxd_reg&lt;5&gt;</twComp><twBEL>rgmii_1_io/gmii_rxd_reg_5</twBEL></twPathDel><twLogDel>0.578</twLogDel><twRouteDel>0.817</twRouteDel><twTotDel>1.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_1_clk_int</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.809</twSlack><twSrc BELType="FF">rgmii_2_io/rgmii_rx_ctl_reg</twSrc><twDest BELType="FF">rgmii_2_io/gmii_rx_er_reg</twDest><twTotPathDel>1.391</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.200</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>rgmii_2_io/rgmii_rx_ctl_reg</twSrc><twDest BELType='FF'>rgmii_2_io/gmii_rx_er_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y0.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">rx_rgmii_2_clk_int</twSrcClk><twPathDel><twSite>SLICE_X36Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>rgmii_2_io/rgmii_rx_ctl_reg</twComp><twBEL>rgmii_2_io/rgmii_rx_ctl_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>rgmii_2_io/rgmii_rx_ctl_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>rgmii_2_io/gmii_rx_er_reg</twComp><twBEL>rgmii_2_io/Mxor_gmii_rx_er_reg_xor0000_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.DY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_2_io/gmii_rx_er_reg_xor0000</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.CLK</twSite><twDelType>Tdyck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_2_io/gmii_rx_er_reg</twComp><twBEL>rgmii_2_io/gmii_rx_er_reg</twBEL></twPathDel><twLogDel>0.645</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>1.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_2_clk_int</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.824</twSlack><twSrc BELType="FF">rgmii_0_io/rgmii_rx_ctl_reg</twSrc><twDest BELType="FF">rgmii_0_io/gmii_rx_er_reg</twDest><twTotPathDel>1.344</twTotPathDel><twClkSkew dest = "-0.068" src = "-0.036">0.032</twClkSkew><twDelConst>3.200</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>rgmii_0_io/rgmii_rx_ctl_reg</twSrc><twDest BELType='FF'>rgmii_0_io/gmii_rx_er_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">rx_rgmii_0_clk_int</twSrcClk><twPathDel><twSite>SLICE_X21Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>rgmii_0_io/rgmii_rx_ctl_reg</twComp><twBEL>rgmii_0_io/rgmii_rx_ctl_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>rgmii_0_io/rgmii_rx_ctl_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>rgmii_0_io/gmii_rx_er_reg</twComp><twBEL>rgmii_0_io/Mxor_gmii_rx_er_reg_xor0000_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.DY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_0_io/gmii_rx_er_reg_xor0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.CLK</twSite><twDelType>Tdyck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_0_io/gmii_rx_er_reg</twComp><twBEL>rgmii_0_io/gmii_rx_er_reg</twBEL></twPathDel><twLogDel>0.645</twLogDel><twRouteDel>0.699</twRouteDel><twTotDel>1.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_0_clk_int</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x1abfc508"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_clk&quot;             = PERIOD &quot;rx_clock&quot; 8000 ps HIGH 50 %;">TS_rx_clk = PERIOD TIMEGRP &quot;rx_clock&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>32172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>3876</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.840</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i</twSrc><twDest BELType="RAM">nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A</twDest><twTotPathDel>7.618</twTotPathDel><twClkSkew dest = "-0.476" src = "-0.254">0.222</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i</twSrc><twDest BELType='RAM'>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X88Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_rgmii_1_clk_int</twSrcClk><twPathDel><twSite>SLICE_X88Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_almost_full</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_almost_full</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or0000</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y50.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en53</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;3&gt;</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X5Y7.WEA</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.501</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X5Y7.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A</twBEL></twPathDel><twLogDel>1.774</twLogDel><twRouteDel>5.844</twRouteDel><twTotDel>7.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_1_clk_int</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.250</twSlack><twSrc BELType="FF">nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i</twSrc><twDest BELType="FF">nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12</twDest><twTotPathDel>7.750</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i</twSrc><twDest BELType='FF'>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_rgmii_0_clk_int</twSrcClk><twPathDel><twSite>SLICE_X37Y110.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_almost_full</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y104.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_almost_full</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y104.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_or0000</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y107.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y107.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_wr_en53</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y110.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y110.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;3&gt;</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y124.CE</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.545</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y124.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_wr_pntr_plus2_w&lt;12&gt;</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>6.038</twRouteDel><twTotDel>7.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_0_clk_int</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i</twSrc><twDest BELType="RAM">nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A</twDest><twTotPathDel>7.466</twTotPathDel><twClkSkew dest = "-0.486" src = "-0.254">0.232</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i</twSrc><twDest BELType='RAM'>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X88Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_rgmii_1_clk_int</twSrcClk><twPathDel><twSite>SLICE_X88Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_almost_full</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_almost_full</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or0000</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y50.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en53</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;3&gt;</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X5Y8.WEA</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.349</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X5Y8.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram</twComp><twBEL>nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A</twBEL></twPathDel><twLogDel>1.774</twLogDel><twRouteDel>5.692</twRouteDel><twTotDel>7.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_1_clk_int</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x1abfc6a0"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_clk_gmii&quot;      = PERIOD &quot;tx_clock_gmii&quot; 8000 ps HIGH 50 %;">TS_tx_clk_gmii = PERIOD TIMEGRP &quot;tx_clock_gmii&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>22592</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>3704</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.432</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.568</twSlack><twSrc BELType="RAM">nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A</twSrc><twDest BELType="RAM">nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A</twDest><twTotPathDel>7.428</twTotPathDel><twClkSkew dest = "-0.313" src = "-0.309">0.004</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A</twSrc><twDest BELType='RAM'>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X5Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_rgmii_clk_int</twSrcClk><twPathDel><twSite>RAMB16_X5Y4.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/eop</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/N149</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>nf2_core/N149</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y22.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en2</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_empty</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X5Y5.ENA</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.744</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X5Y5.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A</twBEL></twPathDel><twLogDel>2.751</twLogDel><twRouteDel>4.677</twRouteDel><twTotDel>7.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_rgmii_clk_int</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.691</twSlack><twSrc BELType="RAM">nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A</twSrc><twDest BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4</twDest><twTotPathDel>7.309</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A</twSrc><twDest BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X5Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_rgmii_clk_int</twSrcClk><twPathDel><twSite>RAMB16_X5Y4.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y24.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/eop</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or00004_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y24.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or00004_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or00004</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/pkt_sent_txclk</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting&lt;0&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y11.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_mux0000&lt;4&gt;47</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_mux0000&lt;4&gt;47_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_mux0000&lt;4&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting&lt;4&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4</twBEL></twPathDel><twLogDel>3.285</twLogDel><twRouteDel>4.024</twRouteDel><twTotDel>7.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_rgmii_clk_int</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.795</twSlack><twSrc BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0</twSrc><twDest BELType="RAM">nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A</twDest><twTotPathDel>7.176</twTotPathDel><twClkSkew dest = "-0.313" src = "-0.284">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0</twSrc><twDest BELType='RAM'>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X70Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_rgmii_clk_int</twSrcClk><twPathDel><twSite>SLICE_X70Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting&lt;0&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y11.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In32</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In32</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In32</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_ld_and0000</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In318</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_ld_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en2</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_empty</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X5Y5.ENA</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.744</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X5Y5.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A</twBEL></twPathDel><twLogDel>1.699</twLogDel><twRouteDel>5.477</twRouteDel><twTotDel>7.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_rgmii_clk_int</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x1abfc838"><twConstName UCFConstName="TIMESPEC &quot;TS_cpci_clk&quot; = PERIOD &quot;cpci_clk&quot; 16 ns HIGH 50 %;">TS_cpci_clk = PERIOD TIMEGRP &quot;cpci_clk&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>7486</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>778</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.187</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>5.813</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twTotPathDel>10.047</twTotPathDel><twClkSkew dest = "2.215" src = "2.355">0.140</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twLogLvls>6</twLogLvls><twSrcSite>D34.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>D34.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dma_vld_c2n</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y158.G2</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">6.059</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y158.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/N440</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y158.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>nf2_core/nf2_dma/cpci_txfifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y158.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/N440</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Mxor_wgraynext_xor0002_Result11</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y159.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>nf2_core/N440</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y159.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y159.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>nf2_core/N387</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y159.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y158.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y158.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y158.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y158.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y158.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y158.CLK</twSite><twDelType>Tdxck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twBEL></twPathDel><twLogDel>1.960</twLogDel><twRouteDel>8.087</twRouteDel><twTotDel>10.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cpci_clk_int</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>5.942</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twTotPathDel>9.918</twTotPathDel><twClkSkew dest = "2.215" src = "2.355">0.140</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twLogLvls>5</twLogLvls><twSrcSite>D34.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>D34.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dma_vld_c2n</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y158.G2</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">6.059</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y158.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/N440</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y158.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>nf2_core/nf2_dma/cpci_txfifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y158.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin&lt;1&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Madd_wbinnext1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y159.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Madd_wbinnext</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y159.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y158.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y158.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y158.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y158.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y158.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y158.CLK</twSite><twDelType>Tdxck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>8.212</twRouteDel><twTotDel>9.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cpci_clk_int</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>6.082</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twTotPathDel>9.778</twTotPathDel><twClkSkew dest = "2.215" src = "2.355">0.140</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twLogLvls>4</twLogLvls><twSrcSite>D34.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>D34.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dma_vld_c2n</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y158.G2</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">6.059</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y158.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/N440</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y158.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>nf2_core/nf2_dma/cpci_txfifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y158.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin&lt;1&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Madd_wbinnext_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y159.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbinnext&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y159.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy&lt;2&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y158.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y158.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y158.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y158.CLK</twSite><twDelType>Tdxck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twBEL></twPathDel><twLogDel>1.695</twLogDel><twRouteDel>8.083</twRouteDel><twTotDel>9.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cpci_clk_int</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x1abff350"><twConstName UCFConstName="TIMESPEC &quot;TS_core_clk_int&quot; = PERIOD &quot;core_clk_int&quot; 8 ns HIGH 50 %;">TS_core_clk_int = PERIOD TIMEGRP &quot;core_clk_int&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>2579477</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>56397</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.972</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta</twSrc><twDest BELType="RAM">nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file30/F</twDest><twTotPathDel>7.972</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta</twSrc><twDest BELType='RAM'>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file30/F</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X105Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X105Y93.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y124.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y124.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275&lt;0&gt;103</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275&lt;0&gt;103_F</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275&lt;0&gt;103</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y124.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y124.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275&lt;0&gt;182</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275&lt;0&gt;182</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y130.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275&lt;0&gt;182</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y130.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;0&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_lut&lt;0&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;0&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;2&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;2&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;4&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;4&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;6&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;6&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;8&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;8&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;10&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;10&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;12&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;12&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y137.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;14&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;14&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y138.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;16&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;16&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;18&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;18&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y140.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;20&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;20&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;22&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;22&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;24&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;24&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y143.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;26&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;26&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y144.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;28&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy&lt;28&gt;</twBEL><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_xor&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y142.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y142.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in&lt;29&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y145.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y145.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out&lt;29&gt;</twComp><twBEL>nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file30/F</twBEL></twPathDel><twLogDel>4.183</twLogDel><twRouteDel>3.789</twRouteDel><twTotDel>7.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_clk_int</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twSrc><twDest BELType="FF">nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_12</twDest><twTotPathDel>7.876</twTotPathDel><twClkSkew dest = "1.931" src = "2.015">0.084</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twSrc><twDest BELType='FF'>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X50Y91.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y79.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y79.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;6&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_lut&lt;7&gt;_INV_0</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;8&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;8&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;10&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;12&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y83.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;14&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y81.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y81.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;7&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_lut&lt;7&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;9&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;8&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y83.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;10&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y81.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y81.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_cst</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcount_counter_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcount_counter_val</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter&lt;12&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_12</twBEL></twPathDel><twLogDel>3.999</twLogDel><twRouteDel>3.877</twRouteDel><twTotDel>7.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_clk_int</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twSrc><twDest BELType="FF">nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_13</twDest><twTotPathDel>7.876</twTotPathDel><twClkSkew dest = "1.931" src = "2.015">0.084</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twSrc><twDest BELType='FF'>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_13</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X50Y91.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y79.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y79.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;6&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_lut&lt;7&gt;_INV_0</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;8&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;8&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;10&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;12&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y83.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;14&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y81.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y81.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;7&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_lut&lt;7&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;9&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;8&gt;</twBEL><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y83.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;10&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y81.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y81.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_cst</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcount_counter_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcount_counter_val</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter&lt;12&gt;</twComp><twBEL>nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_13</twBEL></twPathDel><twLogDel>3.999</twLogDel><twRouteDel>3.877</twRouteDel><twTotDel>7.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_clk_int</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1ac3d708"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.865</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.135</twSlack><twSrc BELType="PAD">cpci_addr&lt;7&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_addr_7</twDest><twClkDel>1.758</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_addr&lt;7&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_addr&lt;7&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_addr&lt;7&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>D16.PAD</twSrcSite><twPathDel><twSite>D16.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.623</twDelInfo><twComp>cpci_addr&lt;7&gt;</twComp><twBEL>cpci_addr&lt;7&gt;</twBEL><twBEL>cpci_addr_7_IBUF</twBEL><twBEL>cpci_addr&lt;7&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_addr_7</twBEL></twPathDel><twLogDel>4.623</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D16.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.136</twSlack><twSrc BELType="PAD">cpci_addr&lt;6&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_addr_6</twDest><twClkDel>1.758</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_addr&lt;6&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_addr&lt;6&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_addr&lt;6&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.622</twDelInfo><twComp>cpci_addr&lt;6&gt;</twComp><twBEL>cpci_addr&lt;6&gt;</twBEL><twBEL>cpci_addr_6_IBUF</twBEL><twBEL>cpci_addr&lt;6&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_addr_6</twBEL></twPathDel><twLogDel>4.622</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E16.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.137</twSlack><twSrc BELType="PAD">cpci_addr&lt;2&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_addr_2</twDest><twClkDel>1.758</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_addr&lt;2&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_addr&lt;2&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_addr&lt;2&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>D19.PAD</twSrcSite><twPathDel><twSite>D19.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.621</twDelInfo><twComp>cpci_addr&lt;2&gt;</twComp><twBEL>cpci_addr&lt;2&gt;</twBEL><twBEL>cpci_addr_2_IBUF</twBEL><twBEL>cpci_addr&lt;2&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_addr_2</twBEL></twPathDel><twLogDel>4.621</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D19.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1ae31120"><twConstName UCFConstName="TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.630</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>5.370</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_rd_data_8</twSrc><twDest BELType="PAD">cpci_data&lt;8&gt;</twDest><twClkDel>2.353</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;8&gt;</twClkDest><twDataDel>2.277</twDataDel><twDataSrc>cpci_data&lt;8&gt;</twDataSrc><twDataDest>cpci_data&lt;8&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_data&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H25.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.532</twRouteDel><twTotDel>2.353</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_8</twSrc><twDest BELType='PAD'>cpci_data&lt;8&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>H25.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>H25.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.277</twDelInfo><twComp>cpci_data&lt;8&gt;</twComp><twBEL>nf2_core/cpci_bus/cpci_rd_data_8</twBEL><twBEL>cpci_data_8_IOBUF/OBUFT</twBEL><twBEL>cpci_data&lt;8&gt;</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.277</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>5.371</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_rd_data_0</twSrc><twDest BELType="PAD">cpci_data&lt;0&gt;</twDest><twClkDel>2.355</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;0&gt;</twClkDest><twDataDel>2.274</twDataDel><twDataSrc>cpci_data&lt;0&gt;</twDataSrc><twDataDest>cpci_data&lt;0&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_data&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>F28.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>2.355</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_0</twSrc><twDest BELType='PAD'>cpci_data&lt;0&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>F28.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>F28.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>cpci_data&lt;0&gt;</twComp><twBEL>nf2_core/cpci_bus/cpci_rd_data_0</twBEL><twBEL>cpci_data_0_IOBUF/OBUFT</twBEL><twBEL>cpci_data&lt;0&gt;</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.274</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>5.372</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_rd_data_9</twSrc><twDest BELType="PAD">cpci_data&lt;9&gt;</twDest><twClkDel>2.353</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;9&gt;</twClkDest><twDataDel>2.275</twDataDel><twDataSrc>cpci_data&lt;9&gt;</twDataSrc><twDataDest>cpci_data&lt;9&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_data&lt;9&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>G25.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.532</twRouteDel><twTotDel>2.353</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_9</twSrc><twDest BELType='PAD'>cpci_data&lt;9&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>G25.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>G25.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>cpci_data&lt;9&gt;</twComp><twBEL>nf2_core/cpci_bus/cpci_rd_data_9</twBEL><twBEL>cpci_data_9_IOBUF/OBUFT</twBEL><twBEL>cpci_data&lt;9&gt;</twBEL></twPathDel><twLogDel>2.275</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.275</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1a7e7730"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_WR_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.853</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.147</twSlack><twSrc BELType="PAD">cpci_data&lt;31&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_wr_data_31</twDest><twClkDel>1.758</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;31&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_data&lt;31&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_data&lt;31&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_31</twDest><twLogLvls>0</twLogLvls><twSrcSite>G19.PAD</twSrcSite><twPathDel><twSite>G19.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.611</twDelInfo><twComp>cpci_data&lt;31&gt;</twComp><twBEL>cpci_data&lt;31&gt;</twBEL><twBEL>cpci_data_31_IOBUF/IBUF</twBEL><twBEL>cpci_data&lt;31&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_wr_data_31</twBEL></twPathDel><twLogDel>4.611</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>G19.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.195</twSlack><twSrc BELType="PAD">cpci_data&lt;20&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_wr_data_20</twDest><twClkDel>1.844</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;20&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_data&lt;20&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_data&lt;20&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.649</twDelInfo><twComp>cpci_data&lt;20&gt;</twComp><twBEL>cpci_data&lt;20&gt;</twBEL><twBEL>cpci_data_20_IOBUF/IBUF</twBEL><twBEL>cpci_data&lt;20&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_wr_data_20</twBEL></twPathDel><twLogDel>4.649</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>C22.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>1.844</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.201</twSlack><twSrc BELType="PAD">cpci_data&lt;25&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_wr_data_25</twDest><twClkDel>1.837</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;25&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_data&lt;25&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_data&lt;25&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_25</twDest><twLogLvls>0</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.636</twDelInfo><twComp>cpci_data&lt;25&gt;</twComp><twBEL>cpci_data&lt;25&gt;</twBEL><twBEL>cpci_data_25_IOBUF/IBUF</twBEL><twBEL>cpci_data&lt;25&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_wr_data_25</twBEL></twPathDel><twLogDel>4.636</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D21.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>1.837</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1ae31e90"><twConstName UCFConstName="TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.650</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.350</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_wr_rdy</twSrc><twDest BELType="PAD">cpci_wr_rdy</twDest><twClkDel>2.354</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_wr_rdy</twClkDest><twDataDel>2.296</twDataDel><twDataSrc>cpci_wr_rdy</twDataSrc><twDataDest>cpci_wr_rdy</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_wr_rdy</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_wr_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E32.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.533</twRouteDel><twTotDel>2.354</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_wr_rdy</twSrc><twDest BELType='PAD'>cpci_wr_rdy</twDest><twLogLvls>0</twLogLvls><twSrcSite>E32.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>E32.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>cpci_wr_rdy</twComp><twBEL>nf2_core/cpci_bus/cpci_wr_rdy</twBEL><twBEL>cpci_wr_rdy_OBUF</twBEL><twBEL>cpci_wr_rdy</twBEL></twPathDel><twLogDel>2.296</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.296</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.373</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_data_tri_en_1</twSrc><twDest BELType="PAD">cpci_rd_rdy</twDest><twClkDel>2.355</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_rd_rdy</twClkDest><twDataDel>2.272</twDataDel><twDataSrc>cpci_rd_rdy</twDataSrc><twDataDest>cpci_rd_rdy</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_rd_rdy</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_data_tri_en_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E28.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>2.355</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_data_tri_en_1</twSrc><twDest BELType='PAD'>cpci_rd_rdy</twDest><twLogLvls>0</twLogLvls><twSrcSite>E28.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>E28.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.272</twDelInfo><twComp>cpci_rd_rdy</twComp><twBEL>nf2_core/cpci_bus/cpci_data_tri_en_1</twBEL><twBEL>cpci_rd_rdy_OBUF</twBEL><twBEL>cpci_rd_rdy</twBEL></twPathDel><twLogDel>2.272</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.272</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1a7e8548"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_REQ&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.684</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.316</twSlack><twSrc BELType="PAD">cpci_rd_wr_L</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_rd_wr_L</twDest><twClkDel>1.943</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_rd_wr_L</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_rd_wr_L</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_rd_wr_L</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_rd_wr_L</twDest><twLogLvls>0</twLogLvls><twSrcSite>D29.PAD</twSrcSite><twPathDel><twSite>D29.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.627</twDelInfo><twComp>cpci_rd_wr_L</twComp><twBEL>cpci_rd_wr_L</twBEL><twBEL>cpci_rd_wr_L_IBUF</twBEL><twBEL>cpci_rd_wr_L.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_rd_wr_L</twBEL></twPathDel><twLogDel>4.627</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_rd_wr_L</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D29.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.295</twRouteDel><twTotDel>1.943</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.336</twSlack><twSrc BELType="PAD">cpci_req</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_req</twDest><twClkDel>1.951</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_req</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_req</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_req</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_req</twDest><twLogLvls>0</twLogLvls><twSrcSite>E29.PAD</twSrcSite><twPathDel><twSite>E29.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.615</twDelInfo><twComp>cpci_req</twComp><twBEL>cpci_req</twBEL><twBEL>cpci_req_IBUF</twBEL><twBEL>cpci_req.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_req</twBEL></twPathDel><twLogDel>4.615</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_req</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E29.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.303</twRouteDel><twTotDel>1.951</twTotDel><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x179d2160"><twConstName UCFConstName="TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.641</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.359</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c</twSrc><twDest BELType="PAD">dma_q_nearly_full_n2c</twDest><twClkDel>2.354</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_q_nearly_full_n2c</twClkDest><twDataDel>2.287</twDataDel><twDataSrc>dma_q_nearly_full_n2c</twDataSrc><twDataDest>dma_q_nearly_full_n2c</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_q_nearly_full_n2c</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E31.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.533</twRouteDel><twTotDel>2.354</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c</twSrc><twDest BELType='PAD'>dma_q_nearly_full_n2c</twDest><twLogLvls>0</twLogLvls><twSrcSite>E31.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>E31.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>dma_q_nearly_full_n2c</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c</twBEL><twBEL>dma_q_nearly_full_n2c_OBUF</twBEL><twBEL>dma_q_nearly_full_n2c</twBEL></twPathDel><twLogDel>2.287</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.287</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.395</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0</twSrc><twDest BELType="PAD">dma_op_code_ack&lt;0&gt;</twDest><twClkDel>2.317</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_op_code_ack&lt;0&gt;</twClkDest><twDataDel>2.288</twDataDel><twDataSrc>dma_op_code_ack&lt;0&gt;</twDataSrc><twDataDest>dma_op_code_ack&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_op_code_ack&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H4.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.496</twRouteDel><twTotDel>2.317</twTotDel><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0</twSrc><twDest BELType='PAD'>dma_op_code_ack&lt;0&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>H4.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>H4.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>dma_op_code_ack&lt;0&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0</twBEL><twBEL>dma_op_code_ack_0_OBUF</twBEL><twBEL>dma_op_code_ack&lt;0&gt;</twBEL></twPathDel><twLogDel>2.288</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.288</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.402</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c</twSrc><twDest BELType="PAD">dma_vld_n2c</twDest><twClkDel>2.311</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_vld_n2c</twClkDest><twDataDel>2.287</twDataDel><twDataSrc>dma_vld_n2c</twDataSrc><twDataDest>dma_vld_n2c</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_vld_n2c</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>J2.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.490</twRouteDel><twTotDel>2.311</twTotDel><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c</twSrc><twDest BELType='PAD'>dma_vld_n2c</twDest><twLogLvls>0</twLogLvls><twSrcSite>J2.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>J2.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>dma_vld_n2c</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c</twBEL><twBEL>dma_vld_n2c_OBUF</twBEL><twBEL>dma_vld_n2c</twBEL></twPathDel><twLogDel>2.287</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.287</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1a7e92b8"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_DMA_IN&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.728</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.272</twSlack><twSrc BELType="PAD">dma_op_queue_id&lt;1&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1</twDest><twClkDel>1.907</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_op_queue_id&lt;1&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_op_queue_id&lt;1&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>dma_op_queue_id&lt;1&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>H1.PAD</twSrcSite><twPathDel><twSite>H1.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.635</twDelInfo><twComp>dma_op_queue_id&lt;1&gt;</twComp><twBEL>dma_op_queue_id&lt;1&gt;</twBEL><twBEL>dma_op_queue_id_1_IBUF</twBEL><twBEL>dma_op_queue_id&lt;1&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1</twBEL></twPathDel><twLogDel>4.635</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H1.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>1.907</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.280</twSlack><twSrc BELType="PAD">dma_op_code_req&lt;0&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0</twDest><twClkDel>1.907</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_op_code_req&lt;0&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_op_code_req&lt;0&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>dma_op_code_req&lt;0&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>H2.PAD</twSrcSite><twPathDel><twSite>H2.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.627</twDelInfo><twComp>dma_op_code_req&lt;0&gt;</twComp><twBEL>dma_op_code_req&lt;0&gt;</twBEL><twBEL>dma_op_code_req_0_IBUF</twBEL><twBEL>dma_op_code_req&lt;0&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0</twBEL></twPathDel><twLogDel>4.627</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H2.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>1.907</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.295</twSlack><twSrc BELType="PAD">dma_op_code_req&lt;1&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1</twDest><twClkDel>1.919</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_op_code_req&lt;1&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_op_code_req&lt;1&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>dma_op_code_req&lt;1&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>H3.PAD</twSrcSite><twPathDel><twSite>H3.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.624</twDelInfo><twComp>dma_op_code_req&lt;1&gt;</twComp><twBEL>dma_op_code_req&lt;1&gt;</twBEL><twBEL>dma_op_code_req_1_IBUF</twBEL><twBEL>dma_op_code_req&lt;1&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1</twBEL></twPathDel><twLogDel>4.624</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H3.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.271</twRouteDel><twTotDel>1.919</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1a7ea478"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.767</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.233</twSlack><twSrc BELType="PAD">dma_data&lt;0&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0</twDest><twClkDel>1.874</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;0&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_data&lt;0&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>dma_data&lt;0&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>C11.PAD</twSrcSite><twPathDel><twSite>C11.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.641</twDelInfo><twComp>dma_data&lt;0&gt;</twComp><twBEL>dma_data&lt;0&gt;</twBEL><twBEL>dma_data_0_IOBUF/IBUF</twBEL><twBEL>dma_data&lt;0&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0</twBEL></twPathDel><twLogDel>4.641</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>C11.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.226</twRouteDel><twTotDel>1.874</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.267</twSlack><twSrc BELType="PAD">dma_data&lt;4&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4</twDest><twClkDel>1.886</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;4&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_data&lt;4&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>dma_data&lt;4&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>D10.PAD</twSrcSite><twPathDel><twSite>D10.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.619</twDelInfo><twComp>dma_data&lt;4&gt;</twComp><twBEL>dma_data&lt;4&gt;</twBEL><twBEL>dma_data_4_IOBUF/IBUF</twBEL><twBEL>dma_data&lt;4&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4</twBEL></twPathDel><twLogDel>4.619</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D10.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>1.886</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.270</twSlack><twSrc BELType="PAD">dma_data&lt;3&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3</twDest><twClkDel>1.886</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;3&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_data&lt;3&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>dma_data&lt;3&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>E10.PAD</twSrcSite><twPathDel><twSite>E10.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.616</twDelInfo><twComp>dma_data&lt;3&gt;</twComp><twBEL>dma_data&lt;3&gt;</twBEL><twBEL>dma_data_3_IOBUF/IBUF</twBEL><twBEL>dma_data&lt;3&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3</twBEL></twPathDel><twLogDel>4.616</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E10.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>1.886</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1a699a58"><twConstName UCFConstName="TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER &quot;cpci_clk&quot; ;">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.689</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>2.311</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25</twSrc><twDest BELType="PAD">dma_data&lt;25&gt;</twDest><twClkDel>2.382</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;25&gt;</twClkDest><twDataDel>2.307</twDataDel><twDataSrc>dma_data&lt;25&gt;</twDataSrc><twDataDest>dma_data&lt;25&gt;</twDataDest><twOff>7.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_data&lt;25&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>F1.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.561</twRouteDel><twTotDel>2.382</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25</twSrc><twDest BELType='PAD'>dma_data&lt;25&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>F1.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>F1.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.307</twDelInfo><twComp>dma_data&lt;25&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25</twBEL><twBEL>dma_data_25_IOBUF/OBUFT</twBEL><twBEL>dma_data&lt;25&gt;</twBEL></twPathDel><twLogDel>2.307</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.307</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>2.318</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24</twSrc><twDest BELType="PAD">dma_data&lt;24&gt;</twDest><twClkDel>2.382</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;24&gt;</twClkDest><twDataDel>2.300</twDataDel><twDataSrc>dma_data&lt;24&gt;</twDataSrc><twDataDest>dma_data&lt;24&gt;</twDataDest><twOff>7.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_data&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>F2.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.561</twRouteDel><twTotDel>2.382</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24</twSrc><twDest BELType='PAD'>dma_data&lt;24&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>F2.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>F2.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.300</twDelInfo><twComp>dma_data&lt;24&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24</twBEL><twBEL>dma_data_24_IOBUF/OBUFT</twBEL><twBEL>dma_data&lt;24&gt;</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.300</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>2.331</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17</twSrc><twDest BELType="PAD">dma_data&lt;17&gt;</twDest><twClkDel>2.357</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;17&gt;</twClkDest><twDataDel>2.312</twDataDel><twDataSrc>dma_data&lt;17&gt;</twDataSrc><twDataDest>dma_data&lt;17&gt;</twDataDest><twOff>7.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_data&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D1.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.536</twRouteDel><twTotDel>2.357</twTotDel><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17</twSrc><twDest BELType='PAD'>dma_data&lt;17&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>D1.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>D1.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>dma_data&lt;17&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17</twBEL><twBEL>dma_data_17_IOBUF/OBUFT</twBEL><twBEL>dma_data&lt;17&gt;</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.312</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x18a11f30"><twConstName UCFConstName="TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER &quot;core_clk&quot;  ;">TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.991</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.009</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram1_bw&lt;1&gt;</twDest><twClkDel>-0.200</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>4.191</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram1_bw&lt;1&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_bw&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>-0.200</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram1_bw&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X1Y92.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>AE33.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>AE33.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>sram1_bw&lt;1&gt;</twComp><twBEL>sram1_bw_1_OBUF</twBEL><twBEL>sram1_bw&lt;1&gt;</twBEL></twPathDel><twLogDel>2.645</twLogDel><twRouteDel>1.546</twRouteDel><twTotDel>4.191</twTotDel><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.061</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram1_bw&lt;3&gt;</twDest><twClkDel>-0.200</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>4.139</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram1_bw&lt;3&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_bw&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>-0.200</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram1_bw&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X1Y92.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>AF28.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>AF28.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.244</twDelInfo><twComp>sram1_bw&lt;3&gt;</twComp><twBEL>sram1_bw_3_OBUF</twBEL><twBEL>sram1_bw&lt;3&gt;</twBEL></twPathDel><twLogDel>2.614</twLogDel><twRouteDel>1.525</twRouteDel><twTotDel>4.139</twTotDel><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.085</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram1_we</twDest><twClkDel>-0.200</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>4.115</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram1_we</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_we</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>-0.200</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram1_we</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X1Y92.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>AE28.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>AE28.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>sram1_we</twComp><twBEL>sram1_we_OBUF</twBEL><twBEL>sram1_we</twBEL></twPathDel><twLogDel>2.612</twLogDel><twRouteDel>1.503</twRouteDel><twTotDel>4.115</twTotDel><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1ee68670"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.731</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.269</twSlack><twSrc BELType="PAD">sram1_data&lt;16&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16</twDest><twClkDel>-0.894</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;16&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram1_data&lt;16&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>sram1_data&lt;16&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>AB33.PAD</twSrcSite><twPathDel><twSite>AB33.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.837</twDelInfo><twComp>sram1_data&lt;16&gt;</twComp><twBEL>sram1_data&lt;16&gt;</twBEL><twBEL>sram1_data_16_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16</twBEL></twPathDel><twLogDel>0.837</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AB33.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.774</twRouteDel><twTotDel>-0.894</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.271</twSlack><twSrc BELType="PAD">sram1_data&lt;17&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17</twDest><twClkDel>-0.887</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;17&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram1_data&lt;17&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>sram1_data&lt;17&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>AB34.PAD</twSrcSite><twPathDel><twSite>AB34.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.842</twDelInfo><twComp>sram1_data&lt;17&gt;</twComp><twBEL>sram1_data&lt;17&gt;</twBEL><twBEL>sram1_data_17_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AB34.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.781</twRouteDel><twTotDel>-0.887</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.274</twSlack><twSrc BELType="PAD">sram1_data&lt;13&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13</twDest><twClkDel>-0.884</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;13&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram1_data&lt;13&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>sram1_data&lt;13&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>AA34.PAD</twSrcSite><twPathDel><twSite>AA34.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.842</twDelInfo><twComp>sram1_data&lt;13&gt;</twComp><twBEL>sram1_data&lt;13&gt;</twBEL><twBEL>sram1_data_13_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AA34.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>-0.884</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1ab650f8"><twConstName UCFConstName="TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER &quot;core_clk&quot;  ;">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.299</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.701</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35</twSrc><twDest BELType="PAD">sram1_data&lt;35&gt;</twDest><twClkDel>-0.003</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;35&gt;</twClkDest><twDataDel>2.302</twDataDel><twDataSrc>sram1_data&lt;35&gt;</twDataSrc><twDataDest>sram1_data&lt;35&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_data&lt;35&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AK34.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.596</twRouteDel><twTotDel>-0.003</twTotDel></twClkPath><twDataPath maxSiteLen="8"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35</twSrc><twDest BELType='PAD'>sram1_data&lt;35&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>AK34.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>AK34.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.302</twDelInfo><twComp>sram1_data&lt;35&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35</twBEL><twBEL>sram1_data_35_IOBUF/OBUFT</twBEL><twBEL>sram1_data&lt;35&gt;</twBEL></twPathDel><twLogDel>2.302</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.302</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.704</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31</twSrc><twDest BELType="PAD">sram1_data&lt;31&gt;</twDest><twClkDel>-0.002</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;31&gt;</twClkDest><twDataDel>2.298</twDataDel><twDataSrc>sram1_data&lt;31&gt;</twDataSrc><twDataDest>sram1_data&lt;31&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_data&lt;31&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AJ34.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.597</twRouteDel><twTotDel>-0.002</twTotDel></twClkPath><twDataPath maxSiteLen="8"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31</twSrc><twDest BELType='PAD'>sram1_data&lt;31&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>AJ34.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>AJ34.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.298</twDelInfo><twComp>sram1_data&lt;31&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31</twBEL><twBEL>sram1_data_31_IOBUF/OBUFT</twBEL><twBEL>sram1_data&lt;31&gt;</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.298</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.706</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34</twSrc><twDest BELType="PAD">sram1_data&lt;34&gt;</twDest><twClkDel>-0.003</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;34&gt;</twClkDest><twDataDel>2.297</twDataDel><twDataSrc>sram1_data&lt;34&gt;</twDataSrc><twDataDest>sram1_data&lt;34&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_data&lt;34&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AK33.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.596</twRouteDel><twTotDel>-0.003</twTotDel></twClkPath><twDataPath maxSiteLen="8"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34</twSrc><twDest BELType='PAD'>sram1_data&lt;34&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>AK33.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>AK33.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.297</twDelInfo><twComp>sram1_data&lt;34&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34</twBEL><twBEL>sram1_data_34_IOBUF/OBUFT</twBEL><twBEL>sram1_data&lt;34&gt;</twBEL></twPathDel><twLogDel>2.297</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.297</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1ab65828"><twConstName UCFConstName="TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER &quot;core_clk&quot;  ;">TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.399</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.601</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram2_bw&lt;0&gt;</twDest><twClkDel>-0.200</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>3.599</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram2_bw&lt;0&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_bw&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>-0.200</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram2_bw&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X1Y92.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>N34.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>N34.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.277</twDelInfo><twComp>sram2_bw&lt;0&gt;</twComp><twBEL>sram2_bw_0_OBUF</twBEL><twBEL>sram2_bw&lt;0&gt;</twBEL></twPathDel><twLogDel>2.647</twLogDel><twRouteDel>0.952</twRouteDel><twTotDel>3.599</twTotDel><twPctLog>73.5</twPctLog><twPctRoute>26.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.645</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram2_bw&lt;1&gt;</twDest><twClkDel>-0.200</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>3.555</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram2_bw&lt;1&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_bw&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>-0.200</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram2_bw&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X1Y92.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>P28.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>P28.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>sram2_bw&lt;1&gt;</twComp><twBEL>sram2_bw_1_OBUF</twBEL><twBEL>sram2_bw&lt;1&gt;</twBEL></twPathDel><twLogDel>2.603</twLogDel><twRouteDel>0.952</twRouteDel><twTotDel>3.555</twTotDel><twPctLog>73.2</twPctLog><twPctRoute>26.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.792</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram2_bw&lt;3&gt;</twDest><twClkDel>-0.200</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>3.408</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram2_bw&lt;3&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_bw&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>-0.200</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram2_bw&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X1Y92.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>P30.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>P30.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.246</twDelInfo><twComp>sram2_bw&lt;3&gt;</twComp><twBEL>sram2_bw_3_OBUF</twBEL><twBEL>sram2_bw&lt;3&gt;</twBEL></twPathDel><twLogDel>2.616</twLogDel><twRouteDel>0.792</twRouteDel><twTotDel>3.408</twTotDel><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1ee69040"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.734</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.266</twSlack><twSrc BELType="PAD">sram2_data&lt;26&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62</twDest><twClkDel>-0.894</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;26&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram2_data&lt;26&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>sram2_data&lt;26&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62</twDest><twLogLvls>0</twLogLvls><twSrcSite>R34.PAD</twSrcSite><twPathDel><twSite>R34.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.840</twDelInfo><twComp>sram2_data&lt;26&gt;</twComp><twBEL>sram2_data&lt;26&gt;</twBEL><twBEL>sram2_data_26_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62</twBEL></twPathDel><twLogDel>0.840</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>R34.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.774</twRouteDel><twTotDel>-0.894</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.280</twSlack><twSrc BELType="PAD">sram2_data&lt;20&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56</twDest><twClkDel>-0.887</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;20&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram2_data&lt;20&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>sram2_data&lt;20&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56</twDest><twLogLvls>0</twLogLvls><twSrcSite>T33.PAD</twSrcSite><twPathDel><twSite>T33.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.833</twDelInfo><twComp>sram2_data&lt;20&gt;</twComp><twBEL>sram2_data&lt;20&gt;</twBEL><twBEL>sram2_data_20_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>T33.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.781</twRouteDel><twTotDel>-0.887</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.291</twSlack><twSrc BELType="PAD">sram2_data&lt;35&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71</twDest><twClkDel>-0.878</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;35&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram2_data&lt;35&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>sram2_data&lt;35&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71</twDest><twLogLvls>0</twLogLvls><twSrcSite>V33.PAD</twSrcSite><twPathDel><twSite>V33.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.831</twDelInfo><twComp>sram2_data&lt;35&gt;</twComp><twBEL>sram2_data&lt;35&gt;</twBEL><twBEL>sram2_data_35_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71</twBEL></twPathDel><twLogDel>0.831</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>V33.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>-0.878</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1ab66128"><twConstName UCFConstName="TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER &quot;core_clk&quot;  ;">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.283</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.717</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43</twSrc><twDest BELType="PAD">sram2_data&lt;7&gt;</twDest><twClkDel>-0.004</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;7&gt;</twClkDest><twDataDel>2.287</twDataDel><twDataSrc>sram2_data&lt;7&gt;</twDataSrc><twDataDest>sram2_data&lt;7&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_data&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>G32.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.595</twRouteDel><twTotDel>-0.004</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43</twSrc><twDest BELType='PAD'>sram2_data&lt;7&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>G32.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>G32.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>sram2_data&lt;7&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43</twBEL><twBEL>sram2_data_7_IOBUF/OBUFT</twBEL><twBEL>sram2_data&lt;7&gt;</twBEL></twPathDel><twLogDel>2.287</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.287</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.726</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44</twSrc><twDest BELType="PAD">sram2_data&lt;8&gt;</twDest><twClkDel>-0.004</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;8&gt;</twClkDest><twDataDel>2.278</twDataDel><twDataSrc>sram2_data&lt;8&gt;</twDataSrc><twDataDest>sram2_data&lt;8&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_data&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>G31.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.595</twRouteDel><twTotDel>-0.004</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44</twSrc><twDest BELType='PAD'>sram2_data&lt;8&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>G31.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>G31.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.278</twDelInfo><twComp>sram2_data&lt;8&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44</twBEL><twBEL>sram2_data_8_IOBUF/OBUFT</twBEL><twBEL>sram2_data&lt;8&gt;</twBEL></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.278</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.757</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41</twSrc><twDest BELType="PAD">sram2_data&lt;5&gt;</twDest><twClkDel>-0.063</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;5&gt;</twClkDest><twDataDel>2.306</twDataDel><twDataSrc>sram2_data&lt;5&gt;</twDataSrc><twDataDest>sram2_data&lt;5&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_data&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>G34.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>13126</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.536</twRouteDel><twTotDel>-0.063</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41</twSrc><twDest BELType='PAD'>sram2_data&lt;5&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>G34.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>G34.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>sram2_data&lt;5&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41</twBEL><twBEL>sram2_data_5_IOBUF/OBUFT</twBEL><twBEL>sram2_data&lt;5&gt;</twBEL></twPathDel><twLogDel>2.306</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.306</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twUnmetConstCnt>0</twUnmetConstCnt><twDataSheet twNameLen="21"><twSUH2ClkList twDestWidth = "14" twPhaseWidth = "12"><twDest>core_clk</twDest><twSUH2Clk ><twSrc>sram1_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.724</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.828</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.716</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.819</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.712</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.812</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.704</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.807</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.694</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.798</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.689</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.693</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.814</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.715</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.725</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.831</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.726</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.830</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.702</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.731</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.837</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.833</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.603</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.567</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.570</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.647</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.606</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.688</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.617</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.621</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.626</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.715</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.567</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.645</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.577</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.563</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.564</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.569</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;32&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.577</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.654</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;33&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.579</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.656</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;34&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.569</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;35&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.574</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.648</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.620</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.600</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.591</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.613</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.616</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.699</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.712</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.623</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.705</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.560</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.551</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.628</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.597</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.605</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.690</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.616</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.614</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.585</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.589</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.673</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.592</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.598</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.680</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.781</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.824</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.696</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.693</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.734</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.840</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.691</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.700</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.679</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.782</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;32&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.787</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;33&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.692</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;34&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.697</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;35&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.812</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList twDestWidth = "21" twPhaseWidth = "12"><twDest>cpci_clk</twDest><twSUH2Clk ><twSrc>cpci_addr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.861</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.260</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.863</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.796</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.864</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.264</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.865</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.788</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.712</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.801</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.159</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.044</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.677</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.049</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.726</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;20&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.718</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;21&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;22&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;23&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;24&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.777</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;25&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;26&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.661</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.633</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.670</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.667</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.736</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.113</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.769</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.137</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.713</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.787</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_rd_wr_L</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_req</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.665</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.663</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.730</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.107</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.639</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.669</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.035</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.724</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.659</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.024</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.025</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.658</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.662</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.687</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.698</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.039</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.683</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.690</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.055</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.064</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.679</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.671</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.648</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.010</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.644</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.653</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.014</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.715</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.722</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.673</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.043</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id&lt;2&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id&lt;3&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.692</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_q_nearly_full_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.676</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_vld_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.065</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.962</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.970</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.564</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.974</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.978</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.572</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.982</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.987</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.992</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.997</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.993</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.977</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.569</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.971</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.961</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.552</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.960</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.984</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.578</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.955</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.957</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.083</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.736</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.082</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.080</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.695</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.069</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.065</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.060</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.672</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.056</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.668</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.109</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.728</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.123</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.122</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;32&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.109</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;33&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.107</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;34&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;35&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.112</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.066</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.086</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.095</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.073</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.056</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.671</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.063</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.678</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.126</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.135</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.058</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.089</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.701</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.081</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.072</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.101</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.097</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.710</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.094</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.088</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.008</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.602</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.012</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.606</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.966</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.559</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.981</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.990</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.993</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.952</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.998</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.592</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.995</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.986</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.981</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.007</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;32&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;33&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.994</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;34&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.989</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;35&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.977</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.571</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList twDestWidth = "14" twPhaseWidth = "12"><twSrc>core_clk</twSrc><twClk2Out  twOutPad = "sram1_addr&lt;0&gt;" twMinTime = "1.176" twMinEdge ="twRising" twMaxTime = "2.193" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;1&gt;" twMinTime = "1.177" twMinEdge ="twRising" twMaxTime = "2.194" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;2&gt;" twMinTime = "1.176" twMinEdge ="twRising" twMaxTime = "2.190" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;3&gt;" twMinTime = "1.181" twMinEdge ="twRising" twMaxTime = "2.195" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;4&gt;" twMinTime = "1.202" twMinEdge ="twRising" twMaxTime = "2.218" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;5&gt;" twMinTime = "1.228" twMinEdge ="twRising" twMaxTime = "2.254" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;6&gt;" twMinTime = "1.234" twMinEdge ="twRising" twMaxTime = "2.260" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;7&gt;" twMinTime = "1.192" twMinEdge ="twRising" twMaxTime = "2.209" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;8&gt;" twMinTime = "1.174" twMinEdge ="twRising" twMaxTime = "2.191" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;9&gt;" twMinTime = "1.083" twMinEdge ="twRising" twMaxTime = "2.079" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;10&gt;" twMinTime = "1.076" twMinEdge ="twRising" twMaxTime = "2.074" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;11&gt;" twMinTime = "1.056" twMinEdge ="twRising" twMaxTime = "2.053" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;12&gt;" twMinTime = "1.071" twMinEdge ="twRising" twMaxTime = "2.069" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;13&gt;" twMinTime = "1.083" twMinEdge ="twRising" twMaxTime = "2.080" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;14&gt;" twMinTime = "1.171" twMinEdge ="twRising" twMaxTime = "2.188" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;15&gt;" twMinTime = "1.173" twMinEdge ="twRising" twMaxTime = "2.190" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;16&gt;" twMinTime = "1.183" twMinEdge ="twRising" twMaxTime = "2.200" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;17&gt;" twMinTime = "1.188" twMinEdge ="twRising" twMaxTime = "2.205" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;18&gt;" twMinTime = "1.088" twMinEdge ="twRising" twMaxTime = "2.085" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;0&gt;" twMinTime = "2.511" twMinEdge ="twRising" twMaxTime = "3.869" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;1&gt;" twMinTime = "2.612" twMinEdge ="twRising" twMaxTime = "3.991" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;2&gt;" twMinTime = "2.442" twMinEdge ="twRising" twMaxTime = "3.777" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;3&gt;" twMinTime = "2.564" twMinEdge ="twRising" twMaxTime = "3.939" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;0&gt;" twMinTime = "1.013" twMinEdge ="twRising" twMaxTime = "2.077" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;1&gt;" twMinTime = "1.013" twMinEdge ="twRising" twMaxTime = "2.078" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;2&gt;" twMinTime = "0.989" twMinEdge ="twRising" twMaxTime = "2.052" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;3&gt;" twMinTime = "0.984" twMinEdge ="twRising" twMaxTime = "2.047" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;4&gt;" twMinTime = "1.005" twMinEdge ="twRising" twMaxTime = "2.070" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;5&gt;" twMinTime = "0.997" twMinEdge ="twRising" twMaxTime = "2.062" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;6&gt;" twMinTime = "0.992" twMinEdge ="twRising" twMaxTime = "2.057" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;7&gt;" twMinTime = "0.977" twMinEdge ="twRising" twMaxTime = "2.041" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;8&gt;" twMinTime = "0.972" twMinEdge ="twRising" twMaxTime = "2.036" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;9&gt;" twMinTime = "0.982" twMinEdge ="twRising" twMaxTime = "2.046" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;10&gt;" twMinTime = "0.986" twMinEdge ="twRising" twMaxTime = "2.049" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;11&gt;" twMinTime = "0.992" twMinEdge ="twRising" twMaxTime = "2.055" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;12&gt;" twMinTime = "0.994" twMinEdge ="twRising" twMaxTime = "2.056" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;13&gt;" twMinTime = "1.015" twMinEdge ="twRising" twMaxTime = "2.079" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;14&gt;" twMinTime = "0.995" twMinEdge ="twRising" twMaxTime = "2.060" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;15&gt;" twMinTime = "1.000" twMinEdge ="twRising" twMaxTime = "2.065" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;16&gt;" twMinTime = "1.000" twMinEdge ="twRising" twMaxTime = "2.062" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;17&gt;" twMinTime = "1.012" twMinEdge ="twRising" twMaxTime = "2.076" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;18&gt;" twMinTime = "1.130" twMinEdge ="twRising" twMaxTime = "2.215" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;19&gt;" twMinTime = "1.148" twMinEdge ="twRising" twMaxTime = "2.239" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;20&gt;" twMinTime = "1.151" twMinEdge ="twRising" twMaxTime = "2.242" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;21&gt;" twMinTime = "1.131" twMinEdge ="twRising" twMaxTime = "2.217" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;22&gt;" twMinTime = "1.133" twMinEdge ="twRising" twMaxTime = "2.219" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;23&gt;" twMinTime = "1.136" twMinEdge ="twRising" twMaxTime = "2.221" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;24&gt;" twMinTime = "1.140" twMinEdge ="twRising" twMaxTime = "2.225" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;25&gt;" twMinTime = "1.129" twMinEdge ="twRising" twMaxTime = "2.212" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;26&gt;" twMinTime = "1.133" twMinEdge ="twRising" twMaxTime = "2.216" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;27&gt;" twMinTime = "1.156" twMinEdge ="twRising" twMaxTime = "2.246" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;28&gt;" twMinTime = "1.166" twMinEdge ="twRising" twMaxTime = "2.256" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;29&gt;" twMinTime = "1.152" twMinEdge ="twRising" twMaxTime = "2.242" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;30&gt;" twMinTime = "1.197" twMinEdge ="twRising" twMaxTime = "2.291" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;31&gt;" twMinTime = "1.202" twMinEdge ="twRising" twMaxTime = "2.296" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;32&gt;" twMinTime = "1.162" twMinEdge ="twRising" twMaxTime = "2.253" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;33&gt;" twMinTime = "1.164" twMinEdge ="twRising" twMaxTime = "2.255" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;34&gt;" twMinTime = "1.200" twMinEdge ="twRising" twMaxTime = "2.294" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;35&gt;" twMinTime = "1.205" twMinEdge ="twRising" twMaxTime = "2.299" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "2.544" twMinEdge ="twRising" twMaxTime = "3.915" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;0&gt;" twMinTime = "1.632" twMinEdge ="twRising" twMaxTime = "2.771" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;1&gt;" twMinTime = "1.529" twMinEdge ="twRising" twMaxTime = "2.640" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;2&gt;" twMinTime = "1.524" twMinEdge ="twRising" twMaxTime = "2.633" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;3&gt;" twMinTime = "1.477" twMinEdge ="twRising" twMaxTime = "2.587" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;4&gt;" twMinTime = "1.489" twMinEdge ="twRising" twMaxTime = "2.598" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;5&gt;" twMinTime = "1.622" twMinEdge ="twRising" twMaxTime = "2.761" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;6&gt;" twMinTime = "1.520" twMinEdge ="twRising" twMaxTime = "2.628" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;7&gt;" twMinTime = "1.624" twMinEdge ="twRising" twMaxTime = "2.761" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;8&gt;" twMinTime = "1.660" twMinEdge ="twRising" twMaxTime = "2.792" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;9&gt;" twMinTime = "1.519" twMinEdge ="twRising" twMaxTime = "2.629" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;10&gt;" twMinTime = "1.617" twMinEdge ="twRising" twMaxTime = "2.749" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;11&gt;" twMinTime = "1.658" twMinEdge ="twRising" twMaxTime = "2.789" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;12&gt;" twMinTime = "1.651" twMinEdge ="twRising" twMaxTime = "2.781" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;13&gt;" twMinTime = "1.621" twMinEdge ="twRising" twMaxTime = "2.751" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;14&gt;" twMinTime = "1.529" twMinEdge ="twRising" twMaxTime = "2.641" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;15&gt;" twMinTime = "1.539" twMinEdge ="twRising" twMaxTime = "2.649" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;16&gt;" twMinTime = "1.505" twMinEdge ="twRising" twMaxTime = "2.617" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;17&gt;" twMinTime = "1.511" twMinEdge ="twRising" twMaxTime = "2.621" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;18&gt;" twMinTime = "1.515" twMinEdge ="twRising" twMaxTime = "2.626" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;0&gt;" twMinTime = "2.139" twMinEdge ="twRising" twMaxTime = "3.399" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;1&gt;" twMinTime = "2.095" twMinEdge ="twRising" twMaxTime = "3.355" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;2&gt;" twMinTime = "1.971" twMinEdge ="twRising" twMaxTime = "3.200" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;3&gt;" twMinTime = "1.979" twMinEdge ="twRising" twMaxTime = "3.208" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;0&gt;" twMinTime = "1.129" twMinEdge ="twRising" twMaxTime = "2.213" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;1&gt;" twMinTime = "1.123" twMinEdge ="twRising" twMaxTime = "2.208" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;2&gt;" twMinTime = "1.114" twMinEdge ="twRising" twMaxTime = "2.199" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;3&gt;" twMinTime = "1.132" twMinEdge ="twRising" twMaxTime = "2.217" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;4&gt;" twMinTime = "1.135" twMinEdge ="twRising" twMaxTime = "2.220" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;5&gt;" twMinTime = "1.157" twMinEdge ="twRising" twMaxTime = "2.243" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;6&gt;" twMinTime = "1.150" twMinEdge ="twRising" twMaxTime = "2.236" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;7&gt;" twMinTime = "1.189" twMinEdge ="twRising" twMaxTime = "2.283" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;8&gt;" twMinTime = "1.180" twMinEdge ="twRising" twMaxTime = "2.274" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;9&gt;" twMinTime = "1.123" twMinEdge ="twRising" twMaxTime = "2.205" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;10&gt;" twMinTime = "1.100" twMinEdge ="twRising" twMaxTime = "2.183" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;11&gt;" twMinTime = "1.108" twMinEdge ="twRising" twMaxTime = "2.191" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;12&gt;" twMinTime = "1.125" twMinEdge ="twRising" twMaxTime = "2.209" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;13&gt;" twMinTime = "1.133" twMinEdge ="twRising" twMaxTime = "2.218" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;14&gt;" twMinTime = "1.100" twMinEdge ="twRising" twMaxTime = "2.184" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;15&gt;" twMinTime = "1.104" twMinEdge ="twRising" twMaxTime = "2.188" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;16&gt;" twMinTime = "1.119" twMinEdge ="twRising" twMaxTime = "2.205" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;17&gt;" twMinTime = "1.125" twMinEdge ="twRising" twMaxTime = "2.211" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;18&gt;" twMinTime = "0.975" twMinEdge ="twRising" twMaxTime = "2.040" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;19&gt;" twMinTime = "0.975" twMinEdge ="twRising" twMaxTime = "2.040" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;20&gt;" twMinTime = "1.003" twMinEdge ="twRising" twMaxTime = "2.067" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;21&gt;" twMinTime = "0.998" twMinEdge ="twRising" twMaxTime = "2.063" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;22&gt;" twMinTime = "0.989" twMinEdge ="twRising" twMaxTime = "2.054" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;23&gt;" twMinTime = "0.982" twMinEdge ="twRising" twMaxTime = "2.046" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;24&gt;" twMinTime = "0.973" twMinEdge ="twRising" twMaxTime = "2.037" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;25&gt;" twMinTime = "0.967" twMinEdge ="twRising" twMaxTime = "2.031" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;26&gt;" twMinTime = "1.003" twMinEdge ="twRising" twMaxTime = "2.065" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;27&gt;" twMinTime = "0.985" twMinEdge ="twRising" twMaxTime = "2.050" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;28&gt;" twMinTime = "0.992" twMinEdge ="twRising" twMaxTime = "2.058" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;29&gt;" twMinTime = "1.001" twMinEdge ="twRising" twMaxTime = "2.067" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;30&gt;" twMinTime = "1.006" twMinEdge ="twRising" twMaxTime = "2.071" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;31&gt;" twMinTime = "0.980" twMinEdge ="twRising" twMaxTime = "2.045" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;32&gt;" twMinTime = "0.985" twMinEdge ="twRising" twMaxTime = "2.050" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;33&gt;" twMinTime = "0.993" twMinEdge ="twRising" twMaxTime = "2.059" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;34&gt;" twMinTime = "0.998" twMinEdge ="twRising" twMaxTime = "2.064" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;35&gt;" twMinTime = "1.010" twMinEdge ="twRising" twMaxTime = "2.075" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "1.074" twMinEdge ="twRising" twMaxTime = "2.070" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList twDestWidth = "21" twPhaseWidth = "12"><twSrc>cpci_clk</twSrc><twClk2Out  twOutPad = "cpci_data&lt;0&gt;" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;1&gt;" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;2&gt;" twMinTime = "3.812" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;3&gt;" twMinTime = "3.820" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;4&gt;" twMinTime = "3.833" twMinEdge ="twRising" twMaxTime = "4.619" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;5&gt;" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.616" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;6&gt;" twMinTime = "3.828" twMinEdge ="twRising" twMaxTime = "4.609" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;7&gt;" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;8&gt;" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;9&gt;" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;10&gt;" twMinTime = "3.780" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;11&gt;" twMinTime = "3.783" twMinEdge ="twRising" twMaxTime = "4.559" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;12&gt;" twMinTime = "3.794" twMinEdge ="twRising" twMaxTime = "4.567" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;13&gt;" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.565" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;14&gt;" twMinTime = "3.791" twMinEdge ="twRising" twMaxTime = "4.564" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;15&gt;" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;16&gt;" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.560" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;17&gt;" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.551" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;18&gt;" twMinTime = "3.767" twMinEdge ="twRising" twMaxTime = "4.543" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;19&gt;" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;20&gt;" twMinTime = "3.770" twMinEdge ="twRising" twMaxTime = "4.539" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;21&gt;" twMinTime = "3.741" twMinEdge ="twRising" twMaxTime = "4.516" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;22&gt;" twMinTime = "3.748" twMinEdge ="twRising" twMaxTime = "4.523" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;23&gt;" twMinTime = "3.753" twMinEdge ="twRising" twMaxTime = "4.524" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;24&gt;" twMinTime = "3.755" twMinEdge ="twRising" twMaxTime = "4.526" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;25&gt;" twMinTime = "3.750" twMinEdge ="twRising" twMaxTime = "4.518" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;26&gt;" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.550" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;27&gt;" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "4.514" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;28&gt;" twMinTime = "3.735" twMinEdge ="twRising" twMaxTime = "4.503" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;29&gt;" twMinTime = "3.738" twMinEdge ="twRising" twMaxTime = "4.506" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;30&gt;" twMinTime = "3.732" twMinEdge ="twRising" twMaxTime = "4.498" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;31&gt;" twMinTime = "3.646" twMinEdge ="twRising" twMaxTime = "4.400" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_rd_rdy" twMinTime = "3.907" twMinEdge ="twRising" twMaxTime = "4.627" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_wr_rdy" twMinTime = "3.930" twMinEdge ="twRising" twMaxTime = "4.650" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;0&gt;" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.566" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;1&gt;" twMinTime = "3.844" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;2&gt;" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;3&gt;" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;4&gt;" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.558" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;5&gt;" twMinTime = "3.822" twMinEdge ="twRising" twMaxTime = "4.610" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;6&gt;" twMinTime = "3.834" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;7&gt;" twMinTime = "3.831" twMinEdge ="twRising" twMaxTime = "4.618" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;8&gt;" twMinTime = "3.827" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;9&gt;" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;10&gt;" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;11&gt;" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.631" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;12&gt;" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;13&gt;" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.633" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;14&gt;" twMinTime = "3.849" twMinEdge ="twRising" twMaxTime = "4.636" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;15&gt;" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;16&gt;" twMinTime = "3.871" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;17&gt;" twMinTime = "3.881" twMinEdge ="twRising" twMaxTime = "4.669" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;18&gt;" twMinTime = "3.855" twMinEdge ="twRising" twMaxTime = "4.643" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;19&gt;" twMinTime = "3.864" twMinEdge ="twRising" twMaxTime = "4.652" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;20&gt;" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.655" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;21&gt;" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.664" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;22&gt;" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;23&gt;" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;24&gt;" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.682" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;25&gt;" twMinTime = "3.898" twMinEdge ="twRising" twMaxTime = "4.689" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;26&gt;" twMinTime = "3.868" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;27&gt;" twMinTime = "3.875" twMinEdge ="twRising" twMaxTime = "4.666" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;28&gt;" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;29&gt;" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.668" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;30&gt;" twMinTime = "3.838" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;31&gt;" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack&lt;0&gt;" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.605" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack&lt;1&gt;" twMinTime = "3.877" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_q_nearly_full_n2c" twMinTime = "3.921" twMinEdge ="twRising" twMaxTime = "4.641" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_vld_n2c" twMinTime = "3.885" twMinEdge ="twRising" twMaxTime = "4.598" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;0&gt;" twMinTime = "3.862" twMinEdge ="twRising" twMaxTime = "4.576" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;1&gt;" twMinTime = "3.863" twMinEdge ="twRising" twMaxTime = "4.577" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;2&gt;" twMinTime = "3.862" twMinEdge ="twRising" twMaxTime = "4.573" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;3&gt;" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.578" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;4&gt;" twMinTime = "3.888" twMinEdge ="twRising" twMaxTime = "4.601" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;5&gt;" twMinTime = "3.914" twMinEdge ="twRising" twMaxTime = "4.637" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;6&gt;" twMinTime = "3.920" twMinEdge ="twRising" twMaxTime = "4.643" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;7&gt;" twMinTime = "3.878" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;8&gt;" twMinTime = "3.860" twMinEdge ="twRising" twMaxTime = "4.574" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;9&gt;" twMinTime = "3.769" twMinEdge ="twRising" twMaxTime = "4.462" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;10&gt;" twMinTime = "3.762" twMinEdge ="twRising" twMaxTime = "4.457" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;11&gt;" twMinTime = "3.742" twMinEdge ="twRising" twMaxTime = "4.436" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;12&gt;" twMinTime = "3.757" twMinEdge ="twRising" twMaxTime = "4.452" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;13&gt;" twMinTime = "3.769" twMinEdge ="twRising" twMaxTime = "4.463" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;14&gt;" twMinTime = "3.857" twMinEdge ="twRising" twMaxTime = "4.571" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;15&gt;" twMinTime = "3.859" twMinEdge ="twRising" twMaxTime = "4.573" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;16&gt;" twMinTime = "3.869" twMinEdge ="twRising" twMaxTime = "4.583" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;17&gt;" twMinTime = "3.874" twMinEdge ="twRising" twMaxTime = "4.588" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;18&gt;" twMinTime = "3.774" twMinEdge ="twRising" twMaxTime = "4.468" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;0&gt;" twMinTime = "5.197" twMinEdge ="twRising" twMaxTime = "6.252" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;1&gt;" twMinTime = "5.298" twMinEdge ="twRising" twMaxTime = "6.374" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;2&gt;" twMinTime = "5.128" twMinEdge ="twRising" twMaxTime = "6.160" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;3&gt;" twMinTime = "5.250" twMinEdge ="twRising" twMaxTime = "6.322" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;0&gt;" twMinTime = "3.699" twMinEdge ="twRising" twMaxTime = "4.460" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;1&gt;" twMinTime = "3.699" twMinEdge ="twRising" twMaxTime = "4.461" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;2&gt;" twMinTime = "3.675" twMinEdge ="twRising" twMaxTime = "4.435" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;3&gt;" twMinTime = "3.670" twMinEdge ="twRising" twMaxTime = "4.430" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;4&gt;" twMinTime = "3.691" twMinEdge ="twRising" twMaxTime = "4.453" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;5&gt;" twMinTime = "3.683" twMinEdge ="twRising" twMaxTime = "4.445" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;6&gt;" twMinTime = "3.678" twMinEdge ="twRising" twMaxTime = "4.440" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;7&gt;" twMinTime = "3.663" twMinEdge ="twRising" twMaxTime = "4.424" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;8&gt;" twMinTime = "3.658" twMinEdge ="twRising" twMaxTime = "4.419" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;9&gt;" twMinTime = "3.668" twMinEdge ="twRising" twMaxTime = "4.429" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;10&gt;" twMinTime = "3.672" twMinEdge ="twRising" twMaxTime = "4.432" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;11&gt;" twMinTime = "3.678" twMinEdge ="twRising" twMaxTime = "4.438" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;12&gt;" twMinTime = "3.680" twMinEdge ="twRising" twMaxTime = "4.439" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;13&gt;" twMinTime = "3.701" twMinEdge ="twRising" twMaxTime = "4.462" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;14&gt;" twMinTime = "3.681" twMinEdge ="twRising" twMaxTime = "4.443" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;15&gt;" twMinTime = "3.686" twMinEdge ="twRising" twMaxTime = "4.448" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;16&gt;" twMinTime = "3.686" twMinEdge ="twRising" twMaxTime = "4.445" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;17&gt;" twMinTime = "3.698" twMinEdge ="twRising" twMaxTime = "4.459" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;18&gt;" twMinTime = "3.816" twMinEdge ="twRising" twMaxTime = "4.598" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;19&gt;" twMinTime = "3.834" twMinEdge ="twRising" twMaxTime = "4.622" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;20&gt;" twMinTime = "3.837" twMinEdge ="twRising" twMaxTime = "4.625" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;21&gt;" twMinTime = "3.817" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;22&gt;" twMinTime = "3.819" twMinEdge ="twRising" twMaxTime = "4.602" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;23&gt;" twMinTime = "3.822" twMinEdge ="twRising" twMaxTime = "4.604" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;24&gt;" twMinTime = "3.826" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;25&gt;" twMinTime = "3.815" twMinEdge ="twRising" twMaxTime = "4.595" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;26&gt;" twMinTime = "3.819" twMinEdge ="twRising" twMaxTime = "4.599" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;27&gt;" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;28&gt;" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;29&gt;" twMinTime = "3.838" twMinEdge ="twRising" twMaxTime = "4.625" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;30&gt;" twMinTime = "3.883" twMinEdge ="twRising" twMaxTime = "4.674" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;31&gt;" twMinTime = "3.888" twMinEdge ="twRising" twMaxTime = "4.679" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;32&gt;" twMinTime = "3.848" twMinEdge ="twRising" twMaxTime = "4.636" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;33&gt;" twMinTime = "3.850" twMinEdge ="twRising" twMaxTime = "4.638" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;34&gt;" twMinTime = "3.886" twMinEdge ="twRising" twMaxTime = "4.677" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;35&gt;" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.682" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "5.230" twMinEdge ="twRising" twMaxTime = "6.298" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;0&gt;" twMinTime = "4.318" twMinEdge ="twRising" twMaxTime = "5.154" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;1&gt;" twMinTime = "4.215" twMinEdge ="twRising" twMaxTime = "5.023" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;2&gt;" twMinTime = "4.210" twMinEdge ="twRising" twMaxTime = "5.016" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;3&gt;" twMinTime = "4.163" twMinEdge ="twRising" twMaxTime = "4.970" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;4&gt;" twMinTime = "4.175" twMinEdge ="twRising" twMaxTime = "4.981" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;5&gt;" twMinTime = "4.308" twMinEdge ="twRising" twMaxTime = "5.144" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;6&gt;" twMinTime = "4.206" twMinEdge ="twRising" twMaxTime = "5.011" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;7&gt;" twMinTime = "4.310" twMinEdge ="twRising" twMaxTime = "5.144" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;8&gt;" twMinTime = "4.346" twMinEdge ="twRising" twMaxTime = "5.175" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;9&gt;" twMinTime = "4.205" twMinEdge ="twRising" twMaxTime = "5.012" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;10&gt;" twMinTime = "4.303" twMinEdge ="twRising" twMaxTime = "5.132" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;11&gt;" twMinTime = "4.344" twMinEdge ="twRising" twMaxTime = "5.172" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;12&gt;" twMinTime = "4.337" twMinEdge ="twRising" twMaxTime = "5.164" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;13&gt;" twMinTime = "4.307" twMinEdge ="twRising" twMaxTime = "5.134" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;14&gt;" twMinTime = "4.215" twMinEdge ="twRising" twMaxTime = "5.024" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;15&gt;" twMinTime = "4.225" twMinEdge ="twRising" twMaxTime = "5.032" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;16&gt;" twMinTime = "4.191" twMinEdge ="twRising" twMaxTime = "5.000" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;17&gt;" twMinTime = "4.197" twMinEdge ="twRising" twMaxTime = "5.004" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;18&gt;" twMinTime = "4.201" twMinEdge ="twRising" twMaxTime = "5.009" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;0&gt;" twMinTime = "4.825" twMinEdge ="twRising" twMaxTime = "5.782" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;1&gt;" twMinTime = "4.781" twMinEdge ="twRising" twMaxTime = "5.738" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;2&gt;" twMinTime = "4.657" twMinEdge ="twRising" twMaxTime = "5.583" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;3&gt;" twMinTime = "4.665" twMinEdge ="twRising" twMaxTime = "5.591" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;0&gt;" twMinTime = "3.815" twMinEdge ="twRising" twMaxTime = "4.596" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;1&gt;" twMinTime = "3.809" twMinEdge ="twRising" twMaxTime = "4.591" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;2&gt;" twMinTime = "3.800" twMinEdge ="twRising" twMaxTime = "4.582" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;3&gt;" twMinTime = "3.818" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;4&gt;" twMinTime = "3.821" twMinEdge ="twRising" twMaxTime = "4.603" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;5&gt;" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.626" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;6&gt;" twMinTime = "3.836" twMinEdge ="twRising" twMaxTime = "4.619" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;7&gt;" twMinTime = "3.875" twMinEdge ="twRising" twMaxTime = "4.666" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;8&gt;" twMinTime = "3.866" twMinEdge ="twRising" twMaxTime = "4.657" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;9&gt;" twMinTime = "3.809" twMinEdge ="twRising" twMaxTime = "4.588" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;10&gt;" twMinTime = "3.786" twMinEdge ="twRising" twMaxTime = "4.566" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;11&gt;" twMinTime = "3.794" twMinEdge ="twRising" twMaxTime = "4.574" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;12&gt;" twMinTime = "3.811" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;13&gt;" twMinTime = "3.819" twMinEdge ="twRising" twMaxTime = "4.601" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;14&gt;" twMinTime = "3.786" twMinEdge ="twRising" twMaxTime = "4.567" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;15&gt;" twMinTime = "3.790" twMinEdge ="twRising" twMaxTime = "4.571" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;16&gt;" twMinTime = "3.805" twMinEdge ="twRising" twMaxTime = "4.588" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;17&gt;" twMinTime = "3.811" twMinEdge ="twRising" twMaxTime = "4.594" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;18&gt;" twMinTime = "3.661" twMinEdge ="twRising" twMaxTime = "4.423" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;19&gt;" twMinTime = "3.661" twMinEdge ="twRising" twMaxTime = "4.423" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;20&gt;" twMinTime = "3.689" twMinEdge ="twRising" twMaxTime = "4.450" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;21&gt;" twMinTime = "3.684" twMinEdge ="twRising" twMaxTime = "4.446" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;22&gt;" twMinTime = "3.675" twMinEdge ="twRising" twMaxTime = "4.437" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;23&gt;" twMinTime = "3.668" twMinEdge ="twRising" twMaxTime = "4.429" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;24&gt;" twMinTime = "3.659" twMinEdge ="twRising" twMaxTime = "4.420" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;25&gt;" twMinTime = "3.653" twMinEdge ="twRising" twMaxTime = "4.414" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;26&gt;" twMinTime = "3.689" twMinEdge ="twRising" twMaxTime = "4.448" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;27&gt;" twMinTime = "3.671" twMinEdge ="twRising" twMaxTime = "4.433" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;28&gt;" twMinTime = "3.678" twMinEdge ="twRising" twMaxTime = "4.441" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;29&gt;" twMinTime = "3.687" twMinEdge ="twRising" twMaxTime = "4.450" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;30&gt;" twMinTime = "3.692" twMinEdge ="twRising" twMaxTime = "4.454" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;31&gt;" twMinTime = "3.666" twMinEdge ="twRising" twMaxTime = "4.428" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;32&gt;" twMinTime = "3.671" twMinEdge ="twRising" twMaxTime = "4.433" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;33&gt;" twMinTime = "3.679" twMinEdge ="twRising" twMaxTime = "4.442" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;34&gt;" twMinTime = "3.684" twMinEdge ="twRising" twMaxTime = "4.447" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;35&gt;" twMinTime = "3.696" twMinEdge ="twRising" twMaxTime = "4.458" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "3.760" twMinEdge ="twRising" twMaxTime = "4.453" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList twDestWidth = "8"><twDest>core_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>7.972</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>7.972</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "8"><twDest>cpci_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>7.972</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>10.187</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "7"><twDest>gtx_clk</twDest><twClk2SU><twSrc>gtx_clk</twSrc><twRiseRise>7.432</twRiseRise><twRiseFall>2.022</twRiseFall><twFallFall>2.238</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_0_rxc</twDest><twClk2SU><twSrc>rgmii_0_rxc</twSrc><twRiseRise>7.750</twRiseRise><twFallRise>1.376</twFallRise><twFallFall>1.290</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_1_rxc</twDest><twClk2SU><twSrc>rgmii_1_rxc</twSrc><twRiseRise>7.840</twRiseRise><twFallRise>1.396</twFallRise><twFallFall>1.252</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_2_rxc</twDest><twClk2SU><twSrc>rgmii_2_rxc</twSrc><twRiseRise>7.105</twRiseRise><twFallRise>1.391</twFallRise><twFallFall>0.907</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_3_rxc</twDest><twClk2SU><twSrc>rgmii_3_rxc</twSrc><twRiseRise>7.119</twRiseRise><twFallRise>1.178</twFallRise><twFallFall>2.167</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable twDestWidth = "13" twMinSlack = "5.370" twMaxSlack = "5.600" twRelSkew = "0.230" ><twConstName>TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_data&lt;0&gt;" twSlack = "4.629" twRelSkew = "0.229" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;1&gt;" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;2&gt;" twSlack = "4.600" twRelSkew = "0.200" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;3&gt;" twSlack = "4.608" twRelSkew = "0.208" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;4&gt;" twSlack = "4.619" twRelSkew = "0.219" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;5&gt;" twSlack = "4.616" twRelSkew = "0.216" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;6&gt;" twSlack = "4.609" twRelSkew = "0.209" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;7&gt;" twSlack = "4.611" twRelSkew = "0.211" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;8&gt;" twSlack = "4.630" twRelSkew = "0.230" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;9&gt;" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;10&gt;" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;11&gt;" twSlack = "4.559" twRelSkew = "0.159" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;12&gt;" twSlack = "4.567" twRelSkew = "0.167" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;13&gt;" twSlack = "4.565" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;14&gt;" twSlack = "4.564" twRelSkew = "0.164" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;15&gt;" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;16&gt;" twSlack = "4.560" twRelSkew = "0.160" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;17&gt;" twSlack = "4.551" twRelSkew = "0.151" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;18&gt;" twSlack = "4.543" twRelSkew = "0.143" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;19&gt;" twSlack = "4.555" twRelSkew = "0.155" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;20&gt;" twSlack = "4.539" twRelSkew = "0.139" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;21&gt;" twSlack = "4.516" twRelSkew = "0.116" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;22&gt;" twSlack = "4.523" twRelSkew = "0.123" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;23&gt;" twSlack = "4.524" twRelSkew = "0.124" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;24&gt;" twSlack = "4.526" twRelSkew = "0.126" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;25&gt;" twSlack = "4.518" twRelSkew = "0.118" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;26&gt;" twSlack = "4.550" twRelSkew = "0.150" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;27&gt;" twSlack = "4.514" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;28&gt;" twSlack = "4.503" twRelSkew = "0.103" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;29&gt;" twSlack = "4.506" twRelSkew = "0.106" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;30&gt;" twSlack = "4.498" twRelSkew = "0.098" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;31&gt;" twSlack = "4.400" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "11" twMinSlack = "3.350" twMaxSlack = "3.373" twRelSkew = "0.023" ><twConstName>TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_rd_rdy" twSlack = "4.627" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_wr_rdy" twSlack = "4.650" twRelSkew = "0.023" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "21" twMinSlack = "3.359" twMaxSlack = "3.408" twRelSkew = "0.049" ><twConstName>TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_op_code_ack&lt;0&gt;" twSlack = "4.605" twRelSkew = "0.013" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_op_code_ack&lt;1&gt;" twSlack = "4.592" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_q_nearly_full_n2c" twSlack = "4.641" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_vld_n2c" twSlack = "4.598" twRelSkew = "0.006" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "2.311" twMaxSlack = "2.445" twRelSkew = "0.134" ><twConstName>TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_data&lt;0&gt;" twSlack = "4.566" twRelSkew = "0.011" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;1&gt;" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;2&gt;" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;3&gt;" twSlack = "4.555" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;4&gt;" twSlack = "4.558" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;5&gt;" twSlack = "4.610" twRelSkew = "0.055" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;6&gt;" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;7&gt;" twSlack = "4.618" twRelSkew = "0.063" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;8&gt;" twSlack = "4.608" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;9&gt;" twSlack = "4.611" twRelSkew = "0.056" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;10&gt;" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;11&gt;" twSlack = "4.631" twRelSkew = "0.076" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;12&gt;" twSlack = "4.629" twRelSkew = "0.074" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;13&gt;" twSlack = "4.633" twRelSkew = "0.078" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;14&gt;" twSlack = "4.636" twRelSkew = "0.081" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;15&gt;" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;16&gt;" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;17&gt;" twSlack = "4.669" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;18&gt;" twSlack = "4.643" twRelSkew = "0.088" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;19&gt;" twSlack = "4.652" twRelSkew = "0.097" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;20&gt;" twSlack = "4.655" twRelSkew = "0.100" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;21&gt;" twSlack = "4.664" twRelSkew = "0.109" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;22&gt;" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;23&gt;" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;24&gt;" twSlack = "4.682" twRelSkew = "0.127" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;25&gt;" twSlack = "4.689" twRelSkew = "0.134" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;26&gt;" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;27&gt;" twSlack = "4.666" twRelSkew = "0.111" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;28&gt;" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;29&gt;" twSlack = "4.668" twRelSkew = "0.113" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;30&gt;" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;31&gt;" twSlack = "4.628" twRelSkew = "0.073" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.009" twMaxSlack = "1.947" twRelSkew = "1.938" ><twConstName>TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_addr&lt;0&gt;" twSlack = "2.193" twRelSkew = "0.140" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;1&gt;" twSlack = "2.194" twRelSkew = "0.141" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;2&gt;" twSlack = "2.190" twRelSkew = "0.137" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;3&gt;" twSlack = "2.195" twRelSkew = "0.142" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;4&gt;" twSlack = "2.218" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;5&gt;" twSlack = "2.254" twRelSkew = "0.201" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;6&gt;" twSlack = "2.260" twRelSkew = "0.207" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;7&gt;" twSlack = "2.209" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;8&gt;" twSlack = "2.191" twRelSkew = "0.138" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;9&gt;" twSlack = "2.079" twRelSkew = "0.026" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;10&gt;" twSlack = "2.074" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;11&gt;" twSlack = "2.053" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;12&gt;" twSlack = "2.069" twRelSkew = "0.016" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;13&gt;" twSlack = "2.080" twRelSkew = "0.027" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;14&gt;" twSlack = "2.188" twRelSkew = "0.135" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;15&gt;" twSlack = "2.190" twRelSkew = "0.137" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;16&gt;" twSlack = "2.200" twRelSkew = "0.147" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;17&gt;" twSlack = "2.205" twRelSkew = "0.152" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;18&gt;" twSlack = "2.085" twRelSkew = "0.032" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw&lt;0&gt;" twSlack = "3.869" twRelSkew = "1.816" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw&lt;1&gt;" twSlack = "3.991" twRelSkew = "1.938" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw&lt;2&gt;" twSlack = "3.777" twRelSkew = "1.724" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw&lt;3&gt;" twSlack = "3.939" twRelSkew = "1.886" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_we" twSlack = "3.915" twRelSkew = "1.862" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "1.701" twMaxSlack = "1.964" twRelSkew = "0.263" ><twConstName>TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_data&lt;0&gt;" twSlack = "2.077" twRelSkew = "0.041" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;1&gt;" twSlack = "2.078" twRelSkew = "0.042" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;2&gt;" twSlack = "2.052" twRelSkew = "0.016" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;3&gt;" twSlack = "2.047" twRelSkew = "0.011" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;4&gt;" twSlack = "2.070" twRelSkew = "0.034" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;5&gt;" twSlack = "2.062" twRelSkew = "0.026" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;6&gt;" twSlack = "2.057" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;7&gt;" twSlack = "2.041" twRelSkew = "0.005" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;8&gt;" twSlack = "2.036" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;9&gt;" twSlack = "2.046" twRelSkew = "0.010" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;10&gt;" twSlack = "2.049" twRelSkew = "0.013" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;11&gt;" twSlack = "2.055" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;12&gt;" twSlack = "2.056" twRelSkew = "0.020" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;13&gt;" twSlack = "2.079" twRelSkew = "0.043" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;14&gt;" twSlack = "2.060" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;15&gt;" twSlack = "2.065" twRelSkew = "0.029" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;16&gt;" twSlack = "2.062" twRelSkew = "0.026" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;17&gt;" twSlack = "2.076" twRelSkew = "0.040" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;18&gt;" twSlack = "2.215" twRelSkew = "0.179" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;19&gt;" twSlack = "2.239" twRelSkew = "0.203" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;20&gt;" twSlack = "2.242" twRelSkew = "0.206" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;21&gt;" twSlack = "2.217" twRelSkew = "0.181" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;22&gt;" twSlack = "2.219" twRelSkew = "0.183" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;23&gt;" twSlack = "2.221" twRelSkew = "0.185" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;24&gt;" twSlack = "2.225" twRelSkew = "0.189" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;25&gt;" twSlack = "2.212" twRelSkew = "0.176" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;26&gt;" twSlack = "2.216" twRelSkew = "0.180" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;27&gt;" twSlack = "2.246" twRelSkew = "0.210" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;28&gt;" twSlack = "2.256" twRelSkew = "0.220" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;29&gt;" twSlack = "2.242" twRelSkew = "0.206" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;30&gt;" twSlack = "2.291" twRelSkew = "0.255" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;31&gt;" twSlack = "2.296" twRelSkew = "0.260" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;32&gt;" twSlack = "2.253" twRelSkew = "0.217" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;33&gt;" twSlack = "2.255" twRelSkew = "0.219" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;34&gt;" twSlack = "2.294" twRelSkew = "0.258" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;35&gt;" twSlack = "2.299" twRelSkew = "0.263" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.601" twMaxSlack = "1.930" twRelSkew = "1.329" ><twConstName>TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_addr&lt;0&gt;" twSlack = "2.771" twRelSkew = "0.701" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;1&gt;" twSlack = "2.640" twRelSkew = "0.570" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;2&gt;" twSlack = "2.633" twRelSkew = "0.563" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;3&gt;" twSlack = "2.587" twRelSkew = "0.517" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;4&gt;" twSlack = "2.598" twRelSkew = "0.528" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;5&gt;" twSlack = "2.761" twRelSkew = "0.691" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;6&gt;" twSlack = "2.628" twRelSkew = "0.558" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;7&gt;" twSlack = "2.761" twRelSkew = "0.691" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;8&gt;" twSlack = "2.792" twRelSkew = "0.722" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;9&gt;" twSlack = "2.629" twRelSkew = "0.559" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;10&gt;" twSlack = "2.749" twRelSkew = "0.679" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;11&gt;" twSlack = "2.789" twRelSkew = "0.719" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;12&gt;" twSlack = "2.781" twRelSkew = "0.711" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;13&gt;" twSlack = "2.751" twRelSkew = "0.681" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;14&gt;" twSlack = "2.641" twRelSkew = "0.571" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;15&gt;" twSlack = "2.649" twRelSkew = "0.579" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;16&gt;" twSlack = "2.617" twRelSkew = "0.547" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;17&gt;" twSlack = "2.621" twRelSkew = "0.551" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;18&gt;" twSlack = "2.626" twRelSkew = "0.556" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw&lt;0&gt;" twSlack = "3.399" twRelSkew = "1.329" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw&lt;1&gt;" twSlack = "3.355" twRelSkew = "1.285" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw&lt;2&gt;" twSlack = "3.200" twRelSkew = "1.130" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw&lt;3&gt;" twSlack = "3.208" twRelSkew = "1.138" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_we" twSlack = "2.070" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "1.717" twMaxSlack = "1.969" twRelSkew = "0.252" ><twConstName>TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_data&lt;0&gt;" twSlack = "2.213" twRelSkew = "0.182" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;1&gt;" twSlack = "2.208" twRelSkew = "0.177" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;2&gt;" twSlack = "2.199" twRelSkew = "0.168" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;3&gt;" twSlack = "2.217" twRelSkew = "0.186" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;4&gt;" twSlack = "2.220" twRelSkew = "0.189" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;5&gt;" twSlack = "2.243" twRelSkew = "0.212" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;6&gt;" twSlack = "2.236" twRelSkew = "0.205" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;7&gt;" twSlack = "2.283" twRelSkew = "0.252" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;8&gt;" twSlack = "2.274" twRelSkew = "0.243" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;9&gt;" twSlack = "2.205" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;10&gt;" twSlack = "2.183" twRelSkew = "0.152" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;11&gt;" twSlack = "2.191" twRelSkew = "0.160" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;12&gt;" twSlack = "2.209" twRelSkew = "0.178" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;13&gt;" twSlack = "2.218" twRelSkew = "0.187" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;14&gt;" twSlack = "2.184" twRelSkew = "0.153" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;15&gt;" twSlack = "2.188" twRelSkew = "0.157" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;16&gt;" twSlack = "2.205" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;17&gt;" twSlack = "2.211" twRelSkew = "0.180" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;18&gt;" twSlack = "2.040" twRelSkew = "0.009" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;19&gt;" twSlack = "2.040" twRelSkew = "0.009" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;20&gt;" twSlack = "2.067" twRelSkew = "0.036" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;21&gt;" twSlack = "2.063" twRelSkew = "0.032" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;22&gt;" twSlack = "2.054" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;23&gt;" twSlack = "2.046" twRelSkew = "0.015" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;24&gt;" twSlack = "2.037" twRelSkew = "0.006" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;25&gt;" twSlack = "2.031" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;26&gt;" twSlack = "2.065" twRelSkew = "0.034" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;27&gt;" twSlack = "2.050" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;28&gt;" twSlack = "2.058" twRelSkew = "0.027" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;29&gt;" twSlack = "2.067" twRelSkew = "0.036" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;30&gt;" twSlack = "2.071" twRelSkew = "0.040" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;31&gt;" twSlack = "2.045" twRelSkew = "0.014" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;32&gt;" twSlack = "2.050" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;33&gt;" twSlack = "2.059" twRelSkew = "0.028" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;34&gt;" twSlack = "2.064" twRelSkew = "0.033" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;35&gt;" twSlack = "2.075" twRelSkew = "0.044" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum><twErrCnt>0</twErrCnt><twScore>0</twScore><twConstCov><twPathCnt>2642246</twPathCnt><twNetCnt>24</twNetCnt><twConnCnt>170479</twConnCnt></twConstCov><twStats><twMinPer>10.187</twMinPer><twFootnote number="1" /><twMaxFreq>98.164</twMaxFreq><twMaxFromToDel>1.396</twMaxFromToDel><twMaxNetDel>5.257</twMaxNetDel><twMinInBeforeClk>2.865</twMinInBeforeClk><twMinOutAfterClk>4.689</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov  1 17:38:52 2013 </twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 761 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
