#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 14 18:00:07 2021
# Process ID: 24693
# Current directory: /home/bscuser/Documents/work/GitLab/git_vivado_kcu105/run
# Command line: vivado -mode batch -source ../script/vivado_non_project.tcl -notrace -tclargs -cmd run -ifn ../script/file_list.txt -top top -part xcku040-ffva1156-2-e
# Log file: /home/bscuser/Documents/work/GitLab/git_vivado_kcu105/run/vivado.log
# Journal file: /home/bscuser/Documents/work/GitLab/git_vivado_kcu105/run/vivado.jou
#-----------------------------------------------------------
source ../script/vivado_non_project.tcl -notrace
    IfnOpt=../script/file_list.txt TopOpt=top PartOpt=xcku040-ffva1156-2-e
WARNING: Unsupported file extension .txt for ../script/file_list.txt
WARNING: Unsupported source type misc. ../script/file_list.txt will be version controlled.
Command: synth_design -top top -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24713 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2230.551 ; gain = 198.684 ; free physical = 4230 ; free virtual = 10838
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/verilog/top.v:23]
	Parameter CLK_FREQ bound to: 300000000 - type: integer 
	Parameter LED_NUM bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/verilog/top.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/verilog/top.v:47]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/bscuser/eda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/home/bscuser/eda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/bscuser/eda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/home/bscuser/eda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'Led_Water' [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/verilog/Led_Water.v:23]
	Parameter CLK_FREQ bound to: 300000000 - type: integer 
	Parameter LED_NUM bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Led_Water' (3#1) [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/verilog/Led_Water.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_Led_Water'. This will prevent further optimization [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/verilog/top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/verilog/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2292.301 ; gain = 260.434 ; free physical = 4271 ; free virtual = 10886
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2295.270 ; gain = 263.402 ; free physical = 4266 ; free virtual = 10880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2295.270 ; gain = 263.402 ; free physical = 4266 ; free virtual = 10880
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.176 ; gain = 0.000 ; free physical = 4260 ; free virtual = 10874
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/constrs/top.xdc]
Finished Parsing XDC File [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/constrs/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/constrs/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.020 ; gain = 0.000 ; free physical = 4206 ; free virtual = 10827
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.020 ; gain = 0.000 ; free physical = 4206 ; free virtual = 10827
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2441.020 ; gain = 409.152 ; free physical = 4256 ; free virtual = 10864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2441.020 ; gain = 409.152 ; free physical = 4256 ; free virtual = 10864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2441.020 ; gain = 409.152 ; free physical = 4256 ; free virtual = 10864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2441.020 ; gain = 409.152 ; free physical = 4246 ; free virtual = 10861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Led_Water 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2441.020 ; gain = 409.152 ; free physical = 4229 ; free virtual = 10852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2480.629 ; gain = 448.762 ; free physical = 3988 ; free virtual = 10600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2501.660 ; gain = 469.793 ; free physical = 3975 ; free virtual = 10593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2501.660 ; gain = 469.793 ; free physical = 3975 ; free virtual = 10592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2508.598 ; gain = 476.730 ; free physical = 3979 ; free virtual = 10591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2508.598 ; gain = 476.730 ; free physical = 3979 ; free virtual = 10591
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2508.598 ; gain = 476.730 ; free physical = 3979 ; free virtual = 10591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2508.598 ; gain = 476.730 ; free physical = 3979 ; free virtual = 10591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2508.598 ; gain = 476.730 ; free physical = 3979 ; free virtual = 10591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2508.598 ; gain = 476.730 ; free physical = 3979 ; free virtual = 10591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     7|
|5     |LUT4   |     7|
|6     |LUT5   |    33|
|7     |LUT6   |     1|
|8     |FDRE   |    39|
|9     |FDSE   |     1|
|10    |IBUF   |     1|
|11    |IBUFDS |     1|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |   104|
|2     |  inst_Led_Water |Led_Water |    93|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2508.598 ; gain = 476.730 ; free physical = 3979 ; free virtual = 10591
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2508.598 ; gain = 330.980 ; free physical = 3995 ; free virtual = 10613
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2508.605 ; gain = 476.730 ; free physical = 3995 ; free virtual = 10613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.504 ; gain = 0.000 ; free physical = 3988 ; free virtual = 10606
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/constrs/top.xdc]
Finished Parsing XDC File [/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/src/constrs/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.207 ; gain = 0.000 ; free physical = 4011 ; free virtual = 10629
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 2582.207 ; gain = 1066.973 ; free physical = 4138 ; free virtual = 10762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.207 ; gain = 0.000 ; free physical = 4138 ; free virtual = 10762
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2620.160 ; gain = 5.938 ; free physical = 4136 ; free virtual = 10762
INFO: [Common 17-1381] The checkpoint '/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/run/top_syn.dcp' has been generated.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2681.863 ; gain = 61.699 ; free physical = 4152 ; free virtual = 10770

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 202908fc7

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2681.863 ; gain = 0.000 ; free physical = 4134 ; free virtual = 10751

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bscuser/eda/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2805.520 ; gain = 0.000 ; free physical = 3913 ; free virtual = 10569
Phase 1 Generate And Synthesize Debug Cores | Checksum: f4bfedd5

Time (s): cpu = 00:03:03 ; elapsed = 00:02:47 . Memory (MB): peak = 2805.520 ; gain = 77.656 ; free physical = 3913 ; free virtual = 10569

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 81 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 148f27618

Time (s): cpu = 00:03:03 ; elapsed = 00:02:47 . Memory (MB): peak = 2805.520 ; gain = 77.656 ; free physical = 3933 ; free virtual = 10569
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Retarget, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: f6dd0d91

Time (s): cpu = 00:03:03 ; elapsed = 00:02:47 . Memory (MB): peak = 2805.520 ; gain = 77.656 ; free physical = 3933 ; free virtual = 10569
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1a2e5d9d4

Time (s): cpu = 00:03:04 ; elapsed = 00:02:47 . Memory (MB): peak = 2805.520 ; gain = 77.656 ; free physical = 3933 ; free virtual = 10569
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Sweep, 868 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 1a2e5d9d4

Time (s): cpu = 00:03:04 ; elapsed = 00:02:47 . Memory (MB): peak = 2805.520 ; gain = 77.656 ; free physical = 3933 ; free virtual = 10569
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1a2e5d9d4

Time (s): cpu = 00:03:04 ; elapsed = 00:02:47 . Memory (MB): peak = 2805.520 ; gain = 77.656 ; free physical = 3933 ; free virtual = 10569
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a2e5d9d4

Time (s): cpu = 00:03:04 ; elapsed = 00:02:47 . Memory (MB): peak = 2805.520 ; gain = 77.656 ; free physical = 3933 ; free virtual = 10569
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              17  |                                             72  |
|  Constant propagation         |               0  |              16  |                                             47  |
|  Sweep                        |               0  |              76  |                                            868  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.520 ; gain = 0.000 ; free physical = 3932 ; free virtual = 10568
Ending Logic Optimization Task | Checksum: 196f56d85

Time (s): cpu = 00:03:04 ; elapsed = 00:02:47 . Memory (MB): peak = 2805.520 ; gain = 77.656 ; free physical = 3932 ; free virtual = 10568

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.159 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: e2a318fc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3538 ; free virtual = 10168
Ending Power Optimization Task | Checksum: e2a318fc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3938.273 ; gain = 1132.754 ; free physical = 3544 ; free virtual = 10174

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e2a318fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3544 ; free virtual = 10175

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3544 ; free virtual = 10175
Ending Netlist Obfuscation Task | Checksum: 131488ba7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3539 ; free virtual = 10174
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:25 ; elapsed = 00:03:10 . Memory (MB): peak = 3938.273 ; gain = 1318.113 ; free physical = 3539 ; free virtual = 10174
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3535 ; free virtual = 10165
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca8938eb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3535 ; free virtual = 10165
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3535 ; free virtual = 10165

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5162f596

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3521 ; free virtual = 10157

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 867946e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3513 ; free virtual = 10149

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 867946e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3513 ; free virtual = 10149
Phase 1 Placer Initialization | Checksum: 867946e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3513 ; free virtual = 10149

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 83d360bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3504 ; free virtual = 10139

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 140 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 43 nets or cells. Created 1 new cell, deleted 42 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3446 ; free virtual = 10082

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             42  |                    43  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             42  |                    43  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 235eb11c6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3446 ; free virtual = 10082
Phase 2.2 Global Placement Core | Checksum: 2085fe8f1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3443 ; free virtual = 10079
Phase 2 Global Placement | Checksum: 2085fe8f1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3448 ; free virtual = 10084

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 195745796

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3447 ; free virtual = 10084

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 182d3a756

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3445 ; free virtual = 10082

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c918168a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3445 ; free virtual = 10082

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 179c429b2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3445 ; free virtual = 10081

Phase 3.5 Small Shape DP

Phase 3.5.1 Small Shape Clustering
Phase 3.5.1 Small Shape Clustering | Checksum: 1a86120af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3439 ; free virtual = 10075

Phase 3.5.2 DP Optimization
Phase 3.5.2 DP Optimization | Checksum: 1bf990cf8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3437 ; free virtual = 10073

Phase 3.5.3 Flow Legalize Slice Clusters
Phase 3.5.3 Flow Legalize Slice Clusters | Checksum: 155d70859

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3435 ; free virtual = 10071

Phase 3.5.4 Slice Area Swap
Phase 3.5.4 Slice Area Swap | Checksum: 1cef6865f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3421 ; free virtual = 10057

Phase 3.5.5 Commit Slice Clusters
Phase 3.5.5 Commit Slice Clusters | Checksum: 1a9c10a50

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3428 ; free virtual = 10066
Phase 3.5 Small Shape DP | Checksum: 1a9c10a50

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3415 ; free virtual = 10055

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b328dec0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3408 ; free virtual = 10049

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 214d3ce5e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3408 ; free virtual = 10049
Phase 3 Detail Placement | Checksum: 214d3ce5e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3408 ; free virtual = 10049

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d6243041

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d6243041

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3408 ; free virtual = 10049
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.604. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13fe0e7a4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3408 ; free virtual = 10049
Phase 4.1 Post Commit Optimization | Checksum: 13fe0e7a4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3408 ; free virtual = 10049

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13fe0e7a4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3415 ; free virtual = 10056
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3418 ; free virtual = 10059

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e58a6f11

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3418 ; free virtual = 10059

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3418 ; free virtual = 10059
Phase 4.4 Final Placement Cleanup | Checksum: 18545f576

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3418 ; free virtual = 10059
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18545f576

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3418 ; free virtual = 10059
Ending Placer Task | Checksum: 166c2c08e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3418 ; free virtual = 10059
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3475 ; free virtual = 10116
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 70de1682 ConstDB: 0 ShapeSum: 503b229f RouteDB: a5a9876d

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f2fa6854

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3270 ; free virtual = 9900
Post Restoration Checksum: NetGraph: 2c5646df NumContArr: 41141cbe Constraints: 483289c1 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b59ced5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3242 ; free virtual = 9872

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b59ced5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3185 ; free virtual = 9821

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b59ced5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3185 ; free virtual = 9821

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: adef4933

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3176 ; free virtual = 9812

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1b04dfad7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3176 ; free virtual = 9812
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.731  | TNS=0.000  | WHS=-0.074 | THS=-0.989 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1c964d6a0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3171 ; free virtual = 9807
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.731  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 26b57826e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3171 ; free virtual = 9807
Phase 2 Router Initialization | Checksum: 1a2e72de6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3171 ; free virtual = 9807

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2479
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2111
  Number of Partially Routed Nets     = 368
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1654ce982

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3163 ; free virtual = 9799

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.689  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 128555f55

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3172 ; free virtual = 9803

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: ec539dd2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3171 ; free virtual = 9801
Phase 4 Rip-up And Reroute | Checksum: ec539dd2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3171 ; free virtual = 9801

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ec539dd2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3165 ; free virtual = 9801

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ec539dd2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3165 ; free virtual = 9801
Phase 5 Delay and Skew Optimization | Checksum: ec539dd2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3165 ; free virtual = 9801

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 138e4aa1e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3165 ; free virtual = 9801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.689  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17743b12d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3165 ; free virtual = 9801
Phase 6 Post Hold Fix | Checksum: 17743b12d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3165 ; free virtual = 9801

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0690971 %
  Global Horizontal Routing Utilization  = 0.0716696 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1676f5067

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3147 ; free virtual = 9783

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1676f5067

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3145 ; free virtual = 9781

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1676f5067

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3145 ; free virtual = 9781

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.689  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1676f5067

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3146 ; free virtual = 9783
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3210 ; free virtual = 9846

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3210 ; free virtual = 9846
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3210 ; free virtual = 9846
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3189 ; free virtual = 9838
INFO: [Common 17-1381] The checkpoint '/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/run/top_routed.dcp' has been generated.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/bscuser/Documents/work/GitLab/git_vivado_kcu105/run/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec 14 18:05:26 2021. For additional details about this file, please refer to the WebTalk help file at /home/bscuser/eda/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3938.273 ; gain = 0.000 ; free physical = 3169 ; free virtual = 9816
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 18:05:26 2021...
