Testbench for Xilinx coregen db_mem and application of VHDL configuration.


Testbech result:
![Image](https://github.com/user-attachments/assets/f2d8c4c5-b97f-4f4a-94c1-0505f9433554)
