Jasper Apps 2022.12 FCS 64 bits 2022.12.14 12:48:24 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /storage/ckarfa/hpdmc/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ISO-8859-1", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ISO-8859-1", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/storage/ckarfa/.config/cadence/jasper.conf".
% # Set Paths
% set FPV_ROOT    [pwd]
/storage/ckarfa/hpdmc
% set FLIST_ROOT  $FPV_ROOT/filelist
/storage/ckarfa/hpdmc/filelist
% 
% # Analyze Design Files from Filelist
% analyze -sv12 -f $FLIST_ROOT/rv/rv.f
INFO (INL011): Processing "-f" file "/storage/ckarfa/hpdmc/filelist/rv/rv.f".
[-- (VERI-1482)] Analyzing Verilog file '/home/Cadence_tools/jasper_2022.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/storage/ckarfa/hpdmc/rtl/rv/timer_core.sv'
% 
% # Analyze Assertions File
% analyze -sv12 ./sva/rv/rv.sv
[-- (VERI-1482)] Analyzing Verilog file './sva/rv/rv.sv'
% 
% # Initialize Coverage
% check_cov -init -model all
INFO (ICD011): Message "VERI-9104" has been changed from "error" to "warning" level.
true
% 
% # Elaborate the Top Module
% elaborate -top timer_core
INFO (ISW003): Top module name is "timer_core".
[INFO (HIER-8002)] /storage/ckarfa/hpdmc/rtl/rv/timer_core.sv(63): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./sva/rv/rv.sv(2): compiling module 'rv_timer_assertions'
[INFO (VERI-1018)] /storage/ckarfa/hpdmc/rtl/rv/timer_core.sv(7): compiling module 'timer_core'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (0 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Toggle Statement
    include_x_cover_items = False
    exclude_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    toggle_mutation_type = StopAt
    statement_type_blocking = Falsestatement_type_non_blocking = False
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
timer_core
[<embedded>] % 
[<embedded>] % # Define Clock and Reset
[<embedded>] % clock clk_i
[<embedded>] % reset rst_ni
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_ni".
[<embedded>] % 
[<embedded>] % # Run Formal Verification
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 12 design flops, 0 of 0 design latches, 10 of 19 internal elements.
WARNING (WRS031): 12 of 12 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
0: Finished reduce in 0s
Ncustom9: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom10: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "timer_core.rv_timer_assertions_inst._assert_1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "timer_core.rv_timer_assertions_inst._assert_1:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 2 properties in preprocessing
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Measure and Report Coverage
[<embedded>] % check_cov -measure -type {coi proof}
INFO (ICOV029): Measuring {proof} coverage for task {<embedded>}.
INFO (ICOV033): Starting {proof} measurement for task {<embedded>}.
INFO (ICOV034): Finished {proof} measurement for task {<embedded>}.
INFO (ICOV028): Loading coverage metrics from prove/hunt results.
INFO (ICOV033): Starting {coi} measurement for task {<embedded>}.
INFO (ICOV034): Finished {coi} measurement for task {<embedded>}.
INFO (ICOV030): Completed measure for task {<embedded>}.
[<embedded>] % report -summary -force -result -file rv_timer.fpv.rpt
[<embedded>] % exit -force
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.460 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
