read_verilog mux.v
proc
flatten
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module

select -assert-count 2  t:LUT3
select -assert-count 5  t:LUT6
select -assert-none t:LUT3 t:LUT6 %% t:* %D
