From 7da96f1e6206c14ed12320a03f41e0cc0f099d4a Mon Sep 17 00:00:00 2001
From: Anson Huang <b20788@freescale.com>
Date: Fri, 19 Jun 2015 23:19:33 +0800
Subject: [PATCH 0818/1221] MLK-11138 ARM: imx: correct AHB post div name for
 busfreq

Commit (913c520 MLK-11045: arm: imx: clk-imx7d:
remove ahb_root_clk LPCG clock gate) changes AHB clk's post
divider name from IMX7D_AHB_CHANNEL_ROOT_DIV to
IMX7D_AHB_CHANNEL_ROOT_CLK, busfreq needs to update
AHB clk name accordingly, otherwise, first time busfreq
enters low bus mode, AHB clk rate is 12MHz which is
incorrect, it should be 24MHz.

Signed-off-by: Anson Huang <b20788@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/imx7d.dtsi |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/arm/boot/dts/imx7d.dtsi b/arch/arm/boot/dts/imx7d.dtsi
index 8d6d3a1..95c4057 100644
--- a/arch/arm/boot/dts/imx7d.dtsi
+++ b/arch/arm/boot/dts/imx7d.dtsi
@@ -313,7 +313,7 @@
 				<&clks IMX7D_DRAM_ROOT_SRC>, <&clks IMX7D_DRAM_ALT_ROOT_SRC>,
 				<&clks IMX7D_PLL_DRAM_MAIN_CLK>, <&clks IMX7D_DRAM_ALT_ROOT_CLK>,
 				<&clks IMX7D_PLL_SYS_PFD2_270M_CLK>, <&clks IMX7D_PLL_SYS_PFD1_332M_CLK>,
-				<&clks IMX7D_AHB_CHANNEL_ROOT_DIV>, <&clks IMX7D_MAIN_AXI_ROOT_DIV>;
+				<&clks IMX7D_AHB_CHANNEL_ROOT_CLK>, <&clks IMX7D_MAIN_AXI_ROOT_DIV>;
 			clock-names = "osc", "axi_sel", "ahb_sel", "pfd0_392m", "dram_root", "dram_alt_sel",
 					"pll_dram", "dram_alt_root", "pfd2_270m", "pfd1_332m", "ahb", "axi";
 			interrupts = <0 112 0x04>, <0 113 0x04>;
-- 
1.7.5.4

