$date
	Sat Oct 22 21:52:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#336989
b10100 !
1"
#336990
b10100 &
b10100 %
1$
#336991
0"
#336994
b1010 &
b1010 %
#336998
b101 &
b101 %
#337002
b10000 &
b10000 %
#337006
b1000 &
b1000 %
#337010
b100 &
b100 %
#337014
b10 &
b10 %
#337018
b1 &
b1 %
1#
#337022
b0 &
0#
b0 %
0$
#1318107
b10110 !
1"
#1318110
b10110 &
b10110 %
1$
#1318111
0"
#1318114
b1011 &
b1011 %
#1318118
b100010 &
b100010 %
#1318122
b10001 &
b10001 %
#1318126
b110100 &
b110100 %
#1318130
b11010 &
b11010 %
#1318134
b1101 &
b1101 %
#1318138
b101000 &
b101000 %
#1318142
b10100 &
b10100 %
#1318146
b1010 &
b1010 %
#1318150
b101 &
b101 %
#1318154
b10000 &
b10000 %
#1318158
b1000 &
b1000 %
#1318162
b100 &
b100 %
#1318166
b10 &
b10 %
#1318170
b1 &
b1 %
1#
#1318174
b0 &
0#
b0 %
0$
#2356223
b1100 !
1"
#2356226
b1100 &
b1100 %
1$
#2356227
0"
#2356230
b110 &
b110 %
#2356234
b11 &
b11 %
#2356238
b1010 &
b1010 %
#2356242
b101 &
b101 %
#2356246
b10000 &
b10000 %
#2356250
b1000 &
b1000 %
#2356254
b100 &
b100 %
#2356258
b10 &
b10 %
#2356262
b1 &
1#
b1 %
#2356266
b0 &
b0 %
0#
0$
#4500012
