

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Thu Dec 19 08:55:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  6.030 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|       68|  51.000 ns|  0.578 us|    6|   68|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_14_1  |        4|       66|         3|          2|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %x"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_1 = load i6 %x" [./bignum.h:14]   --->   Operation 9 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp_eq  i6 %x_1, i6 32" [./bignum.h:14]   --->   Operation 11 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %x_1, i6 1" [./bignum.h:14]   --->   Operation 13 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split12, void %_Z9fpga_powm6BignumILi32ELi64EES0_S0_.exit.loopexit.exitStub" [./bignum.h:14]   --->   Operation 14 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_cast = zext i6 %x_1" [./bignum.h:14]   --->   Operation 15 'zext' 'x_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%modulus_digits_data_V_addr = getelementptr i64 %modulus_digits_data_V, i64 0, i64 %x_cast"   --->   Operation 16 'getelementptr' 'modulus_digits_data_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%modulus_digits_data_V_load = load i5 %modulus_digits_data_V_addr"   --->   Operation 17 'load' 'modulus_digits_data_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%result_digits_data_V_addr = getelementptr i64 %result_digits_data_V, i64 0, i64 %x_cast"   --->   Operation 18 'getelementptr' 'result_digits_data_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%result_digits_data_V_load = load i5 %result_digits_data_V_addr"   --->   Operation 19 'load' 'result_digits_data_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%modulus_digits_data_V_load = load i5 %modulus_digits_data_V_addr"   --->   Operation 20 'load' 'modulus_digits_data_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%result_digits_data_V_load = load i5 %result_digits_data_V_addr"   --->   Operation 21 'load' 'result_digits_data_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 22 [1/1] (2.77ns)   --->   "%icmp_ln1068 = icmp_eq  i64 %modulus_digits_data_V_load, i64 %result_digits_data_V_load"   --->   Operation 22 'icmp' 'icmp_ln1068' <Predicate = (!icmp_ln14)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./bignum.h:14]   --->   Operation 23 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln15 = br i1 %icmp_ln1068, void %_Z9fpga_powm6BignumILi32ELi64EES0_S0_.exit.loopexit.exitStub, void" [./bignum.h:15]   --->   Operation 24 'br' 'br_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_3 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln14 = store i6 %add_ln14, i6 %x" [./bignum.h:14]   --->   Operation 25 'store' 'store_ln14' <Predicate = (!icmp_ln14 & icmp_ln1068)> <Delay = 1.58>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!icmp_ln14 & icmp_ln1068)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void, i1 0, void %.split12"   --->   Operation 27 'phi' 'merge' <Predicate = (!icmp_ln1068) | (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (!icmp_ln1068) | (icmp_ln14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('x') [3]  (0 ns)
	'load' operation ('x', ./bignum.h:14) on local variable 'x' [7]  (0 ns)
	'getelementptr' operation ('modulus_digits_data_V_addr') [16]  (0 ns)
	'load' operation ('modulus_digits_data_V_load') on array 'modulus_digits_data_V' [17]  (3.25 ns)

 <State 2>: 6.03ns
The critical path consists of the following:
	'load' operation ('modulus_digits_data_V_load') on array 'modulus_digits_data_V' [17]  (3.25 ns)
	'icmp' operation ('icmp_ln1068') [20]  (2.78 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln14', ./bignum.h:14) of variable 'add_ln14', ./bignum.h:14 on local variable 'x' [23]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
