{
    "brams": [
        {"name": "BRAM_1", "dims": [2, 4, 4]},
        {"name": "BRAM_2", "dims": [2, 2, 3, 3]},
        {"name": "BRAM_3", "dims": [2]},
        {"name": "BRAM_4", "dims": [4, 2]},
        {"name": "BRAM_5", "dims": [2, 4, 4]},
        {"name": "BRAM_6", "dims": [2, 2, 2]}
    ],
    "drams": [
        {"name": "DRAM_1", "dims": [2, 4, 4], "bundle": "mem1"},
        {"name": "DRAM_2", "dims": [2, 2, 3, 3], "bundle": "mem1"},
        {"name": "DRAM_3", "dims": [2], "bundle": "mem1"},
        {"name": "DRAM_4", "dims": [4, 2], "bundle": "mem1"},
        {"name": "DRAM_5", "dims": [2, 2, 2], "bundle": "mem2"}
    ],
    "ops": {
        "load_1": {
            "func_name": "load",
            "dims": [2, 4, 4],
            "args": ["DRAM_1", "BRAM_1"]
        },
        "load_2": {
            "func_name": "load",
            "dims": [2, 2, 3, 3],
            "args": ["DRAM_2", "BRAM_2"]
        },
        "load_3": {
            "func_name": "load",
            "dims": [2],
            "args": ["DRAM_3", "BRAM_3"]
        },
        "load_4": {
            "func_name": "load",
            "dims": [4, 2],
            "args": ["DRAM_4", "BRAM_4"]
        },
        "batchnorm": {
            "func_name": "batchnorm",
            "dims": [2, 4, 4],
            "func_info": ["batch_norm_template.cpp", 0.00001],
            "args": ["BRAM_1", "BRAM_4", "BRAM_5"]
        },
        "conv": {
            "func_name": "conv",
            "dims": [2, 2, 4, 4, 2, 2, 3, 1, 2],
            "func_info": ["conv_template.cpp", "conv2d", false],
            "args": ["BRAM_5", "BRAM_2", "BRAM_3", "BRAM_1"]
        },
        "activation": {
            "func_name": "activation",
            "dims": [2, 4, 4],
            "func_info": ["activations_template.cpp", "relu"],
            "args": ["BRAM_1", "BRAM_5"]
        },
        "maxpool": {
            "func_name": "maxpool",
            "dims": [2, 4, 4, 2, 2, 2, 2, 2, 2],
            "func_info": ["maxpool_template.cpp"],
            "args": ["BRAM_5", "BRAM_6"]
        },
        "store": {
            "func_name": "store",
            "dims": [2, 2, 2],
            "args": ["BRAM_6", "DRAM_5"]
        },
        "matrix_add": {
            "func_name": "matrix_add",
            "dims": [2, 2, 2],
            "func_info": ["matrix_add_template.cpp"],
            "args": ["BRAM_4", "BRAM_5", "BRAM_6"]
        }
    },
    "output_dram_names": ["DRAM_4", "DRAM_5"],
    "FPGA_name": "xczu9eg-ffvb1156-2-e",
    "clock_period": 10,
    "task": ["csim", "csynth", "cosim", "export_ip"],
    "data_type": "ap_fixed<16, 5>",
    "top_func_name": "top",
    "output_files": {
        "top_cpp": "top.cpp",
        "top_h": "top.h",
        "tb_top_cpp": "tb_top.cpp",
        "run_hls_tcl": "run_hls.tcl"
    }
}
