digraph "CFG for '_Z17gpu_grey_and_blurPhS_ii' function" {
	label="CFG for '_Z17gpu_grey_and_blurPhS_ii' function";

	Node0x4cfd5b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !5, !invariant.load !6\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = add i32 %20, %14\l  %22 = icmp slt i32 %13, %2\l  %23 = icmp slt i32 %21, %3\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %51\l|{<s0>T|<s1>F}}"];
	Node0x4cfd5b0:s0 -> Node0x4d01060;
	Node0x4cfd5b0:s1 -> Node0x4d010f0;
	Node0x4d01060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%25:\l25:                                               \l  %26 = mul nsw i32 %21, %2\l  %27 = add nsw i32 %26, %13\l  %28 = mul nsw i32 %27, 3\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %29\l  %31 = load i8, i8 addrspace(1)* %30, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %32 = add nsw i32 %28, 1\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %33\l  %35 = load i8, i8 addrspace(1)* %34, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %36 = add nsw i32 %28, 2\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %37\l  %39 = load i8, i8 addrspace(1)* %38, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %40 = uitofp i8 %31 to float\l  %41 = fmul contract float %40, 0x3FCAE147A0000000\l  %42 = uitofp i8 %35 to float\l  %43 = fmul contract float %42, 0x3FE6B851E0000000\l  %44 = fadd contract float %41, %43\l  %45 = uitofp i8 %39 to float\l  %46 = fmul contract float %45, 0x3FB1EB8520000000\l  %47 = fadd contract float %44, %46\l  %48 = fptoui float %47 to i8\l  %49 = sext i32 %27 to i64\l  %50 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %49\l  store i8 %48, i8 addrspace(1)* %50, align 1, !tbaa !7\l  br label %51\l}"];
	Node0x4d01060 -> Node0x4d010f0;
	Node0x4d010f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %24, label %52, label %191\l|{<s0>T|<s1>F}}"];
	Node0x4d010f0:s0 -> Node0x4d03750;
	Node0x4d010f0:s1 -> Node0x4d037e0;
	Node0x4d03750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%52:\l52:                                               \l  %53 = add nsw i32 %21, -1\l  %54 = icmp sgt i32 %21, 0\l  %55 = mul nsw i32 %53, %2\l  %56 = add nsw i32 %13, -1\l  br i1 %54, label %57, label %67\l|{<s0>T|<s1>F}}"];
	Node0x4d03750:s0 -> Node0x4d03b90;
	Node0x4d03750:s1 -> Node0x4d03be0;
	Node0x4d03b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%57:\l57:                                               \l  %58 = icmp sgt i32 %13, 0\l  %59 = icmp sle i32 %13, %2\l  %60 = select i1 %58, i1 %59, i1 false\l  br i1 %60, label %61, label %67\l|{<s0>T|<s1>F}}"];
	Node0x4d03b90:s0 -> Node0x4d03ef0;
	Node0x4d03b90:s1 -> Node0x4d03be0;
	Node0x4d03ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%61:\l61:                                               \l  %62 = add nsw i32 %56, %55\l  %63 = sext i32 %62 to i64\l  %64 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %63\l  %65 = load i8, i8 addrspace(1)* %64, align 1, !tbaa !7\l  %66 = zext i8 %65 to i32\l  br label %67\l}"];
	Node0x4d03ef0 -> Node0x4d03be0;
	Node0x4d03be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%67:\l67:                                               \l  %68 = phi i32 [ 1, %61 ], [ 0, %57 ], [ 0, %52 ]\l  %69 = phi i32 [ %66, %61 ], [ 0, %57 ], [ 0, %52 ]\l  %70 = icmp sgt i32 %13, -1\l  %71 = select i1 %54, i1 %70, i1 false\l  br i1 %71, label %72, label %80\l|{<s0>T|<s1>F}}"];
	Node0x4d03be0:s0 -> Node0x4d04830;
	Node0x4d03be0:s1 -> Node0x4d04880;
	Node0x4d04830 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%72:\l72:                                               \l  %73 = add nsw i32 %13, %55\l  %74 = sext i32 %73 to i64\l  %75 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %74\l  %76 = load i8, i8 addrspace(1)* %75, align 1, !tbaa !7\l  %77 = zext i8 %76 to i32\l  %78 = add nuw nsw i32 %69, %77\l  %79 = add nuw nsw i32 %68, 1\l  br label %80\l}"];
	Node0x4d04830 -> Node0x4d04880;
	Node0x4d04880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%80:\l80:                                               \l  %81 = phi i32 [ %79, %72 ], [ %68, %67 ]\l  %82 = phi i32 [ %78, %72 ], [ %69, %67 ]\l  %83 = add nsw i32 %13, 1\l  br i1 %54, label %84, label %96\l|{<s0>T|<s1>F}}"];
	Node0x4d04880:s0 -> Node0x4d04f80;
	Node0x4d04880:s1 -> Node0x4d04fd0;
	Node0x4d04f80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%84:\l84:                                               \l  %85 = icmp sgt i32 %13, -2\l  %86 = icmp slt i32 %83, %2\l  %87 = select i1 %85, i1 %86, i1 false\l  br i1 %87, label %88, label %96\l|{<s0>T|<s1>F}}"];
	Node0x4d04f80:s0 -> Node0x4d052a0;
	Node0x4d04f80:s1 -> Node0x4d04fd0;
	Node0x4d052a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%88:\l88:                                               \l  %89 = add nsw i32 %83, %55\l  %90 = sext i32 %89 to i64\l  %91 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %90\l  %92 = load i8, i8 addrspace(1)* %91, align 1, !tbaa !7\l  %93 = zext i8 %92 to i32\l  %94 = add nuw nsw i32 %82, %93\l  %95 = add nuw nsw i32 %81, 1\l  br label %96\l}"];
	Node0x4d052a0 -> Node0x4d04fd0;
	Node0x4d04fd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%96:\l96:                                               \l  %97 = phi i32 [ %95, %88 ], [ %81, %84 ], [ %81, %80 ]\l  %98 = phi i32 [ %94, %88 ], [ %82, %84 ], [ %82, %80 ]\l  %99 = icmp sgt i32 %21, -1\l  %100 = mul nsw i32 %21, %2\l  br i1 %99, label %101, label %113\l|{<s0>T|<s1>F}}"];
	Node0x4d04fd0:s0 -> Node0x4d05a70;
	Node0x4d04fd0:s1 -> Node0x4d05ac0;
	Node0x4d05a70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%101:\l101:                                              \l  %102 = icmp sgt i32 %13, 0\l  %103 = icmp sle i32 %13, %2\l  %104 = select i1 %102, i1 %103, i1 false\l  br i1 %104, label %105, label %113\l|{<s0>T|<s1>F}}"];
	Node0x4d05a70:s0 -> Node0x4d05d90;
	Node0x4d05a70:s1 -> Node0x4d05ac0;
	Node0x4d05d90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%105:\l105:                                              \l  %106 = add nsw i32 %56, %100\l  %107 = sext i32 %106 to i64\l  %108 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %107\l  %109 = load i8, i8 addrspace(1)* %108, align 1, !tbaa !7\l  %110 = zext i8 %109 to i32\l  %111 = add nuw nsw i32 %98, %110\l  %112 = add nuw nsw i32 %97, 1\l  br label %113\l}"];
	Node0x4d05d90 -> Node0x4d05ac0;
	Node0x4d05ac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%113:\l113:                                              \l  %114 = phi i32 [ %112, %105 ], [ %97, %101 ], [ %97, %96 ]\l  %115 = phi i32 [ %111, %105 ], [ %98, %101 ], [ %98, %96 ]\l  %116 = icmp sgt i32 %13, -1\l  %117 = select i1 %99, i1 %116, i1 false\l  br i1 %117, label %118, label %126\l|{<s0>T|<s1>F}}"];
	Node0x4d05ac0:s0 -> Node0x4d065b0;
	Node0x4d05ac0:s1 -> Node0x4d06600;
	Node0x4d065b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%118:\l118:                                              \l  %119 = add nsw i32 %13, %100\l  %120 = sext i32 %119 to i64\l  %121 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %120\l  %122 = load i8, i8 addrspace(1)* %121, align 1, !tbaa !7\l  %123 = zext i8 %122 to i32\l  %124 = add nuw nsw i32 %115, %123\l  %125 = add nuw nsw i32 %114, 1\l  br label %126\l}"];
	Node0x4d065b0 -> Node0x4d06600;
	Node0x4d06600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%126:\l126:                                              \l  %127 = phi i32 [ %125, %118 ], [ %114, %113 ]\l  %128 = phi i32 [ %124, %118 ], [ %115, %113 ]\l  br i1 %99, label %129, label %141\l|{<s0>T|<s1>F}}"];
	Node0x4d06600:s0 -> Node0x4d04190;
	Node0x4d06600:s1 -> Node0x4d041e0;
	Node0x4d04190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%129:\l129:                                              \l  %130 = icmp sgt i32 %13, -2\l  %131 = icmp slt i32 %83, %2\l  %132 = select i1 %130, i1 %131, i1 false\l  br i1 %132, label %133, label %141\l|{<s0>T|<s1>F}}"];
	Node0x4d04190:s0 -> Node0x4d044b0;
	Node0x4d04190:s1 -> Node0x4d041e0;
	Node0x4d044b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%133:\l133:                                              \l  %134 = add nsw i32 %83, %100\l  %135 = sext i32 %134 to i64\l  %136 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %135\l  %137 = load i8, i8 addrspace(1)* %136, align 1, !tbaa !7\l  %138 = zext i8 %137 to i32\l  %139 = add nuw nsw i32 %128, %138\l  %140 = add nuw nsw i32 %127, 1\l  br label %141\l}"];
	Node0x4d044b0 -> Node0x4d041e0;
	Node0x4d041e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%141:\l141:                                              \l  %142 = phi i32 [ %140, %133 ], [ %127, %129 ], [ %127, %126 ]\l  %143 = phi i32 [ %139, %133 ], [ %128, %129 ], [ %128, %126 ]\l  %144 = add nsw i32 %21, 1\l  %145 = icmp sgt i32 %21, -2\l  %146 = icmp slt i32 %144, %3\l  %147 = mul nsw i32 %144, %2\l  br i1 %145, label %148, label %161\l|{<s0>T|<s1>F}}"];
	Node0x4d041e0:s0 -> Node0x4d07c90;
	Node0x4d041e0:s1 -> Node0x4d07ce0;
	Node0x4d07c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%148:\l148:                                              \l  %149 = icmp sgt i32 %13, 0\l  %150 = select i1 %146, i1 %149, i1 false\l  %151 = icmp sle i32 %13, %2\l  %152 = select i1 %150, i1 %151, i1 false\l  br i1 %152, label %153, label %161\l|{<s0>T|<s1>F}}"];
	Node0x4d07c90:s0 -> Node0x4d08060;
	Node0x4d07c90:s1 -> Node0x4d07ce0;
	Node0x4d08060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%153:\l153:                                              \l  %154 = add nsw i32 %56, %147\l  %155 = sext i32 %154 to i64\l  %156 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %155\l  %157 = load i8, i8 addrspace(1)* %156, align 1, !tbaa !7\l  %158 = zext i8 %157 to i32\l  %159 = add nuw nsw i32 %143, %158\l  %160 = add nuw nsw i32 %142, 1\l  br label %161\l}"];
	Node0x4d08060 -> Node0x4d07ce0;
	Node0x4d07ce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%161:\l161:                                              \l  %162 = phi i1 [ %146, %153 ], [ %146, %148 ], [ false, %141 ]\l  %163 = phi i32 [ %160, %153 ], [ %142, %148 ], [ %142, %141 ]\l  %164 = phi i32 [ %159, %153 ], [ %143, %148 ], [ %143, %141 ]\l  %165 = icmp sgt i32 %13, -1\l  %166 = select i1 %162, i1 %165, i1 false\l  br i1 %166, label %167, label %175\l|{<s0>T|<s1>F}}"];
	Node0x4d07ce0:s0 -> Node0x4d08920;
	Node0x4d07ce0:s1 -> Node0x4d08970;
	Node0x4d08920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%167:\l167:                                              \l  %168 = add nsw i32 %13, %147\l  %169 = sext i32 %168 to i64\l  %170 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %169\l  %171 = load i8, i8 addrspace(1)* %170, align 1, !tbaa !7\l  %172 = zext i8 %171 to i32\l  %173 = add nuw nsw i32 %164, %172\l  %174 = add nuw nsw i32 %163, 1\l  br label %175\l}"];
	Node0x4d08920 -> Node0x4d08970;
	Node0x4d08970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%175:\l175:                                              \l  %176 = phi i32 [ %174, %167 ], [ %163, %161 ]\l  %177 = phi i32 [ %173, %167 ], [ %164, %161 ]\l  br i1 %145, label %178, label %191\l|{<s0>T|<s1>F}}"];
	Node0x4d08970:s0 -> Node0x4d08fe0;
	Node0x4d08970:s1 -> Node0x4d037e0;
	Node0x4d08fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%178:\l178:                                              \l  %179 = icmp sgt i32 %13, -2\l  %180 = select i1 %146, i1 %179, i1 false\l  %181 = icmp slt i32 %83, %2\l  %182 = select i1 %180, i1 %181, i1 false\l  br i1 %182, label %183, label %191\l|{<s0>T|<s1>F}}"];
	Node0x4d08fe0:s0 -> Node0x4d09360;
	Node0x4d08fe0:s1 -> Node0x4d037e0;
	Node0x4d09360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%183:\l183:                                              \l  %184 = add nsw i32 %83, %147\l  %185 = sext i32 %184 to i64\l  %186 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %185\l  %187 = load i8, i8 addrspace(1)* %186, align 1, !tbaa !7\l  %188 = zext i8 %187 to i32\l  %189 = add nuw nsw i32 %177, %188\l  %190 = add nuw nsw i32 %176, 1\l  br label %191\l}"];
	Node0x4d09360 -> Node0x4d037e0;
	Node0x4d037e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%191:\l191:                                              \l  %192 = phi i32 [ 0, %51 ], [ %190, %183 ], [ %176, %178 ], [ %176, %175 ]\l  %193 = phi i32 [ 0, %51 ], [ %189, %183 ], [ %177, %178 ], [ %177, %175 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %24, label %194, label %203\l|{<s0>T|<s1>F}}"];
	Node0x4d037e0:s0 -> Node0x4d09be0;
	Node0x4d037e0:s1 -> Node0x4d09c30;
	Node0x4d09be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%194:\l194:                                              \l  %195 = trunc i32 %193 to i16\l  %196 = trunc i32 %192 to i16\l  %197 = udiv i16 %195, %196\l  %198 = trunc i16 %197 to i8\l  %199 = mul nsw i32 %21, %2\l  %200 = add nsw i32 %199, %13\l  %201 = sext i32 %200 to i64\l  %202 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %201\l  store i8 %198, i8 addrspace(1)* %202, align 1, !tbaa !7\l  br label %203\l}"];
	Node0x4d09be0 -> Node0x4d09c30;
	Node0x4d09c30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%203:\l203:                                              \l  ret void\l}"];
}
