Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 24 17:13:07 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              68 |           29 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------+----------------------+------------------+----------------+--------------+
|              Clock Signal             |             Enable Signal            |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+--------------------------------------+----------------------+------------------+----------------+--------------+
|  clk_inst/inst/clk_out1               | graph_inst/dig0[3]_i_1_n_0           | keypad_inst/AR[0]    |                3 |              4 |         1.33 |
|  clk_inst/inst/clk_out1               | graph_inst/dig1[3]_i_1_n_0           | keypad_inst/AR[0]    |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1               | keypad_inst/col[3]_i_1_n_0           | keypad_inst/AR[0]    |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1               | debounce_inst/btn_in_d               | keypad_inst/AR[0]    |                1 |              5 |         5.00 |
|  clk_inst/inst/clk_out1               | keypad_inst/keypad_out[4]_i_1_n_0    | keypad_inst/AR[0]    |                1 |              5 |         5.00 |
|  graph_inst/next_bar_y_reg[9]_i_1_n_0 |                                      | graph_inst/game_stop |                3 |              9 |         3.00 |
|  clk_inst/inst/clk_out1               | sync_inst/trig                       | keypad_inst/AR[0]    |                4 |             10 |         2.50 |
|  clk_inst/inst/clk_out1               | debounce_inst/o[0]_i_1_n_0           | keypad_inst/AR[0]    |                4 |             16 |         4.00 |
|  clk_inst/inst/clk_out1               | graph_inst/current_ball_x[9]_i_1_n_0 | keypad_inst/AR[0]    |                4 |             16 |         4.00 |
|  clk_inst/inst/clk_out1               |                                      | keypad_inst/AR[0]    |               29 |             68 |         2.34 |
+---------------------------------------+--------------------------------------+----------------------+------------------+----------------+--------------+


