ncelab: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncelab	08.20-s015: Started on Feb 04, 2016 at 06:39:45 EST
ncelab
    +access+rwc
    -messages
    worklib.testbench

	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
   register #(32, text_start) PCReg(pc, pcNextFinal, clk, ~internal_halt, rst_b);
                                                  |
ncelab: *W,CUVMPW (./src/mips_core.sv,110|50): port sizes differ in port connection.
   mux2to1 pickNextPC (pcNextFinal, nextpc, nextnextpc,(pcMuxSel[1]|pcMuxSel[0]));
                                 |
ncelab: *W,CUVMPW (./src/mips_core.sv,113|33): port sizes differ in port connection.
   mux2to1 #(5) regDest(wr_regNum, dcd_rt, dcd_rd, regdst); //RegDst
                                |
ncelab: *W,CUVMPW (./src/mips_core.sv,273|32): port sizes differ in port connection.
   mux2to1 regNumber(wr_reg, wr_regNum, 31, jLink_en); //how to define decimal?
                          |
ncelab: *W,CUVMPW (./src/mips_core.sv,295|26): port sizes differ in port connection.
	Building instance overlay tables: ..
       $display ("pcNextFinal:%x,pcNextFinal");
                                            |
ncelab: *E,MISARG (./src/mips_core.sv,148|44): Argument for (%x) missing.
.................. Done
TOOL:	ncelab	08.20-s015: Exiting on Feb 04, 2016 at 06:39:45 EST  (total: 00:00:00)
