#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14bf08750 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x14bf0c5d0 .param/l "num_cycles" 0 2 9, +C4<00000000000000000000000001000000>;
v0x14bf3bf70_0 .var "Clk", 0 0;
v0x14bf3c000_0 .var "Reset", 0 0;
v0x14bf3c110_0 .var/i "counter", 31 0;
v0x14bf3c1a0_0 .var/i "i", 31 0;
v0x14bf3c230_0 .var/i "outfile", 31 0;
S_0x14bf07e60 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x14bf08750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
L_0x14bf3ca20 .functor OR 1, v0x14bf37ff0_0, L_0x14bf401d0, C4<0>, C4<0>;
v0x14bf387b0_0 .net "ALUParameter1", 31 0, L_0x14bf3e5b0;  1 drivers
v0x14bf38880_0 .net "ALUParameter2", 31 0, L_0x14bf3e620;  1 drivers
v0x14bf38910_0 .net "ALUParameter3", 31 0, L_0x14bf3e710;  1 drivers
v0x14bf389a0_0 .net "Branch", 0 0, v0x14bf2a9c0_0;  1 drivers
v0x14bf38a30_0 .net "BranchPC", 31 0, L_0x14bf3f660;  1 drivers
v0x14bf38b00_0 .net "DMWriteData", 31 0, L_0x14bf3ebf0;  1 drivers
v0x14bf38bd0_0 .net "EXALUCtrl", 2 0, L_0x14bf3e780;  1 drivers
v0x14bf38ca0_0 .net "EXALUOp", 1 0, L_0x14bf3dd00;  1 drivers
v0x14bf38d70_0 .net "EXALUResult", 31 0, L_0x14bf3e7f0;  1 drivers
v0x14bf38e80_0 .net "EXALUSrc", 0 0, L_0x14bf3dc90;  1 drivers
v0x14bf38f50_0 .net "EXBranch", 0 0, v0x14bf2fb30_0;  1 drivers
v0x14bf38fe0_0 .net "EXBranchPC", 31 0, v0x14bf2f8f0_0;  1 drivers
v0x14bf390b0_0 .net "EXFucnt", 9 0, L_0x14bf3e010;  1 drivers
v0x14bf39180_0 .net "EXImm", 31 0, L_0x14bf3d970;  1 drivers
v0x14bf39250_0 .net "EXMemRead", 0 0, L_0x14bf3daf0;  1 drivers
v0x14bf392e0_0 .net "EXMemWrite", 0 0, L_0x14bf3dbe0;  1 drivers
v0x14bf393b0_0 .net "EXMemtoReg", 0 0, L_0x14bf3da50;  1 drivers
v0x14bf39580_0 .net "EXPC", 31 0, L_0x14bf3e1e0;  1 drivers
v0x14bf39610_0 .net "EXRDaddr", 4 0, L_0x14bf3df20;  1 drivers
v0x14bf396a0_0 .net "EXRS1addr", 4 0, L_0x14bf3ddc0;  1 drivers
v0x14bf39730_0 .net "EXRS1data", 31 0, L_0x14bf3d890;  1 drivers
v0x14bf39800_0 .net "EXRS2addr", 4 0, L_0x14bf3de50;  1 drivers
v0x14bf398d0_0 .net "EXRS2data", 31 0, L_0x14bf3d900;  1 drivers
v0x14bf399a0_0 .net "EXRegWrite", 0 0, L_0x14bf3d9e0;  1 drivers
v0x14bf39a70_0 .net "Flush", 0 0, L_0x14bf3ca20;  1 drivers
v0x14bf39b00_0 .net "ForwardA", 1 0, L_0x14bf3f540;  1 drivers
v0x14bf39bd0_0 .net "ForwardB", 1 0, L_0x14bf3f5d0;  1 drivers
v0x14bf39ca0_0 .net "IDALUOp", 1 0, L_0x14bf3d4d0;  1 drivers
v0x14bf39d70_0 .net "IDALUSrc", 0 0, L_0x14bf3d540;  1 drivers
v0x14bf39e40_0 .net "IDImm", 31 0, v0x14bf32620_0;  1 drivers
v0x14bf39f10_0 .net "IDInst", 31 0, v0x14bf31f40_0;  1 drivers
v0x14bf39fe0_0 .net "IDMemRead", 0 0, L_0x14bf3d620;  1 drivers
v0x14bf3a0b0_0 .net "IDMemWrite", 0 0, L_0x14bf3d690;  1 drivers
v0x14bf39480_0 .net "IDMemtoReg", 0 0, L_0x14bf3d5b0;  1 drivers
v0x14bf3a380_0 .net "IDPC", 31 0, v0x14bf31ca0_0;  1 drivers
v0x14bf3a410_0 .net "IDRDaddr", 4 0, L_0x14bf3c580;  1 drivers
v0x14bf3a4a0_0 .net "IDRS1addr", 4 0, L_0x14bf3c2c0;  1 drivers
v0x14bf3a530_0 .net "IDRS1data", 31 0, L_0x14bf3cea0;  1 drivers
v0x14bf3a600_0 .net "IDRS2addr", 4 0, L_0x14bf3c3e0;  1 drivers
v0x14bf3a690_0 .net "IDRS2data", 31 0, L_0x14bf3d340;  1 drivers
v0x14bf3a760_0 .net "IDRegWrite", 0 0, L_0x14bf3d460;  1 drivers
v0x14bf3a830_0 .net "IFInst", 31 0, L_0x14bf3c970;  1 drivers
v0x14bf3a900_0 .net "MEMALUResult", 31 0, v0x14bf2c3b0_0;  1 drivers
v0x14bf3a990_0 .net "MEMMemRead", 0 0, v0x14bf2c5a0_0;  1 drivers
v0x14bf3aa60_0 .net "MEMMemWrite", 0 0, L_0x14bf3eaa0;  1 drivers
v0x14bf3ab30_0 .net "MEMMemtoReg", 0 0, L_0x14bf3e9c0;  1 drivers
v0x14bf3ac00_0 .net "MEMRDaddr", 4 0, L_0x14bf3ec60;  1 drivers
v0x14bf3ac90_0 .net "MEMReadData", 31 0, L_0x14bf3f0b0;  1 drivers
v0x14bf3ad60_0 .net "MEMRegWrite", 0 0, L_0x14bf3e8d0;  1 drivers
v0x14bf3adf0_0 .net "NoOp", 0 0, L_0x14bf3fe60;  1 drivers
v0x14bf3aec0_0 .net "PCAM", 31 0, L_0x14bf3c690;  1 drivers
v0x14bf3af90_0 .net "PCMUXCtrl", 0 0, L_0x14bf401d0;  1 drivers
v0x14bf3b060_0 .net "PCRight", 31 0, v0x14bf38150_0;  1 drivers
v0x14bf3b130_0 .net "PCValueNew", 31 0, L_0x14bf3c620;  1 drivers
v0x14bf3b200_0 .net "PCValueNewNew", 31 0, L_0x14bf3ff10;  1 drivers
v0x14bf3b2d0_0 .net "PCValueOld", 31 0, v0x14bf35410_0;  1 drivers
v0x14bf3b3e0_0 .net "PCWrite", 0 0, L_0x14bf3fd80;  1 drivers
v0x14bf3b470_0 .net "PredFlush", 0 0, v0x14bf37ff0_0;  1 drivers
v0x14bf3b500_0 .net "Stall", 0 0, L_0x14bf3fdf0;  1 drivers
v0x14bf3b5d0_0 .net "WBMemtoReg", 0 0, L_0x14bf3f280;  1 drivers
v0x14bf3b6a0_0 .net "WBRDaddr", 4 0, v0x14bf339e0_0;  1 drivers
v0x14bf3b730_0 .net "WBRegWrite", 0 0, v0x14bf33e20_0;  1 drivers
v0x14bf3b7c0_0 .net "WBWriteData", 31 0, v0x14bf37960_0;  1 drivers
v0x14bf3b8d0_0 .net "WBWriteData0", 31 0, L_0x14bf3f2f0;  1 drivers
v0x14bf3b960_0 .net "WBWriteData1", 31 0, L_0x14bf3f380;  1 drivers
v0x14bf3a180_0 .net "Zero", 0 0, v0x14bf28790_0;  1 drivers
v0x14bf3a250_0 .net *"_ivl_13", 6 0, L_0x14bf3e2d0;  1 drivers
v0x14bf3b9f0_0 .net *"_ivl_15", 2 0, L_0x14bf3e370;  1 drivers
v0x14bf3ba80_0 .net *"_ivl_19", 30 0, L_0x14bf3f860;  1 drivers
L_0x1500501c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bf3bb10_0 .net/2u *"_ivl_20", 0 0, L_0x1500501c0;  1 drivers
v0x14bf3bba0_0 .net "clk_i", 0 0, v0x14bf3bf70_0;  1 drivers
v0x14bf3bd30_0 .net "prediction", 0 0, v0x14bf38290_0;  1 drivers
v0x14bf3bdc0_0 .net "result", 0 0, L_0x14bf400c0;  1 drivers
v0x14bf3be50_0 .net "rst_i", 0 0, v0x14bf3c000_0;  1 drivers
o0x15001bcd0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14bf3bee0_0 .net "start_i", 0 0, o0x15001bcd0;  0 drivers
L_0x14bf3c2c0 .part v0x14bf31f40_0, 15, 5;
L_0x14bf3c3e0 .part v0x14bf31f40_0, 20, 5;
L_0x14bf3c580 .part v0x14bf31f40_0, 7, 5;
L_0x14bf3d7f0 .part v0x14bf31f40_0, 0, 7;
L_0x14bf3e2d0 .part v0x14bf31f40_0, 25, 7;
L_0x14bf3e370 .part v0x14bf31f40_0, 12, 3;
L_0x14bf3e510 .concat [ 3 7 0 0], L_0x14bf3e370, L_0x14bf3e2d0;
L_0x14bf3f860 .part v0x14bf32620_0, 0, 31;
L_0x14bf3f900 .concat [ 1 31 0 0], L_0x1500501c0, L_0x14bf3f860;
S_0x14bf067d0 .scope module, "ALU" "ALU" 3 143, 4 11 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
L_0x14bf3e7f0 .functor BUFZ 32, v0x14bf288e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf0bdf0_0 .net "ALUCtrl_i", 2 0, L_0x14bf3e780;  alias, 1 drivers
v0x14bf28790_0 .var "Zero", 0 0;
v0x14bf28830_0 .net "Zero_o", 0 0, v0x14bf28790_0;  alias, 1 drivers
v0x14bf288e0_0 .var/s "data", 31 0;
v0x14bf28990_0 .net/s "data1_i", 31 0, L_0x14bf3e5b0;  alias, 1 drivers
v0x14bf28a80_0 .net/s "data2_i", 31 0, L_0x14bf3e710;  alias, 1 drivers
v0x14bf28b30_0 .net/s "data_o", 31 0, L_0x14bf3e7f0;  alias, 1 drivers
E_0x14bf0cb50 .event edge, v0x14bf0bdf0_0, v0x14bf28990_0, v0x14bf28a80_0, v0x14bf288e0_0;
S_0x14bf28c60 .scope module, "ALU_Control" "ALU_Control" 3 137, 5 9 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "Funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
L_0x14bf3e780 .functor BUFZ 3, v0x14bf28ea0_0, C4<000>, C4<000>, C4<000>;
v0x14bf28ea0_0 .var "ALUCtrl", 2 0;
v0x14bf28f50_0 .net "ALUCtrl_o", 2 0, L_0x14bf3e780;  alias, 1 drivers
v0x14bf29010_0 .net "ALUOp_i", 1 0, L_0x14bf3dd00;  alias, 1 drivers
v0x14bf290c0_0 .net "Funct_i", 9 0, L_0x14bf3e010;  alias, 1 drivers
E_0x14bf28e70 .event edge, v0x14bf29010_0, v0x14bf290c0_0;
S_0x14bf291c0 .scope module, "AND1" "AND" 3 249, 6 3 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x14bf400c0 .functor AND 1, v0x14bf2fb30_0, v0x14bf28790_0, C4<1>, C4<1>;
v0x14bf293f0_0 .net "data0_i", 0 0, v0x14bf2fb30_0;  alias, 1 drivers
v0x14bf29490_0 .net "data1_i", 0 0, v0x14bf28790_0;  alias, 1 drivers
v0x14bf29550_0 .net "data_o", 0 0, L_0x14bf400c0;  alias, 1 drivers
S_0x14bf29630 .scope module, "AND2" "AND" 3 254, 6 3 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x14bf401d0 .functor AND 1, v0x14bf2a9c0_0, v0x14bf38290_0, C4<1>, C4<1>;
v0x14bf29840_0 .net "data0_i", 0 0, v0x14bf2a9c0_0;  alias, 1 drivers
v0x14bf298f0_0 .net "data1_i", 0 0, v0x14bf38290_0;  alias, 1 drivers
v0x14bf29990_0 .net "data_o", 0 0, L_0x14bf401d0;  alias, 1 drivers
S_0x14bf29a90 .scope module, "Add_PC" "Adder" 3 31, 7 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
L_0x150050010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14bf29ce0_0 .net "data1_in", 31 0, L_0x150050010;  1 drivers
v0x14bf29d80_0 .net "data2_in", 31 0, v0x14bf35410_0;  alias, 1 drivers
v0x14bf29e30_0 .net "data_o", 31 0, L_0x14bf3c690;  alias, 1 drivers
L_0x14bf3c690 .arith/sum 32, L_0x150050010, v0x14bf35410_0;
S_0x14bf29f40 .scope module, "Adder" "Adder" 3 210, 7 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x14bf2a150_0 .net "data1_in", 31 0, L_0x14bf3f900;  1 drivers
v0x14bf2a210_0 .net "data2_in", 31 0, v0x14bf31ca0_0;  alias, 1 drivers
v0x14bf2a2c0_0 .net "data_o", 31 0, L_0x14bf3f660;  alias, 1 drivers
L_0x14bf3f660 .arith/sum 32, L_0x14bf3f900, v0x14bf31ca0_0;
S_0x14bf2a3d0 .scope module, "Control" "Control" 3 62, 8 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /OUTPUT 1 "MemtoReg_o";
    .port_info 5 /OUTPUT 1 "MemRead_o";
    .port_info 6 /OUTPUT 1 "MemWrite_o";
    .port_info 7 /OUTPUT 1 "Branch_o";
    .port_info 8 /INPUT 1 "NoOp_i";
    .port_info 9 /NODIR 0 "";
L_0x14bf3d460 .functor BUFZ 1, v0x14bf2b0b0_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3d4d0 .functor BUFZ 2, v0x14bf2a720_0, C4<00>, C4<00>, C4<00>;
L_0x14bf3d540 .functor BUFZ 1, v0x14bf2a880_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3d5b0 .functor BUFZ 1, v0x14bf2ae20_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3d620 .functor BUFZ 1, v0x14bf2ab30_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3d690 .functor BUFZ 1, v0x14bf2ac60_0, C4<0>, C4<0>, C4<0>;
v0x14bf2a720_0 .var "ALUOp", 1 0;
v0x14bf2a7e0_0 .net "ALUOp_o", 1 0, L_0x14bf3d4d0;  alias, 1 drivers
v0x14bf2a880_0 .var "ALUSrc", 0 0;
v0x14bf2a930_0 .net "ALUSrc_o", 0 0, L_0x14bf3d540;  alias, 1 drivers
v0x14bf2a9c0_0 .var "Branch", 0 0;
v0x14bf2aaa0_0 .net "Branch_o", 0 0, v0x14bf2a9c0_0;  alias, 1 drivers
v0x14bf2ab30_0 .var "MemRead", 0 0;
v0x14bf2abc0_0 .net "MemRead_o", 0 0, L_0x14bf3d620;  alias, 1 drivers
v0x14bf2ac60_0 .var "MemWrite", 0 0;
v0x14bf2ad80_0 .net "MemWrite_o", 0 0, L_0x14bf3d690;  alias, 1 drivers
v0x14bf2ae20_0 .var "MemtoReg", 0 0;
v0x14bf2aec0_0 .net "MemtoReg_o", 0 0, L_0x14bf3d5b0;  alias, 1 drivers
v0x14bf2af60_0 .net "NoOp_i", 0 0, L_0x14bf3fe60;  alias, 1 drivers
v0x14bf2b000_0 .net "Op_i", 6 0, L_0x14bf3d7f0;  1 drivers
v0x14bf2b0b0_0 .var "RegWrite", 0 0;
v0x14bf2b150_0 .net "RegWrite_o", 0 0, L_0x14bf3d460;  alias, 1 drivers
E_0x14bf2a6d0 .event edge, v0x14bf2af60_0, v0x14bf2b000_0;
S_0x14bf2b2d0 .scope module, "Data_Memory" "Data_Memory" 3 169, 9 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x14bf2b510_0 .net "MemRead_i", 0 0, v0x14bf2c5a0_0;  alias, 1 drivers
v0x14bf2b5c0_0 .net "MemWrite_i", 0 0, L_0x14bf3eaa0;  alias, 1 drivers
v0x14bf2b660_0 .net *"_ivl_0", 31 0, L_0x14bf3ed70;  1 drivers
v0x14bf2b720_0 .net *"_ivl_2", 31 0, L_0x14bf3ef50;  1 drivers
v0x14bf2b7d0_0 .net *"_ivl_4", 29 0, L_0x14bf3ee30;  1 drivers
L_0x150050130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bf2b8c0_0 .net *"_ivl_6", 1 0, L_0x150050130;  1 drivers
L_0x150050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bf2b970_0 .net/2s *"_ivl_8", 31 0, L_0x150050178;  1 drivers
v0x14bf2ba20_0 .net "addr_i", 31 0, v0x14bf2c3b0_0;  alias, 1 drivers
v0x14bf2bad0_0 .net "clk_i", 0 0, v0x14bf3bf70_0;  alias, 1 drivers
v0x14bf2bbe0_0 .net "data_i", 31 0, L_0x14bf3ebf0;  alias, 1 drivers
v0x14bf2bc80_0 .net "data_o", 31 0, L_0x14bf3f0b0;  alias, 1 drivers
v0x14bf2bd30 .array/s "memory", 1023 0, 31 0;
E_0x14bf2b4d0 .event posedge, v0x14bf2bad0_0;
L_0x14bf3ed70 .array/port v0x14bf2bd30, L_0x14bf3ef50;
L_0x14bf3ee30 .part v0x14bf2c3b0_0, 2, 30;
L_0x14bf3ef50 .concat [ 30 2 0 0], L_0x14bf3ee30, L_0x150050130;
L_0x14bf3f0b0 .functor MUXZ 32, L_0x150050178, L_0x14bf3ed70, v0x14bf2c5a0_0, C4<>;
S_0x14bf2be60 .scope module, "EXMEM" "EXMEM" 3 151, 10 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /OUTPUT 1 "MemRead_o";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /INPUT 32 "ALUResult_i";
    .port_info 9 /OUTPUT 32 "ALUResult_o";
    .port_info 10 /INPUT 32 "WriteData_i";
    .port_info 11 /OUTPUT 32 "WriteData_o";
    .port_info 12 /INPUT 5 "WriteReg_i";
    .port_info 13 /OUTPUT 5 "WriteReg_o";
    .port_info 14 /INPUT 1 "clk_i";
L_0x14bf3e8d0 .functor BUFZ 1, v0x14bf2cb90_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3e9c0 .functor BUFZ 1, v0x14bf2c9b0_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3eaa0 .functor BUFZ 1, v0x14bf2c770_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3ebf0 .functor BUFZ 32, v0x14bf2ce70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14bf3ec60 .functor BUFZ 5, v0x14bf2d020_0, C4<00000>, C4<00000>, C4<00000>;
v0x14bf2c290_0 .net "ALUResult_i", 31 0, L_0x14bf3e7f0;  alias, 1 drivers
v0x14bf2c320_0 .net "ALUResult_o", 31 0, v0x14bf2c3b0_0;  alias, 1 drivers
v0x14bf2c3b0_0 .var "ALUResult_r", 31 0;
v0x14bf2c440_0 .net "MemRead_i", 0 0, L_0x14bf3daf0;  alias, 1 drivers
v0x14bf2c4d0_0 .net "MemRead_o", 0 0, v0x14bf2c5a0_0;  alias, 1 drivers
v0x14bf2c5a0_0 .var "MemRead_r", 0 0;
v0x14bf2c630_0 .net "MemWrite_i", 0 0, L_0x14bf3dbe0;  alias, 1 drivers
v0x14bf2c6c0_0 .net "MemWrite_o", 0 0, L_0x14bf3eaa0;  alias, 1 drivers
v0x14bf2c770_0 .var "MemWrite_r", 0 0;
v0x14bf2c880_0 .net "MemtoReg_i", 0 0, L_0x14bf3da50;  alias, 1 drivers
v0x14bf2c910_0 .net "MemtoReg_o", 0 0, L_0x14bf3e9c0;  alias, 1 drivers
v0x14bf2c9b0_0 .var "MemtoReg_r", 0 0;
v0x14bf2ca50_0 .net "RegWrite_i", 0 0, L_0x14bf3d9e0;  alias, 1 drivers
v0x14bf2caf0_0 .net "RegWrite_o", 0 0, L_0x14bf3e8d0;  alias, 1 drivers
v0x14bf2cb90_0 .var "RegWrite_r", 0 0;
v0x14bf2cc30_0 .net "WriteData_i", 31 0, L_0x14bf3e620;  alias, 1 drivers
v0x14bf2cce0_0 .net "WriteData_o", 31 0, L_0x14bf3ebf0;  alias, 1 drivers
v0x14bf2ce70_0 .var "WriteData_r", 31 0;
v0x14bf2cf00_0 .net "WriteReg_i", 4 0, L_0x14bf3df20;  alias, 1 drivers
v0x14bf2cf90_0 .net "WriteReg_o", 4 0, L_0x14bf3ec60;  alias, 1 drivers
v0x14bf2d020_0 .var "WriteReg_r", 4 0;
v0x14bf2d0b0_0 .net "clk_i", 0 0, v0x14bf3bf70_0;  alias, 1 drivers
S_0x14bf2d2a0 .scope module, "EXMUX" "MUX1" 3 130, 11 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x14bf3e710 .functor BUFZ 32, v0x14bf2d7b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf2d540_0 .net "ctrl_i", 0 0, L_0x14bf3dc90;  alias, 1 drivers
v0x14bf2d5f0_0 .net "data0_i", 31 0, L_0x14bf3e620;  alias, 1 drivers
v0x14bf2d690_0 .net "data1_i", 31 0, L_0x14bf3d970;  alias, 1 drivers
v0x14bf2d720_0 .net "data_o", 31 0, L_0x14bf3e710;  alias, 1 drivers
v0x14bf2d7b0_0 .var "data_r", 31 0;
E_0x14bf2d4e0 .event edge, v0x14bf2d540_0, v0x14bf2d690_0, v0x14bf2cc30_0;
S_0x14bf2d8c0 .scope module, "ForwardingUnit" "ForwardingUnit" 3 198, 12 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "PRS1_i";
    .port_info 1 /INPUT 5 "PRS2_i";
    .port_info 2 /INPUT 5 "MEMRd_i";
    .port_info 3 /INPUT 1 "WBRegWrite_i";
    .port_info 4 /INPUT 5 "WBRd_i";
    .port_info 5 /INPUT 1 "MEMRegWrite_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
L_0x14bf3f540 .functor BUFZ 2, v0x14bf2dcb0_0, C4<00>, C4<00>, C4<00>;
L_0x14bf3f5d0 .functor BUFZ 2, v0x14bf2de00_0, C4<00>, C4<00>, C4<00>;
v0x14bf2dbf0_0 .net "ForwardA_o", 1 0, L_0x14bf3f540;  alias, 1 drivers
v0x14bf2dcb0_0 .var "ForwardA_r", 1 0;
v0x14bf2dd50_0 .net "ForwardB_o", 1 0, L_0x14bf3f5d0;  alias, 1 drivers
v0x14bf2de00_0 .var "ForwardB_r", 1 0;
v0x14bf2deb0_0 .net "MEMRd_i", 4 0, L_0x14bf3ec60;  alias, 1 drivers
v0x14bf2df90_0 .net "MEMRegWrite_i", 0 0, L_0x14bf3e8d0;  alias, 1 drivers
v0x14bf2e040_0 .net "PRS1_i", 4 0, L_0x14bf3ddc0;  alias, 1 drivers
v0x14bf2e0d0_0 .net "PRS2_i", 4 0, L_0x14bf3de50;  alias, 1 drivers
v0x14bf2e180_0 .net "WBRd_i", 4 0, v0x14bf339e0_0;  alias, 1 drivers
v0x14bf2e2b0_0 .net "WBRegWrite_i", 0 0, v0x14bf33e20_0;  alias, 1 drivers
E_0x14bf2db80/0 .event edge, v0x14bf2caf0_0, v0x14bf2cf90_0, v0x14bf2e040_0, v0x14bf2e0d0_0;
E_0x14bf2db80/1 .event edge, v0x14bf2e2b0_0, v0x14bf2e180_0;
E_0x14bf2db80 .event/or E_0x14bf2db80/0, E_0x14bf2db80/1;
S_0x14bf2e3d0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 221, 13 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRead_i";
    .port_info 1 /INPUT 5 "PRD_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /OUTPUT 1 "Stall_o";
    .port_info 5 /OUTPUT 1 "PCWrite_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
L_0x14bf3fd80 .functor BUFZ 1, v0x14bf2e950_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3fdf0 .functor BUFZ 1, v0x14bf2ed30_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3fe60 .functor BUFZ 1, v0x14bf2e810_0, C4<0>, C4<0>, C4<0>;
v0x14bf2e6a0_0 .net "MemRead_i", 0 0, L_0x14bf3daf0;  alias, 1 drivers
v0x14bf2e760_0 .net "NoOp_o", 0 0, L_0x14bf3fe60;  alias, 1 drivers
v0x14bf2e810_0 .var "NoOp_r", 0 0;
v0x14bf2e8c0_0 .net "PCWrite_o", 0 0, L_0x14bf3fd80;  alias, 1 drivers
v0x14bf2e950_0 .var "PCWrite_r", 0 0;
v0x14bf2ea20_0 .net "PRD_i", 4 0, L_0x14bf3df20;  alias, 1 drivers
v0x14bf2eac0_0 .net "RS1addr_i", 4 0, L_0x14bf3c2c0;  alias, 1 drivers
v0x14bf2eb60_0 .net "RS2addr_i", 4 0, L_0x14bf3c3e0;  alias, 1 drivers
v0x14bf2ec10_0 .net "Stall_o", 0 0, L_0x14bf3fdf0;  alias, 1 drivers
v0x14bf2ed30_0 .var "Stall_r", 0 0;
E_0x14bf2e640 .event edge, v0x14bf2c440_0, v0x14bf2cf00_0, v0x14bf2eac0_0, v0x14bf2eb60_0;
S_0x14bf2ee40 .scope module, "ID_EX" "IDEX" 3 74, 14 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RS1data_i";
    .port_info 1 /INPUT 32 "RS2data_i";
    .port_info 2 /INPUT 32 "Imm_i";
    .port_info 3 /INPUT 10 "Funct_i";
    .port_info 4 /INPUT 1 "RegWrite_i";
    .port_info 5 /INPUT 1 "MemtoReg_i";
    .port_info 6 /INPUT 1 "MemRead_i";
    .port_info 7 /INPUT 1 "MemWrite_i";
    .port_info 8 /INPUT 2 "ALUOp_i";
    .port_info 9 /INPUT 1 "ALUSrc_i";
    .port_info 10 /INPUT 5 "PRS1_i";
    .port_info 11 /INPUT 5 "PRS2_i";
    .port_info 12 /INPUT 5 "PRD_i";
    .port_info 13 /INPUT 1 "clk_i";
    .port_info 14 /INPUT 1 "Branch_i";
    .port_info 15 /INPUT 32 "pc_i";
    .port_info 16 /INPUT 32 "BranchPC_i";
    .port_info 17 /INPUT 1 "flush_i";
    .port_info 18 /OUTPUT 32 "RS1data_o";
    .port_info 19 /OUTPUT 32 "RS2data_o";
    .port_info 20 /OUTPUT 32 "Imm_o";
    .port_info 21 /OUTPUT 10 "Funct_o";
    .port_info 22 /OUTPUT 1 "RegWrite_o";
    .port_info 23 /OUTPUT 1 "MemtoReg_o";
    .port_info 24 /OUTPUT 1 "MemRead_o";
    .port_info 25 /OUTPUT 1 "MemWrite_o";
    .port_info 26 /OUTPUT 2 "ALUOp_o";
    .port_info 27 /OUTPUT 1 "ALUSrc_o";
    .port_info 28 /OUTPUT 5 "PRS1_o";
    .port_info 29 /OUTPUT 5 "PRS2_o";
    .port_info 30 /OUTPUT 5 "PRD_o";
    .port_info 31 /OUTPUT 1 "Branch_o";
    .port_info 32 /OUTPUT 32 "pc_o";
    .port_info 33 /OUTPUT 32 "BranchPC_o";
L_0x14bf3d890 .functor BUFZ 32, v0x14bf30eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14bf3d900 .functor BUFZ 32, v0x14bf310c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14bf3d970 .functor BUFZ 32, v0x14bf2ff40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14bf3d9e0 .functor BUFZ 1, v0x14bf312d0_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3da50 .functor BUFZ 1, v0x14bf305a0_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3daf0 .functor BUFZ 1, v0x14bf30220_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3dbe0 .functor BUFZ 1, v0x14bf303d0_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3dc90 .functor BUFZ 1, v0x14bf2f7b0_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3dd00 .functor BUFZ 2, v0x14bf2f5a0_0, C4<00>, C4<00>, C4<00>;
L_0x14bf3ddc0 .functor BUFZ 5, v0x14bf309a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x14bf3de50 .functor BUFZ 5, v0x14bf30cd0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x14bf3df20 .functor BUFZ 5, v0x14bf307a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x14bf3e010 .functor BUFZ 10, v0x14bf2fd30_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x14bf3e1e0 .functor BUFZ 32, v0x14bf31600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf2f440_0 .net "ALUOp_i", 1 0, L_0x14bf3d4d0;  alias, 1 drivers
v0x14bf2f510_0 .net "ALUOp_o", 1 0, L_0x14bf3dd00;  alias, 1 drivers
v0x14bf2f5a0_0 .var "ALUOp_r", 1 0;
v0x14bf2f630_0 .net "ALUSrc_i", 0 0, L_0x14bf3d540;  alias, 1 drivers
v0x14bf2f6e0_0 .net "ALUSrc_o", 0 0, L_0x14bf3dc90;  alias, 1 drivers
v0x14bf2f7b0_0 .var "ALUSrc_r", 0 0;
v0x14bf2f840_0 .net "BranchPC_i", 31 0, L_0x14bf3f660;  alias, 1 drivers
v0x14bf2f8f0_0 .var "BranchPC_o", 31 0;
v0x14bf2f990_0 .net "Branch_i", 0 0, v0x14bf2a9c0_0;  alias, 1 drivers
v0x14bf2faa0_0 .net "Branch_o", 0 0, v0x14bf2fb30_0;  alias, 1 drivers
v0x14bf2fb30_0 .var "Branch_r", 0 0;
v0x14bf2fbc0_0 .net "Funct_i", 9 0, L_0x14bf3e510;  1 drivers
v0x14bf2fc70_0 .net "Funct_o", 9 0, L_0x14bf3e010;  alias, 1 drivers
v0x14bf2fd30_0 .var "Funct_r", 9 0;
v0x14bf2fdd0_0 .net "Imm_i", 31 0, v0x14bf32620_0;  alias, 1 drivers
v0x14bf2fe80_0 .net "Imm_o", 31 0, L_0x14bf3d970;  alias, 1 drivers
v0x14bf2ff40_0 .var "Imm_r", 31 0;
v0x14bf300e0_0 .net "MemRead_i", 0 0, L_0x14bf3d620;  alias, 1 drivers
v0x14bf30190_0 .net "MemRead_o", 0 0, L_0x14bf3daf0;  alias, 1 drivers
v0x14bf30220_0 .var "MemRead_r", 0 0;
v0x14bf302b0_0 .net "MemWrite_i", 0 0, L_0x14bf3d690;  alias, 1 drivers
v0x14bf30340_0 .net "MemWrite_o", 0 0, L_0x14bf3dbe0;  alias, 1 drivers
v0x14bf303d0_0 .var "MemWrite_r", 0 0;
v0x14bf30460_0 .net "MemtoReg_i", 0 0, L_0x14bf3d5b0;  alias, 1 drivers
v0x14bf304f0_0 .net "MemtoReg_o", 0 0, L_0x14bf3da50;  alias, 1 drivers
v0x14bf305a0_0 .var "MemtoReg_r", 0 0;
v0x14bf30630_0 .net "PRD_i", 4 0, L_0x14bf3c580;  alias, 1 drivers
v0x14bf306c0_0 .net "PRD_o", 4 0, L_0x14bf3df20;  alias, 1 drivers
v0x14bf307a0_0 .var "PRD_r", 4 0;
v0x14bf30850_0 .net "PRS1_i", 4 0, L_0x14bf3c2c0;  alias, 1 drivers
v0x14bf308f0_0 .net "PRS1_o", 4 0, L_0x14bf3ddc0;  alias, 1 drivers
v0x14bf309a0_0 .var "PRS1_r", 4 0;
v0x14bf30a40_0 .net "PRS2_i", 4 0, L_0x14bf3c3e0;  alias, 1 drivers
v0x14bf30000_0 .net "PRS2_o", 4 0, L_0x14bf3de50;  alias, 1 drivers
v0x14bf30cd0_0 .var "PRS2_r", 4 0;
v0x14bf30d60_0 .net "RS1data_i", 31 0, L_0x14bf3cea0;  alias, 1 drivers
v0x14bf30e00_0 .net "RS1data_o", 31 0, L_0x14bf3d890;  alias, 1 drivers
v0x14bf30eb0_0 .var "RS1data_r", 31 0;
v0x14bf30f60_0 .net "RS2data_i", 31 0, L_0x14bf3d340;  alias, 1 drivers
v0x14bf31010_0 .net "RS2data_o", 31 0, L_0x14bf3d900;  alias, 1 drivers
v0x14bf310c0_0 .var "RS2data_r", 31 0;
v0x14bf31170_0 .net "RegWrite_i", 0 0, L_0x14bf3d460;  alias, 1 drivers
v0x14bf31220_0 .net "RegWrite_o", 0 0, L_0x14bf3d9e0;  alias, 1 drivers
v0x14bf312d0_0 .var "RegWrite_r", 0 0;
v0x14bf31360_0 .net "clk_i", 0 0, v0x14bf3bf70_0;  alias, 1 drivers
v0x14bf31430_0 .net "flush_i", 0 0, v0x14bf37ff0_0;  alias, 1 drivers
v0x14bf314c0_0 .net "pc_i", 31 0, v0x14bf31ca0_0;  alias, 1 drivers
v0x14bf31560_0 .net "pc_o", 31 0, L_0x14bf3e1e0;  alias, 1 drivers
v0x14bf31600_0 .var "pc_r", 31 0;
S_0x14bf319e0 .scope module, "IF_ID" "IF_ID" 3 40, 15 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 32 "inst_i";
    .port_info 5 /INPUT 32 "PC_i";
    .port_info 6 /OUTPUT 32 "inst_o";
    .port_info 7 /OUTPUT 32 "PC_o";
v0x14bf31c10_0 .net "PC_i", 31 0, v0x14bf35410_0;  alias, 1 drivers
v0x14bf31ca0_0 .var "PC_o", 31 0;
v0x14bf31d30_0 .net "clk_i", 0 0, v0x14bf3bf70_0;  alias, 1 drivers
v0x14bf31dc0_0 .net "flush_i", 0 0, L_0x14bf3ca20;  alias, 1 drivers
v0x14bf31e50_0 .net "inst_i", 31 0, L_0x14bf3c970;  alias, 1 drivers
v0x14bf31f40_0 .var "inst_o", 31 0;
v0x14bf31ff0_0 .net "rst_i", 0 0, v0x14bf3c000_0;  alias, 1 drivers
v0x14bf32090_0 .net "stall_i", 0 0, L_0x14bf3fdf0;  alias, 1 drivers
S_0x14bf321d0 .scope module, "ImmGen" "Sign_Extend" 3 216, 16 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x14bf32430_0 .var "Imm12", 11 0;
v0x14bf324f0_0 .net *"_ivl_3", 2 0, L_0x14bf3fb60;  1 drivers
v0x14bf32590_0 .net *"_ivl_5", 6 0, L_0x14bf3fc00;  1 drivers
v0x14bf32620_0 .var "data", 31 0;
v0x14bf326d0_0 .net "data_i", 31 0, v0x14bf31f40_0;  alias, 1 drivers
v0x14bf327b0_0 .net "data_o", 31 0, v0x14bf32620_0;  alias, 1 drivers
v0x14bf32860_0 .net "funct", 9 0, L_0x14bf3fca0;  1 drivers
E_0x14bf323d0 .event edge, v0x14bf32860_0, v0x14bf31f40_0, v0x14bf32430_0;
L_0x14bf3fb60 .part v0x14bf31f40_0, 12, 3;
L_0x14bf3fc00 .part v0x14bf31f40_0, 0, 7;
L_0x14bf3fca0 .concat [ 7 3 0 0], L_0x14bf3fc00, L_0x14bf3fb60;
S_0x14bf32930 .scope module, "Instruction_Memory" "Instruction_Memory" 3 36, 17 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x14bf3c970 .functor BUFZ 32, L_0x14bf3c790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf32b20_0 .net *"_ivl_0", 31 0, L_0x14bf3c790;  1 drivers
v0x14bf32be0_0 .net *"_ivl_2", 31 0, L_0x14bf3c8d0;  1 drivers
v0x14bf32c90_0 .net *"_ivl_4", 29 0, L_0x14bf3c830;  1 drivers
L_0x150050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bf32d50_0 .net *"_ivl_6", 1 0, L_0x150050058;  1 drivers
v0x14bf32e00_0 .net "addr_i", 31 0, v0x14bf35410_0;  alias, 1 drivers
v0x14bf32f20_0 .net "instr_o", 31 0, L_0x14bf3c970;  alias, 1 drivers
v0x14bf32fb0 .array "memory", 255 0, 31 0;
L_0x14bf3c790 .array/port v0x14bf32fb0, L_0x14bf3c8d0;
L_0x14bf3c830 .part v0x14bf35410_0, 2, 30;
L_0x14bf3c8d0 .concat [ 30 2 0 0], L_0x14bf3c830, L_0x150050058;
S_0x14bf33060 .scope module, "MEMWB" "MEMWB" 3 177, 18 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /INPUT 32 "ALUResult_i";
    .port_info 5 /OUTPUT 32 "ALUResult_o";
    .port_info 6 /INPUT 32 "ReadData_i";
    .port_info 7 /OUTPUT 32 "ReadData_o";
    .port_info 8 /INPUT 5 "PRD_i";
    .port_info 9 /OUTPUT 5 "PRD_o";
    .port_info 10 /INPUT 1 "clk_i";
L_0x14bf3f280 .functor BUFZ 1, v0x14bf337f0_0, C4<0>, C4<0>, C4<0>;
L_0x14bf3f2f0 .functor BUFZ 32, v0x14bf33600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14bf3f380 .functor BUFZ 32, v0x14bf33c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf33490_0 .net "ALUResult_i", 31 0, v0x14bf2c3b0_0;  alias, 1 drivers
v0x14bf33570_0 .net "ALUResult_o", 31 0, L_0x14bf3f2f0;  alias, 1 drivers
v0x14bf33600_0 .var "ALUResult_r", 31 0;
v0x14bf33690_0 .net "MemtoReg_i", 0 0, L_0x14bf3e9c0;  alias, 1 drivers
v0x14bf33720_0 .net "MemtoReg_o", 0 0, L_0x14bf3f280;  alias, 1 drivers
v0x14bf337f0_0 .var "MemtoReg_r", 0 0;
v0x14bf33880_0 .net "PRD_i", 4 0, L_0x14bf3ec60;  alias, 1 drivers
v0x14bf33950_0 .net "PRD_o", 4 0, v0x14bf339e0_0;  alias, 1 drivers
v0x14bf339e0_0 .var "PRD_r", 4 0;
v0x14bf33af0_0 .net "ReadData_i", 31 0, L_0x14bf3f0b0;  alias, 1 drivers
v0x14bf33ba0_0 .net "ReadData_o", 31 0, L_0x14bf3f380;  alias, 1 drivers
v0x14bf33c30_0 .var "ReadData_r", 31 0;
v0x14bf33cc0_0 .net "RegWrite_i", 0 0, L_0x14bf3e8d0;  alias, 1 drivers
v0x14bf33d90_0 .net "RegWrite_o", 0 0, v0x14bf33e20_0;  alias, 1 drivers
v0x14bf33e20_0 .var "RegWrite_r", 0 0;
v0x14bf33eb0_0 .net "clk_i", 0 0, v0x14bf3bf70_0;  alias, 1 drivers
S_0x14bf340c0 .scope module, "MUX2A" "MUX2" 3 114, 19 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "RSdata_i";
    .port_info 2 /INPUT 32 "ALUResult_i";
    .port_info 3 /INPUT 32 "WriteData_i";
    .port_info 4 /OUTPUT 32 "ALUParameter_o";
L_0x14bf3e5b0 .functor BUFZ 32, v0x14bf34420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf34350_0 .net "ALUParameter_o", 31 0, L_0x14bf3e5b0;  alias, 1 drivers
v0x14bf34420_0 .var "ALUParameter_r", 31 0;
v0x14bf344b0_0 .net "ALUResult_i", 31 0, v0x14bf2c3b0_0;  alias, 1 drivers
v0x14bf34540_0 .net "Forward_i", 1 0, L_0x14bf3f540;  alias, 1 drivers
v0x14bf345d0_0 .net "RSdata_i", 31 0, L_0x14bf3d890;  alias, 1 drivers
v0x14bf346a0_0 .net "WriteData_i", 31 0, v0x14bf37960_0;  alias, 1 drivers
E_0x14bf34300 .event edge, v0x14bf2dbf0_0, v0x14bf30e00_0, v0x14bf346a0_0, v0x14bf2ba20_0;
S_0x14bf347c0 .scope module, "MUX2B" "MUX2" 3 122, 19 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "RSdata_i";
    .port_info 2 /INPUT 32 "ALUResult_i";
    .port_info 3 /INPUT 32 "WriteData_i";
    .port_info 4 /OUTPUT 32 "ALUParameter_o";
L_0x14bf3e620 .functor BUFZ 32, v0x14bf34b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf34a60_0 .net "ALUParameter_o", 31 0, L_0x14bf3e620;  alias, 1 drivers
v0x14bf34b50_0 .var "ALUParameter_r", 31 0;
v0x14bf34bf0_0 .net "ALUResult_i", 31 0, v0x14bf2c3b0_0;  alias, 1 drivers
v0x14bf34d20_0 .net "Forward_i", 1 0, L_0x14bf3f5d0;  alias, 1 drivers
v0x14bf34dd0_0 .net "RSdata_i", 31 0, L_0x14bf3d900;  alias, 1 drivers
v0x14bf34e60_0 .net "WriteData_i", 31 0, v0x14bf37960_0;  alias, 1 drivers
E_0x14bf34a00 .event edge, v0x14bf2dd50_0, v0x14bf31010_0, v0x14bf346a0_0, v0x14bf2ba20_0;
S_0x14bf34f80 .scope module, "PC" "PC" 3 17, 20 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "PCWrite_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x14bf35210_0 .net "PCWrite_i", 0 0, L_0x14bf3fd80;  alias, 1 drivers
v0x14bf352d0_0 .net "clk_i", 0 0, v0x14bf3bf70_0;  alias, 1 drivers
v0x14bf35360_0 .net "pc_i", 31 0, L_0x14bf3ff10;  alias, 1 drivers
v0x14bf35410_0 .var "pc_o", 31 0;
v0x14bf354b0_0 .net "rst_i", 0 0, v0x14bf3c000_0;  alias, 1 drivers
E_0x14bf351c0 .event posedge, v0x14bf31ff0_0, v0x14bf2bad0_0;
S_0x14bf355f0 .scope module, "PCMUX" "MUX1" 3 24, 11 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x14bf3c620 .functor BUFZ 32, v0x14bf35b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf35860_0 .net "ctrl_i", 0 0, L_0x14bf401d0;  alias, 1 drivers
v0x14bf35920_0 .net "data0_i", 31 0, L_0x14bf3c690;  alias, 1 drivers
v0x14bf359d0_0 .net "data1_i", 31 0, L_0x14bf3f660;  alias, 1 drivers
v0x14bf35ac0_0 .net "data_o", 31 0, L_0x14bf3c620;  alias, 1 drivers
v0x14bf35b60_0 .var "data_r", 31 0;
E_0x14bf313f0 .event edge, v0x14bf29990_0, v0x14bf2a2c0_0, v0x14bf29e30_0;
S_0x14bf35c70 .scope module, "PREDMUX" "MUX1" 3 231, 11 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x14bf3ff10 .functor BUFZ 32, v0x14bf361d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf35ef0_0 .net "ctrl_i", 0 0, v0x14bf37ff0_0;  alias, 1 drivers
v0x14bf35fb0_0 .net "data0_i", 31 0, L_0x14bf3c620;  alias, 1 drivers
v0x14bf36060_0 .net "data1_i", 31 0, v0x14bf38150_0;  alias, 1 drivers
v0x14bf36110_0 .net "data_o", 31 0, L_0x14bf3ff10;  alias, 1 drivers
v0x14bf361d0_0 .var "data_r", 31 0;
E_0x14bf35e90 .event edge, v0x14bf31430_0, v0x14bf36060_0, v0x14bf35ac0_0;
S_0x14bf362f0 .scope module, "Registers" "Registers" 3 51, 21 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x14bf3cc70 .functor AND 1, L_0x14bf3cb50, v0x14bf33e20_0, C4<1>, C4<1>;
L_0x14bf3d090 .functor AND 1, L_0x14bf3cfc0, v0x14bf33e20_0, C4<1>, C4<1>;
v0x14bf365b0_0 .net "RDaddr_i", 4 0, v0x14bf339e0_0;  alias, 1 drivers
v0x14bf366a0_0 .net "RDdata_i", 31 0, v0x14bf37960_0;  alias, 1 drivers
v0x14bf36770_0 .net "RS1addr_i", 4 0, L_0x14bf3c2c0;  alias, 1 drivers
v0x14bf36840_0 .net/s "RS1data_o", 31 0, L_0x14bf3cea0;  alias, 1 drivers
v0x14bf368d0_0 .net "RS2addr_i", 4 0, L_0x14bf3c3e0;  alias, 1 drivers
v0x14bf369e0_0 .net/s "RS2data_o", 31 0, L_0x14bf3d340;  alias, 1 drivers
v0x14bf36a70_0 .net "RegWrite_i", 0 0, v0x14bf33e20_0;  alias, 1 drivers
v0x14bf36b40_0 .net *"_ivl_0", 0 0, L_0x14bf3cb50;  1 drivers
v0x14bf36bd0_0 .net *"_ivl_12", 0 0, L_0x14bf3cfc0;  1 drivers
v0x14bf36ce0_0 .net *"_ivl_15", 0 0, L_0x14bf3d090;  1 drivers
v0x14bf36d70_0 .net *"_ivl_16", 31 0, L_0x14bf3d140;  1 drivers
v0x14bf36e00_0 .net *"_ivl_18", 6 0, L_0x14bf3d1e0;  1 drivers
L_0x1500500e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bf36ea0_0 .net *"_ivl_21", 1 0, L_0x1500500e8;  1 drivers
v0x14bf36f50_0 .net *"_ivl_3", 0 0, L_0x14bf3cc70;  1 drivers
v0x14bf36ff0_0 .net *"_ivl_4", 31 0, L_0x14bf3cd60;  1 drivers
v0x14bf370a0_0 .net *"_ivl_6", 6 0, L_0x14bf3ce00;  1 drivers
L_0x1500500a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bf37150_0 .net *"_ivl_9", 1 0, L_0x1500500a0;  1 drivers
v0x14bf372e0_0 .net "clk_i", 0 0, v0x14bf3bf70_0;  alias, 1 drivers
v0x14bf37370 .array/s "register", 31 0, 31 0;
L_0x14bf3cb50 .cmp/eq 5, L_0x14bf3c2c0, v0x14bf339e0_0;
L_0x14bf3cd60 .array/port v0x14bf37370, L_0x14bf3ce00;
L_0x14bf3ce00 .concat [ 5 2 0 0], L_0x14bf3c2c0, L_0x1500500a0;
L_0x14bf3cea0 .functor MUXZ 32, L_0x14bf3cd60, v0x14bf37960_0, L_0x14bf3cc70, C4<>;
L_0x14bf3cfc0 .cmp/eq 5, L_0x14bf3c3e0, v0x14bf339e0_0;
L_0x14bf3d140 .array/port v0x14bf37370, L_0x14bf3d1e0;
L_0x14bf3d1e0 .concat [ 5 2 0 0], L_0x14bf3c3e0, L_0x1500500e8;
L_0x14bf3d340 .functor MUXZ 32, L_0x14bf3d140, v0x14bf37960_0, L_0x14bf3d090, C4<>;
S_0x14bf374b0 .scope module, "WBMUX" "MUX1" 3 191, 11 2 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x14bf376d0_0 .net "ctrl_i", 0 0, L_0x14bf3f280;  alias, 1 drivers
v0x14bf37790_0 .net "data0_i", 31 0, L_0x14bf3f2f0;  alias, 1 drivers
v0x14bf37820_0 .net "data1_i", 31 0, L_0x14bf3f380;  alias, 1 drivers
v0x14bf378d0_0 .net "data_o", 31 0, v0x14bf37960_0;  alias, 1 drivers
v0x14bf37960_0 .var "data_r", 31 0;
E_0x14bf37680 .event edge, v0x14bf33720_0, v0x14bf33ba0_0, v0x14bf33570_0;
S_0x14bf37a80 .scope module, "branch_predictor" "branch_predictor" 3 237, 22 1 0, S_0x14bf07e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "update_i";
    .port_info 3 /INPUT 1 "result_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 32 "branchtarget_i";
    .port_info 6 /OUTPUT 1 "predict_o";
    .port_info 7 /OUTPUT 1 "flush_o";
    .port_info 8 /OUTPUT 32 "pc_o";
v0x14bf37dc0_0 .net "branchtarget_i", 31 0, v0x14bf2f8f0_0;  alias, 1 drivers
v0x14bf37e70_0 .net "clk_i", 0 0, v0x14bf3bf70_0;  alias, 1 drivers
v0x14bf37f00_0 .net "flush_o", 0 0, v0x14bf37ff0_0;  alias, 1 drivers
v0x14bf37ff0_0 .var "flush_r", 0 0;
v0x14bf38080_0 .net "pc_i", 31 0, L_0x14bf3e1e0;  alias, 1 drivers
v0x14bf38150_0 .var "pc_o", 31 0;
v0x14bf381e0_0 .net "predict_o", 0 0, v0x14bf38290_0;  alias, 1 drivers
v0x14bf38290_0 .var "predict_r", 0 0;
v0x14bf38320_0 .net "result_i", 0 0, L_0x14bf400c0;  alias, 1 drivers
v0x14bf38450_0 .net "rst_i", 0 0, v0x14bf3c000_0;  alias, 1 drivers
v0x14bf384e0_0 .var "state", 1 0;
v0x14bf38570_0 .var "statetemp", 1 0;
v0x14bf38620_0 .net "update_i", 0 0, v0x14bf2fb30_0;  alias, 1 drivers
E_0x14bf37d70 .event edge, v0x14bf29550_0, v0x14bf293f0_0;
    .scope S_0x14bf34f80;
T_0 ;
    %wait E_0x14bf351c0;
    %load/vec4 v0x14bf354b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bf35410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14bf35210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14bf35360_0;
    %assign/vec4 v0x14bf35410_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14bf355f0;
T_1 ;
    %wait E_0x14bf313f0;
    %load/vec4 v0x14bf35860_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x14bf359d0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x14bf35920_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x14bf35b60_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14bf319e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf31f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf31ca0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x14bf319e0;
T_3 ;
    %wait E_0x14bf2b4d0;
    %load/vec4 v0x14bf31dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bf31f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bf31ca0_0, 0;
    %vpi_call 15 20 "$display", "flushed" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14bf32090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x14bf31e50_0;
    %assign/vec4 v0x14bf31f40_0, 0;
    %load/vec4 v0x14bf31c10_0;
    %assign/vec4 v0x14bf31ca0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14bf362f0;
T_4 ;
    %wait E_0x14bf2b4d0;
    %load/vec4 v0x14bf36a70_0;
    %load/vec4 v0x14bf365b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x14bf366a0_0;
    %load/vec4 v0x14bf365b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bf37370, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14bf2a3d0;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf2a720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a9c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x14bf2a3d0;
T_6 ;
    %wait E_0x14bf2a6d0;
    %load/vec4 v0x14bf2af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf2a720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a9c0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14bf2b000_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf2a720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a9c0_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14bf2a720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a9c0_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf2a720_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a9c0_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf2a720_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2b0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2ae20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a9c0_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf2a720_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a9c0_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14bf2a720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ac60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2a9c0_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14bf2ee40;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf30eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf310c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf2ff40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf312d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf305a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf30220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf303d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf2f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14bf309a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14bf30cd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14bf307a0_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x14bf2fd30_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2fb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf31600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf2f8f0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x14bf2ee40;
T_8 ;
    %wait E_0x14bf2b4d0;
    %load/vec4 v0x14bf31430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bf30eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bf310c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bf2ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bf312d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bf305a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bf30220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bf303d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bf2f7b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14bf2f5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14bf309a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14bf30cd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14bf307a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14bf2fd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bf2fb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bf31600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bf2f8f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14bf30d60_0;
    %assign/vec4 v0x14bf30eb0_0, 0;
    %load/vec4 v0x14bf30f60_0;
    %assign/vec4 v0x14bf310c0_0, 0;
    %load/vec4 v0x14bf2fdd0_0;
    %assign/vec4 v0x14bf2ff40_0, 0;
    %load/vec4 v0x14bf31170_0;
    %assign/vec4 v0x14bf312d0_0, 0;
    %load/vec4 v0x14bf30460_0;
    %assign/vec4 v0x14bf305a0_0, 0;
    %load/vec4 v0x14bf300e0_0;
    %assign/vec4 v0x14bf30220_0, 0;
    %load/vec4 v0x14bf302b0_0;
    %assign/vec4 v0x14bf303d0_0, 0;
    %load/vec4 v0x14bf2f630_0;
    %assign/vec4 v0x14bf2f7b0_0, 0;
    %load/vec4 v0x14bf2f440_0;
    %assign/vec4 v0x14bf2f5a0_0, 0;
    %load/vec4 v0x14bf30850_0;
    %assign/vec4 v0x14bf309a0_0, 0;
    %load/vec4 v0x14bf30a40_0;
    %assign/vec4 v0x14bf30cd0_0, 0;
    %load/vec4 v0x14bf30630_0;
    %assign/vec4 v0x14bf307a0_0, 0;
    %load/vec4 v0x14bf2fbc0_0;
    %assign/vec4 v0x14bf2fd30_0, 0;
    %load/vec4 v0x14bf2f990_0;
    %assign/vec4 v0x14bf2fb30_0, 0;
    %load/vec4 v0x14bf314c0_0;
    %assign/vec4 v0x14bf31600_0, 0;
    %load/vec4 v0x14bf2f840_0;
    %assign/vec4 v0x14bf2f8f0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14bf340c0;
T_9 ;
    %wait E_0x14bf34300;
    %load/vec4 v0x14bf34540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x14bf345d0_0;
    %store/vec4 v0x14bf34420_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x14bf346a0_0;
    %store/vec4 v0x14bf34420_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14bf344b0_0;
    %store/vec4 v0x14bf34420_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14bf347c0;
T_10 ;
    %wait E_0x14bf34a00;
    %load/vec4 v0x14bf34d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x14bf34dd0_0;
    %store/vec4 v0x14bf34b50_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x14bf34e60_0;
    %store/vec4 v0x14bf34b50_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x14bf34bf0_0;
    %store/vec4 v0x14bf34b50_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x14bf2d2a0;
T_11 ;
    %wait E_0x14bf2d4e0;
    %load/vec4 v0x14bf2d540_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x14bf2d690_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x14bf2d5f0_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x14bf2d7b0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x14bf28c60;
T_12 ;
    %wait E_0x14bf28e70;
    %load/vec4 v0x14bf29010_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x14bf290c0_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x14bf28ea0_0, 0, 3;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x14bf28ea0_0, 0, 3;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14bf29010_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.5, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x14bf28ea0_0, 0, 3;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x14bf290c0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %jmp T_12.13;
T_12.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14bf28ea0_0, 0, 3;
    %jmp T_12.13;
T_12.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x14bf28ea0_0, 0, 3;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x14bf28ea0_0, 0, 3;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x14bf28ea0_0, 0, 3;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x14bf28ea0_0, 0, 3;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14bf28ea0_0, 0, 3;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x14bf067d0;
T_13 ;
    %wait E_0x14bf0cb50;
    %load/vec4 v0x14bf0bdf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x14bf28990_0;
    %load/vec4 v0x14bf28a80_0;
    %and;
    %store/vec4 v0x14bf288e0_0, 0, 32;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0x14bf28990_0;
    %load/vec4 v0x14bf28a80_0;
    %xor;
    %store/vec4 v0x14bf288e0_0, 0, 32;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x14bf28990_0;
    %load/vec4 v0x14bf28a80_0;
    %add;
    %store/vec4 v0x14bf288e0_0, 0, 32;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0x14bf28990_0;
    %load/vec4 v0x14bf28a80_0;
    %sub;
    %store/vec4 v0x14bf288e0_0, 0, 32;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x14bf28990_0;
    %load/vec4 v0x14bf28a80_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14bf288e0_0, 0, 32;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x14bf28990_0;
    %load/vec4 v0x14bf28a80_0;
    %mul;
    %store/vec4 v0x14bf288e0_0, 0, 32;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x14bf28990_0;
    %load/vec4 v0x14bf28a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14bf288e0_0, 0, 32;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %load/vec4 v0x14bf0bdf0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14bf288e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf28790_0, 0, 1;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf28790_0, 0, 1;
T_13.9 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x14bf2be60;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2cb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2c9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2c770_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf2c3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf2ce70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14bf2d020_0, 0, 5;
    %end;
    .thread T_14;
    .scope S_0x14bf2be60;
T_15 ;
    %wait E_0x14bf2b4d0;
    %load/vec4 v0x14bf2ca50_0;
    %assign/vec4 v0x14bf2cb90_0, 0;
    %load/vec4 v0x14bf2c880_0;
    %assign/vec4 v0x14bf2c9b0_0, 0;
    %load/vec4 v0x14bf2c440_0;
    %assign/vec4 v0x14bf2c5a0_0, 0;
    %load/vec4 v0x14bf2c630_0;
    %assign/vec4 v0x14bf2c770_0, 0;
    %load/vec4 v0x14bf2c290_0;
    %assign/vec4 v0x14bf2c3b0_0, 0;
    %load/vec4 v0x14bf2cc30_0;
    %assign/vec4 v0x14bf2ce70_0, 0;
    %load/vec4 v0x14bf2cf00_0;
    %assign/vec4 v0x14bf2d020_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14bf2b2d0;
T_16 ;
    %wait E_0x14bf2b4d0;
    %load/vec4 v0x14bf2b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x14bf2bbe0_0;
    %load/vec4 v0x14bf2ba20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bf2bd30, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14bf33060;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf33e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf337f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf33600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf33c30_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14bf339e0_0, 0, 5;
    %end;
    .thread T_17;
    .scope S_0x14bf33060;
T_18 ;
    %wait E_0x14bf2b4d0;
    %load/vec4 v0x14bf33690_0;
    %assign/vec4 v0x14bf337f0_0, 0;
    %load/vec4 v0x14bf33cc0_0;
    %assign/vec4 v0x14bf33e20_0, 0;
    %load/vec4 v0x14bf33490_0;
    %assign/vec4 v0x14bf33600_0, 0;
    %load/vec4 v0x14bf33af0_0;
    %assign/vec4 v0x14bf33c30_0, 0;
    %load/vec4 v0x14bf33880_0;
    %assign/vec4 v0x14bf339e0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14bf374b0;
T_19 ;
    %wait E_0x14bf37680;
    %load/vec4 v0x14bf376d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %load/vec4 v0x14bf37820_0;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x14bf37790_0;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x14bf37960_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x14bf2d8c0;
T_20 ;
    %wait E_0x14bf2db80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf2dcb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf2de00_0, 0, 2;
    %load/vec4 v0x14bf2df90_0;
    %load/vec4 v0x14bf2deb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14bf2deb0_0;
    %load/vec4 v0x14bf2e040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14bf2dcb0_0, 0, 2;
T_20.0 ;
    %load/vec4 v0x14bf2df90_0;
    %load/vec4 v0x14bf2deb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14bf2deb0_0;
    %load/vec4 v0x14bf2e0d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14bf2de00_0, 0, 2;
T_20.2 ;
    %load/vec4 v0x14bf2e2b0_0;
    %load/vec4 v0x14bf2e180_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14bf2df90_0;
    %load/vec4 v0x14bf2deb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14bf2deb0_0;
    %load/vec4 v0x14bf2e040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x14bf2e180_0;
    %load/vec4 v0x14bf2e040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14bf2dcb0_0, 0, 2;
T_20.4 ;
    %load/vec4 v0x14bf2e2b0_0;
    %load/vec4 v0x14bf2e180_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14bf2df90_0;
    %load/vec4 v0x14bf2deb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x14bf2deb0_0;
    %load/vec4 v0x14bf2e0d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x14bf2e180_0;
    %load/vec4 v0x14bf2e0d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14bf2de00_0, 0, 2;
T_20.6 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x14bf321d0;
T_21 ;
    %wait E_0x14bf323d0;
    %load/vec4 v0x14bf32860_0;
    %cmpi/e 259, 0, 10;
    %flag_mov 8, 4;
    %load/vec4 v0x14bf32860_0;
    %cmpi/e 19, 0, 10;
    %flag_or 4, 8;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x14bf326d0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x14bf32430_0, 0, 12;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x14bf32860_0;
    %cmpi/e 291, 0, 10;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x14bf326d0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x14bf326d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bf32430_0, 0, 12;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x14bf32860_0;
    %cmpi/e 659, 0, 10;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x14bf326d0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bf32430_0, 0, 12;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x14bf326d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x14bf326d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bf326d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bf326d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bf32430_0, 0, 12;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %load/vec4 v0x14bf32430_0;
    %parti/s 1, 11, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.6, 4;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0x14bf32430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bf32620_0, 0, 32;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x14bf32430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bf32620_0, 0, 32;
T_21.7 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x14bf2e3d0;
T_22 ;
    %wait E_0x14bf2e640;
    %load/vec4 v0x14bf2e6a0_0;
    %load/vec4 v0x14bf2ea20_0;
    %load/vec4 v0x14bf2eac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14bf2ea20_0;
    %load/vec4 v0x14bf2eb60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2e810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2ed30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2e950_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf2ed30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf2e950_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x14bf35c70;
T_23 ;
    %wait E_0x14bf35e90;
    %load/vec4 v0x14bf35ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0x14bf36060_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x14bf35fb0_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x14bf361d0_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x14bf37a80;
T_24 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf384e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf38570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf38290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf37ff0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x14bf37a80;
T_25 ;
    %wait E_0x14bf37d70;
    %load/vec4 v0x14bf38620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x14bf38320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x14bf384e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %jmp T_25.8;
T_25.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf38570_0, 0, 2;
    %jmp T_25.8;
T_25.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf38570_0, 0, 2;
    %jmp T_25.8;
T_25.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14bf38570_0, 0, 2;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14bf38570_0, 0, 2;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
    %load/vec4 v0x14bf384e0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x14bf384e0_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_25.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf37ff0_0, 0, 1;
    %load/vec4 v0x14bf37dc0_0;
    %store/vec4 v0x14bf38150_0, 0, 32;
    %jmp T_25.10;
T_25.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf37ff0_0, 0, 1;
T_25.10 ;
    %vpi_call 22 44 "$display", "a" {0 0 0};
T_25.2 ;
    %load/vec4 v0x14bf38320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.11, 4;
    %load/vec4 v0x14bf384e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %jmp T_25.17;
T_25.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14bf38570_0, 0, 2;
    %jmp T_25.17;
T_25.14 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14bf38570_0, 0, 2;
    %jmp T_25.17;
T_25.15 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14bf38570_0, 0, 2;
    %jmp T_25.17;
T_25.16 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14bf38570_0, 0, 2;
    %jmp T_25.17;
T_25.17 ;
    %pop/vec4 1;
    %load/vec4 v0x14bf384e0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x14bf384e0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_25.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf37ff0_0, 0, 1;
    %load/vec4 v0x14bf38080_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14bf38150_0, 0, 32;
T_25.18 ;
    %vpi_call 22 57 "$display", "b" {0 0 0};
T_25.11 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf37ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf38150_0, 0, 32;
T_25.1 ;
    %load/vec4 v0x14bf384e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %jmp T_25.24;
T_25.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf38290_0, 0, 1;
    %jmp T_25.24;
T_25.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf38290_0, 0, 1;
    %jmp T_25.24;
T_25.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf38290_0, 0, 1;
    %jmp T_25.24;
T_25.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf38290_0, 0, 1;
    %jmp T_25.24;
T_25.24 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x14bf37a80;
T_26 ;
    %wait E_0x14bf2b4d0;
    %load/vec4 v0x14bf38570_0;
    %assign/vec4 v0x14bf384e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf37ff0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14bf07e60;
T_27 ;
    %wait E_0x14bf2b4d0;
    %vpi_call 3 260 "$display", "%d %d %d %d %d %d", v0x14bf3b200_0, v0x14bf384e0_0, v0x14bf38320_0, v0x14bf38620_0, v0x14bf389a0_0, v0x14bf3b470_0 {0 0 0};
    %jmp T_27;
    .thread T_27;
    .scope S_0x14bf08750;
T_28 ;
    %delay 25, 0;
    %load/vec4 v0x14bf3bf70_0;
    %inv;
    %store/vec4 v0x14bf3bf70_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x14bf08750;
T_29 ;
    %vpi_call 2 19 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf3c110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf3c1a0_0, 0, 32;
T_29.0 ;
    %load/vec4 v0x14bf3c1a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14bf3c1a0_0;
    %store/vec4a v0x14bf32fb0, 4, 0;
    %load/vec4 v0x14bf3c1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14bf3c1a0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf3c1a0_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x14bf3c1a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14bf3c1a0_0;
    %store/vec4a v0x14bf2bd30, 4, 0;
    %load/vec4 v0x14bf3c1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14bf3c1a0_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf2bd30, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf2bd30, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf2bd30, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf2bd30, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf2bd30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf3c1a0_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x14bf3c1a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14bf3c1a0_0;
    %store/vec4a v0x14bf37370, 4, 0;
    %load/vec4 v0x14bf3c1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14bf3c1a0_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf37370, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf37370, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf37370, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf37370, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf37370, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf37370, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf37370, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bf37370, 4, 0;
    %vpi_call 2 55 "$readmemb", "instruction.txt", v0x14bf32fb0 {0 0 0};
    %vpi_func 2 59 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x14bf3c230_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf3bf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf3c000_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf3c000_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf3c000_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x14bf08750;
T_30 ;
    %wait E_0x14bf2b4d0;
    %load/vec4 v0x14bf3c110_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 2 74 "$finish" {0 0 0};
T_30.0 ;
    %vpi_call 2 78 "$fdisplay", v0x14bf3c230_0, "cycle = %6d, PC = %6d, ", v0x14bf3c110_0, v0x14bf35410_0 {0 0 0};
    %vpi_call 2 79 "$fdisplay", v0x14bf3c230_0, "Predict = %6d, IFID_Flush = %6d", v0x14bf381e0_0, v0x14bf31dc0_0 {0 0 0};
    %load/vec4 v0x14bf2faa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.2, 4;
    %vpi_call 2 81 "$fdisplay", v0x14bf3c230_0, "ALU_out = %6d", v0x14bf28b30_0 {0 0 0};
T_30.2 ;
    %vpi_call 2 85 "$fdisplay", v0x14bf3c230_0, "Registers" {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x14bf3c230_0, "x0 = %6d, x8  = %6d, x16 = %6d, x24 = %6d", &A<v0x14bf37370, 0>, &A<v0x14bf37370, 8>, &A<v0x14bf37370, 16>, &A<v0x14bf37370, 24> {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x14bf3c230_0, "x1 = %6d, x9  = %6d, x17 = %6d, x25 = %6d", &A<v0x14bf37370, 1>, &A<v0x14bf37370, 9>, &A<v0x14bf37370, 17>, &A<v0x14bf37370, 25> {0 0 0};
    %vpi_call 2 88 "$fdisplay", v0x14bf3c230_0, "x2 = %6d, x10 = %6d, x18 = %6d, x26 = %6d", &A<v0x14bf37370, 2>, &A<v0x14bf37370, 10>, &A<v0x14bf37370, 18>, &A<v0x14bf37370, 26> {0 0 0};
    %vpi_call 2 89 "$fdisplay", v0x14bf3c230_0, "x3 = %6d, x11 = %6d, x19 = %6d, x27 = %6d", &A<v0x14bf37370, 3>, &A<v0x14bf37370, 11>, &A<v0x14bf37370, 19>, &A<v0x14bf37370, 27> {0 0 0};
    %vpi_call 2 90 "$fdisplay", v0x14bf3c230_0, "x4 = %6d, x12 = %6d, x20 = %6d, x28 = %6d", &A<v0x14bf37370, 4>, &A<v0x14bf37370, 12>, &A<v0x14bf37370, 20>, &A<v0x14bf37370, 28> {0 0 0};
    %vpi_call 2 91 "$fdisplay", v0x14bf3c230_0, "x5 = %6d, x13 = %6d, x21 = %6d, x29 = %6d", &A<v0x14bf37370, 5>, &A<v0x14bf37370, 13>, &A<v0x14bf37370, 21>, &A<v0x14bf37370, 29> {0 0 0};
    %vpi_call 2 92 "$fdisplay", v0x14bf3c230_0, "x6 = %6d, x14 = %6d, x22 = %6d, x30 = %6d", &A<v0x14bf37370, 6>, &A<v0x14bf37370, 14>, &A<v0x14bf37370, 22>, &A<v0x14bf37370, 30> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x14bf3c230_0, "x7 = %6d, x15 = %6d, x23 = %6d, x31 = %6d", &A<v0x14bf37370, 7>, &A<v0x14bf37370, 15>, &A<v0x14bf37370, 23>, &A<v0x14bf37370, 31> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x14bf3c230_0, "Data Memory: 0x00 = %6d", &A<v0x14bf2bd30, 0> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x14bf3c230_0, "Data Memory: 0x04 = %6d", &A<v0x14bf2bd30, 1> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x14bf3c230_0, "Data Memory: 0x08 = %6d", &A<v0x14bf2bd30, 2> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x14bf3c230_0, "Data Memory: 0x0C = %6d", &A<v0x14bf2bd30, 3> {0 0 0};
    %vpi_call 2 101 "$fdisplay", v0x14bf3c230_0, "Data Memory: 0x10 = %6d", &A<v0x14bf2bd30, 4> {0 0 0};
    %vpi_call 2 102 "$fdisplay", v0x14bf3c230_0, "Data Memory: 0x14 = %6d", &A<v0x14bf2bd30, 5> {0 0 0};
    %vpi_call 2 103 "$fdisplay", v0x14bf3c230_0, "Data Memory: 0x18 = %6d", &A<v0x14bf2bd30, 6> {0 0 0};
    %vpi_call 2 104 "$fdisplay", v0x14bf3c230_0, "Data Memory: 0x1C = %6d", &A<v0x14bf2bd30, 7> {0 0 0};
    %vpi_call 2 106 "$fdisplay", v0x14bf3c230_0, "\012" {0 0 0};
    %load/vec4 v0x14bf3c110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14bf3c110_0, 0, 32;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "AND.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "MUX1.v";
    "ForwardingUnit.v";
    "HDU.v";
    "IDEX.v";
    "IF_ID.v";
    "Sign_Extend.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "PC.v";
    "Registers.v";
    "branch_predictor.v";
