$date
	Mon Oct 16 15:20:12 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FULL_ADDER_TB $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module my_adder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1!
1#
#2
1"
0!
1$
#3
