Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov 30 14:22:28 2024
| Host         : CSE-P07-2168-50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_timing_summary_routed.rpt -pb game_timing_summary_routed.pb -rpx game_timing_summary_routed.rpx -warn_on_violation
| Design       : game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  314         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (314)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (712)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (314)
--------------------------
 There are 240 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: decoder/cd/clk_out_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: vga/clk25MHz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle1/e1/cd/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle1/e2/cd/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle2/e1/cd/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle2/e2/cd/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (712)
--------------------------------------------------
 There are 712 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  737          inf        0.000                      0                  737           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           737 Endpoints
Min Delay           737 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.312ns  (logic 5.661ns (42.530%)  route 7.650ns (57.470%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.825     9.781    blue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.312 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.312    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.953ns  (logic 5.650ns (43.623%)  route 7.302ns (56.377%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.477     9.433    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.953 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.953    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.816ns  (logic 5.655ns (44.123%)  route 7.161ns (55.877%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.336     9.292    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.816 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.816    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.637ns  (logic 5.636ns (44.604%)  route 7.000ns (55.396%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.175     9.131    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.637 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.637    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.510ns  (logic 5.660ns (45.246%)  route 6.849ns (54.754%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.024     8.980    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.510 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.510    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.353ns  (logic 5.655ns (45.777%)  route 6.698ns (54.223%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.873     8.829    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.353 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.353    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.199ns  (logic 5.652ns (46.330%)  route 6.547ns (53.670%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.722     8.678    blue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.199 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.199    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.052ns  (logic 5.656ns (46.928%)  route 6.396ns (53.072%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.571     8.527    blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.052 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.052    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.880ns  (logic 5.634ns (47.428%)  route 6.245ns (52.572%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.420     8.376    blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.880 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.880    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.744ns  (logic 5.650ns (48.107%)  route 6.094ns (51.893%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE                         0.000     0.000 r  vga/ball_x_reg[1]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  vga/ball_x_reg[1]/Q
                         net (fo=16, routed)          1.260     1.738    vga/ball_x_reg_n_0_[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.317     2.055 r  vga/ball_area2_carry_i_10/O
                         net (fo=1, routed)           0.469     2.525    vga/ball_area2_carry_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     2.853 r  vga/ball_area2_carry_i_2/O
                         net (fo=1, routed)           0.324     3.177    vga/ball_area2_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.575 r  vga/ball_area2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.575    vga/ball_area2_carry_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.732 r  vga/ball_area2_carry__0/CO[1]
                         net (fo=1, routed)           0.963     4.695    vga/ball_area2
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.329     5.024 r  vga/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     5.832    vga/paddle2/blue[0]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     5.956 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.269     8.225    blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.744 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.744    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/paddle2/e1/s/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/paddle2/e1/s/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  vga/paddle2/e1/s/meta_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/paddle2/e1/s/meta_reg/Q
                         net (fo=1, routed)           0.065     0.206    vga/paddle2/e1/s/meta_reg_n_0
    SLICE_X0Y20          FDRE                                         r  vga/paddle2/e1/s/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e1/s/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/paddle1/e1/s/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  vga/paddle1/e1/s/meta_reg/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/paddle1/e1/s/meta_reg/Q
                         net (fo=1, routed)           0.056     0.220    vga/paddle1/e1/s/meta
    SLICE_X2Y19          FDRE                                         r  vga/paddle1/e1/s/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e2/s/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/paddle1/e2/s/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE                         0.000     0.000 r  vga/paddle1/e2/s/meta_reg/C
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/paddle1/e2/s/meta_reg/Q
                         net (fo=1, routed)           0.056     0.220    vga/paddle1/e2/s/meta_reg_n_0
    SLICE_X12Y18         FDRE                                         r  vga/paddle1/e2/s/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e1/d/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle2/e1/s/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  vga/paddle2/e1/d/q3_reg/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle2/e1/d/q3_reg/Q
                         net (fo=1, routed)           0.058     0.199    vga/paddle2/e1/d/q3
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.045     0.244 r  vga/paddle2/e1/d/meta_i_1__1/O
                         net (fo=1, routed)           0.000     0.244    vga/paddle2/e1/s/deb
    SLICE_X0Y20          FDRE                                         r  vga/paddle2/e1/s/meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/clk25MHz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE                         0.000     0.000 r  vga/clk_div_reg[1]/C
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.131     0.259    vga/p_0_in
    SLICE_X36Y46         FDCE                                         r  vga/clk25MHz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e2/d/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle2/e2/d/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  vga/paddle2/e2/d/q2_reg/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle2/e2/d/q2_reg/Q
                         net (fo=2, routed)           0.121     0.262    vga/paddle2/e2/d/q2
    SLICE_X1Y14          FDCE                                         r  vga/paddle2/e2/d/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e2/d/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle2/e2/s/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  vga/paddle2/e2/d/q1_reg/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle2/e2/d/q1_reg/Q
                         net (fo=2, routed)           0.109     0.250    vga/paddle2/e2/d/q1
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.045     0.295 r  vga/paddle2/e2/d/meta_i_1__2/O
                         net (fo=1, routed)           0.000     0.295    vga/paddle2/e2/s/deb
    SLICE_X0Y14          FDRE                                         r  vga/paddle2/e2/s/meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e1/d/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle1/e1/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE                         0.000     0.000 r  vga/paddle1/e1/d/q1_reg/C
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle1/e1/d/q1_reg/Q
                         net (fo=2, routed)           0.180     0.321    vga/paddle1/e1/d/q1
    SLICE_X1Y19          FDCE                                         r  vga/paddle1/e1/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e1/d/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle2/e1/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  vga/paddle2/e1/d/q1_reg/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle2/e1/d/q1_reg/Q
                         net (fo=2, routed)           0.181     0.322    vga/paddle2/e1/d/q1
    SLICE_X1Y20          FDCE                                         r  vga/paddle2/e1/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e2/d/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle2/e2/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  vga/paddle2/e2/d/q1_reg/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle2/e2/d/q1_reg/Q
                         net (fo=2, routed)           0.181     0.322    vga/paddle2/e2/d/q1
    SLICE_X1Y14          FDCE                                         r  vga/paddle2/e2/d/q2_reg/D
  -------------------------------------------------------------------    -------------------





