
*** Running vivado
    with args -log design_1_signal_flip_myip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_signal_flip_myip_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_signal_flip_myip_0_0.tcl -notrace
Command: synth_design -top design_1_signal_flip_myip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29542 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1258.316 ; gain = 82.996 ; free physical = 958 ; free virtual = 11199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_signal_flip_myip_0_0' [/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ip/design_1_signal_flip_myip_0_0/synth/design_1_signal_flip_myip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'signal_flip_myip_v1_0' [/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ipshared/8f06/hdl/signal_flip_myip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'signal_flip_myip_v1_0_S00_AXI' [/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ipshared/8f06/hdl/signal_flip_myip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ipshared/8f06/hdl/signal_flip_myip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ipshared/8f06/hdl/signal_flip_myip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-256] done synthesizing module 'signal_flip_myip_v1_0_S00_AXI' (1#1) [/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ipshared/8f06/hdl/signal_flip_myip_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-689] width (4) of port connection 'MY_OUT' does not match port width (1) of module 'signal_flip_myip_v1_0_S00_AXI' [/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ipshared/8f06/hdl/signal_flip_myip_v1_0.v:51]
INFO: [Synth 8-256] done synthesizing module 'signal_flip_myip_v1_0' (2#1) [/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ipshared/8f06/hdl/signal_flip_myip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_signal_flip_myip_0_0' (3#1) [/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ip/design_1_signal_flip_myip_0_0/synth/design_1_signal_flip_myip_0_0.v:56]
WARNING: [Synth 8-3331] design signal_flip_myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design signal_flip_myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design signal_flip_myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design signal_flip_myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design signal_flip_myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design signal_flip_myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1300.848 ; gain = 125.527 ; free physical = 923 ; free virtual = 11165
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1300.848 ; gain = 125.527 ; free physical = 921 ; free virtual = 11163
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1645.473 ; gain = 0.000 ; free physical = 253 ; free virtual = 10501
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 340 ; free virtual = 10587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 338 ; free virtual = 10585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 340 ; free virtual = 10587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 326 ; free virtual = 10573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module signal_flip_myip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_signal_flip_myip_0_0 has port MY_OUT[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_signal_flip_myip_0_0 has port MY_OUT[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_signal_flip_myip_0_0 has port MY_OUT[1] driven by constant 0
WARNING: [Synth 8-3331] design design_1_signal_flip_myip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_signal_flip_myip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_signal_flip_myip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_signal_flip_myip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_signal_flip_myip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_signal_flip_myip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_signal_flip_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_signal_flip_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_signal_flip_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_signal_flip_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_signal_flip_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/signal_flip_myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_signal_flip_myip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 332 ; free virtual = 10581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 141 ; free virtual = 10321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 140 ; free virtual = 10320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 157 ; free virtual = 10315
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 235 ; free virtual = 10374
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 235 ; free virtual = 10374
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 234 ; free virtual = 10374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 234 ; free virtual = 10374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 234 ; free virtual = 10373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 234 ; free virtual = 10373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |   232|
|2     |  inst                                 |signal_flip_myip_v1_0         |   232|
|3     |    signal_flip_myip_v1_0_S00_AXI_inst |signal_flip_myip_v1_0_S00_AXI |   232|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 234 ; free virtual = 10373
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1645.473 ; gain = 125.527 ; free physical = 293 ; free virtual = 10430
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1645.473 ; gain = 470.152 ; free physical = 293 ; free virtual = 10430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1645.473 ; gain = 483.527 ; free physical = 227 ; free virtual = 10366
INFO: [Common 17-1381] The checkpoint '/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.runs/design_1_signal_flip_myip_0_0_synth_1/design_1_signal_flip_myip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.srcs/sources_1/bd/design_1/ip/design_1_signal_flip_myip_0_0/design_1_signal_flip_myip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jun-i/Work/zynq_practice/signal_flip_ipuse/signal_flip_ipuse.runs/design_1_signal_flip_myip_0_0_synth_1/design_1_signal_flip_myip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_signal_flip_myip_0_0_utilization_synth.rpt -pb design_1_signal_flip_myip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1669.484 ; gain = 0.000 ; free physical = 140 ; free virtual = 10196
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 13:09:06 2018...
