vendor_name = ModelSim
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/SevenSegmentDisplayDecoder.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/audio_subsystem_w_histogram.qxp
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/audio_subsystem_no_histogram.qxp
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/var_clk_div32.qxp
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/waveform_gen.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/sincos_lut.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/sdram1.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/plot_graph.v
source_file = 1, frecGen.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/FFXII_LB_Cursor2.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/FFXII_LB_Cursor.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/Cursor.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/hack_ltm_sincronization.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/ScanCodeToEvent.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/PS2_ScanCodeReader.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/Keyboard_Controller.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.qip
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.qip
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.ocp
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_bht_ram.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_color_change_out.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_color_change_interrupt.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_color_change_data.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/dds_and_nios_lab.sdc
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/LFSR.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/DDS.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/Waveform.vwf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dds_and_nios_lab.work.audio_subsystem_w_histogram.qxp.txt
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dds_and_nios_lab.work.audio_subsystem_no_histogram.qxp.txt
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dds_and_nios_lab.work.var_clk_div32.qxp.txt
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/scan_events.h
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/dds_and_nios_lab.v
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_lpp1.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_blt1.tdf
source_file = 1, de1_soc_qsys_cpu_ic_tag_ram.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_09t1.tdf
source_file = 1, de1_soc_qsys_cpu_bht_ram.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_0ns1.tdf
source_file = 1, de1_soc_qsys_cpu_rf_ram_a.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_1ns1.tdf
source_file = 1, de1_soc_qsys_cpu_rf_ram_b.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_0us1.tdf
source_file = 1, de1_soc_qsys_cpu_dc_tag_ram.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_tvo1.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_4ap1.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altera_mult_add_ujt2.v
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altera_mult_add_0kt2.v
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_a1l1.tdf
source_file = 1, de1_soc_qsys_cpu_ociram_default_contents.mif
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/scfifo_s1f1.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/a_dpfifo_38f1.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/cntr_vg7.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dpram_0se1.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_4822.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/cntr_jgb.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dcfifo_3o02.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/a_gray2bin_pab.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/a_graycounter_ov6.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/a_graycounter_kdc.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_nsf1.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dffpipe_3dc.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dffpipe_pe9.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/alt_synch_pipe_0e8.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dffpipe_qe9.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/alt_synch_pipe_1e8.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dffpipe_re9.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/cmpr_uu5.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/cmpr_tu5.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/mux_5r7.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_1s12.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_bo12.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/generate_arbitrary_divided_clk32.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/doublesync_no_reset.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_lqv1.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/ip/sld9c3b1213/alt_sld_fab.v
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/ip/sld9c3b1213/submodules/alt_sld_fab_ident.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/ip/sld9c3b1213/submodules/alt_sld_fab_presplit.sv
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/ip/sld9c3b1213/submodules/alt_sld_fab_splitter.sv
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_lmd1.tdf
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/dds_and_nios_lab.dds_and_nios_lab0.rtl.mif
source_file = 1, C:/Users/jcron/OneDrive/Documents/University/Lab5/Lab5_template_de1soc/db/altsyncram_tvs1.tdf
source_file = 1, ALTERA_lcdscp2.hex.mif
design_name = dds_and_nios_lab
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[0] , U0|vga|alt_vip_itc_0|frames_in_sync[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[1] , U0|vga|alt_vip_itc_0|frames_in_sync[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[2] , U0|vga|alt_vip_itc_0|frames_in_sync[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[3] , U0|vga|alt_vip_itc_0|frames_in_sync[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[4] , U0|vga|alt_vip_itc_0|frames_in_sync[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[5] , U0|vga|alt_vip_itc_0|frames_in_sync[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[7] , U0|vga|alt_vip_itc_0|frames_in_sync[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[8] , U0|vga|alt_vip_itc_0|frames_in_sync[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[9] , U0|vga|alt_vip_itc_0|frames_in_sync[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[10] , U0|vga|alt_vip_itc_0|frames_in_sync[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[12] , U0|vga|alt_vip_itc_0|frames_in_sync[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[13] , U0|vga|alt_vip_itc_0|frames_in_sync[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[14] , U0|vga|alt_vip_itc_0|frames_in_sync[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[15] , U0|vga|alt_vip_itc_0|frames_in_sync[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[11] , U0|vga|alt_vip_itc_0|frames_in_sync[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[6] , U0|vga|alt_vip_itc_0|frames_in_sync[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~1 , U0|vga|alt_vip_itc_0|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~5 , U0|vga|alt_vip_itc_0|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~9 , U0|vga|alt_vip_itc_0|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~13 , U0|vga|alt_vip_itc_0|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~17 , U0|vga|alt_vip_itc_0|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~21 , U0|vga|alt_vip_itc_0|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~25 , U0|vga|alt_vip_itc_0|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~29 , U0|vga|alt_vip_itc_0|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~33 , U0|vga|alt_vip_itc_0|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~37 , U0|vga|alt_vip_itc_0|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~41 , U0|vga|alt_vip_itc_0|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~45 , U0|vga|alt_vip_itc_0|Add0~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~49 , U0|vga|alt_vip_itc_0|Add0~49, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~53 , U0|vga|alt_vip_itc_0|Add0~53, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~57 , U0|vga|alt_vip_itc_0|Add0~57, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Add0~61 , U0|vga|alt_vip_itc_0|Add0~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[27] , U0|cpu|M_pcb[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[26] , U0|cpu|M_pcb[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[25] , U0|cpu|M_pcb[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[24] , U0|cpu|M_pcb[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[23] , U0|cpu|M_pcb[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[22] , U0|cpu|M_pcb[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[21] , U0|cpu|M_pcb[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[20] , U0|cpu|M_pcb[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[19] , U0|cpu|M_pcb[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[18] , U0|cpu|M_pcb[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[17] , U0|cpu|M_pcb[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[16] , U0|cpu|M_pcb[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[15] , U0|cpu|M_pcb[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[14] , U0|cpu|M_pcb[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[13] , U0|cpu|M_pcb[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[12] , U0|cpu|M_pcb[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[11] , U0|cpu|M_pcb[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[10] , U0|cpu|M_pcb[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[9] , U0|cpu|M_pcb[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[8] , U0|cpu|M_pcb[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[7] , U0|cpu|M_pcb[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[6] , U0|cpu|M_pcb[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[5] , U0|cpu|M_pcb[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[4] , U0|cpu|M_pcb[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[3] , U0|cpu|M_pcb[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[2] , U0|cpu|M_pcb[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[31] , U0|cpu|M_iw[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[30] , U0|cpu|M_iw[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[29] , U0|cpu|M_iw[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[28] , U0|cpu|M_iw[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[27] , U0|cpu|M_iw[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[26] , U0|cpu|M_iw[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[25] , U0|cpu|M_iw[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[24] , U0|cpu|M_iw[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[23] , U0|cpu|M_iw[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[22] , U0|cpu|M_iw[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[21] , U0|cpu|M_iw[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[20] , U0|cpu|M_iw[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[19] , U0|cpu|M_iw[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[18] , U0|cpu|M_iw[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[17] , U0|cpu|M_iw[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[10] , U0|cpu|M_iw[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[9] , U0|cpu|M_iw[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[4] , U0|cpu|M_iw[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[0]~1 , U0|vga|alt_vip_itc_0|frames_in_sync[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[27] , U0|cpu|E_pcb[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[5] , U0|cpu|E_pcb[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[31] , U0|cpu|E_iw[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[30] , U0|cpu|E_iw[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[29] , U0|cpu|E_iw[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[28] , U0|cpu|E_iw[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[27] , U0|cpu|E_iw[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[26] , U0|cpu|E_iw[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[25] , U0|cpu|E_iw[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[24] , U0|cpu|E_iw[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[23] , U0|cpu|E_iw[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[22] , U0|cpu|E_iw[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[21] , U0|cpu|E_iw[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[20] , U0|cpu|E_iw[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[19] , U0|cpu|E_iw[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[18] , U0|cpu|E_iw[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[17] , U0|cpu|E_iw[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[10] , U0|cpu|E_iw[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[9] , U0|cpu|E_iw[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[0]~1 , U0|cpu|A_pcb[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[23]~feeder , U0|cpu|E_iw[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[10]~feeder , U0|cpu|E_iw[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[23]~feeder , U0|cpu|A_pcb[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[19]~feeder , U0|cpu|A_pcb[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[13]~feeder , U0|cpu|A_pcb[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[5]~feeder , U0|cpu|A_pcb[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[25]~feeder , U0|cpu|A_iw[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[23]~feeder , U0|cpu|A_iw[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[22]~feeder , U0|cpu|A_iw[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[20]~feeder , U0|cpu|A_iw[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[9]~feeder , U0|cpu|A_iw[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[5]~feeder , U0|cpu|A_iw[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[2]~feeder , U0|cpu|A_iw[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[1]~feeder , U0|cpu|A_iw[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[0]~feeder , U0|cpu|A_iw[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[24]~feeder , U0|cpu|M_pcb[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[23]~feeder , U0|cpu|M_pcb[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[16]~feeder , U0|cpu|M_pcb[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[15]~feeder , U0|cpu|M_pcb[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[11]~feeder , U0|cpu|M_pcb[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[10]~feeder , U0|cpu|M_pcb[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pcb[2]~feeder , U0|cpu|M_pcb[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[24]~feeder , U0|cpu|M_iw[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[20]~feeder , U0|cpu|E_iw[20]~feeder, dds_and_nios_lab, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, dds_and_nios_lab, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, dds_and_nios_lab, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, dds_and_nios_lab, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, dds_and_nios_lab, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, dds_and_nios_lab, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, dds_and_nios_lab, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, dds_and_nios_lab, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, dds_and_nios_lab, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, dds_and_nios_lab, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, dds_and_nios_lab, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, dds_and_nios_lab, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, dds_and_nios_lab, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, dds_and_nios_lab, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, dds_and_nios_lab, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, dds_and_nios_lab, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, dds_and_nios_lab, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, dds_and_nios_lab, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, dds_and_nios_lab, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, dds_and_nios_lab, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, dds_and_nios_lab, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, dds_and_nios_lab, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, dds_and_nios_lab, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, dds_and_nios_lab, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, dds_and_nios_lab, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, dds_and_nios_lab, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, dds_and_nios_lab, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, dds_and_nios_lab, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, dds_and_nios_lab, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, dds_and_nios_lab, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, dds_and_nios_lab, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, dds_and_nios_lab, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, dds_and_nios_lab, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, dds_and_nios_lab, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, dds_and_nios_lab, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, dds_and_nios_lab, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, dds_and_nios_lab, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, dds_and_nios_lab, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, dds_and_nios_lab, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, dds_and_nios_lab, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, dds_and_nios_lab, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, dds_and_nios_lab, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, dds_and_nios_lab, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, dds_and_nios_lab, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, dds_and_nios_lab, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, dds_and_nios_lab, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, dds_and_nios_lab, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, dds_and_nios_lab, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, dds_and_nios_lab, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, dds_and_nios_lab, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, dds_and_nios_lab, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, dds_and_nios_lab, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, dds_and_nios_lab, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, dds_and_nios_lab, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, dds_and_nios_lab, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, dds_and_nios_lab, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, dds_and_nios_lab, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, dds_and_nios_lab, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, dds_and_nios_lab, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, dds_and_nios_lab, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, dds_and_nios_lab, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, dds_and_nios_lab, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, dds_and_nios_lab, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, dds_and_nios_lab, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, dds_and_nios_lab, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, dds_and_nios_lab, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, dds_and_nios_lab, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, dds_and_nios_lab, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, dds_and_nios_lab, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, dds_and_nios_lab, 1
instance = comp, \VGA_HS~output , VGA_HS~output, dds_and_nios_lab, 1
instance = comp, \VGA_VS~output , VGA_VS~output, dds_and_nios_lab, 1
instance = comp, \IRDA_TXD~output , IRDA_TXD~output, dds_and_nios_lab, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, dds_and_nios_lab, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, dds_and_nios_lab, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, dds_and_nios_lab, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, dds_and_nios_lab, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, dds_and_nios_lab, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, dds_and_nios_lab, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, dds_and_nios_lab, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, dds_and_nios_lab, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, dds_and_nios_lab, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, dds_and_nios_lab, 1
instance = comp, \TD_RESET_N~output , TD_RESET_N~output, dds_and_nios_lab, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, dds_and_nios_lab, 1
instance = comp, \ADC_CONVST~output , ADC_CONVST~output, dds_and_nios_lab, 1
instance = comp, \ADC_DIN~output , ADC_DIN~output, dds_and_nios_lab, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, dds_and_nios_lab, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, dds_and_nios_lab, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, dds_and_nios_lab, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, dds_and_nios_lab, 1
instance = comp, \FAN_CTRL~output , FAN_CTRL~output, dds_and_nios_lab, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, dds_and_nios_lab, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, dds_and_nios_lab, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, dds_and_nios_lab, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, dds_and_nios_lab, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, dds_and_nios_lab, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, dds_and_nios_lab, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, dds_and_nios_lab, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, dds_and_nios_lab, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, dds_and_nios_lab, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, dds_and_nios_lab, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, dds_and_nios_lab, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, dds_and_nios_lab, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, dds_and_nios_lab, 1
instance = comp, \FPGA_I2C_SDAT~output , FPGA_I2C_SDAT~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, dds_and_nios_lab, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, dds_and_nios_lab, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, dds_and_nios_lab, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, dds_and_nios_lab, 1
instance = comp, \U0|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , U0|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, dds_and_nios_lab, 1
instance = comp, \U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, dds_and_nios_lab, 1
instance = comp, \U0|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG , U0|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, dds_and_nios_lab, 1
instance = comp, \U0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , U0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, dds_and_nios_lab, 1
instance = comp, \U0|pll|altera_pll_i|outclk_wire[0]~CLKENA0 , U0|pll|altera_pll_i|outclk_wire[0]~CLKENA0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|waitrequest_reset_override~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|waitrequest_reset_override~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , U0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|waitrequest_reset_override , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|waitrequest_reset_override, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|saved_grant[1] , U0|mm_interconnect_0|cmd_mux_010|saved_grant[1], dds_and_nios_lab, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[0]~feeder , U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , U0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, dds_and_nios_lab, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, dds_and_nios_lab, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, dds_and_nios_lab, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_agent|hold_waitrequest~feeder , U0|mm_interconnect_0|cpu_instruction_master_agent|hold_waitrequest~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_agent|hold_waitrequest , U0|mm_interconnect_0|cpu_instruction_master_agent|hold_waitrequest, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[5]~feeder , U0|cpu|D_iw[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[5] , U0|cpu|D_iw[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_cnt_nxt[0]~2 , U0|cpu|A_mul_cnt_nxt[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_cnt[0] , U0|cpu|A_mul_cnt[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_status_reg_pie~0 , U0|cpu|A_status_reg_pie~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_cnt_nxt[1]~1 , U0|cpu|A_mul_cnt_nxt[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_cnt[1] , U0|cpu|A_mul_cnt[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[18]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_en~0 , U0|cpu|ic_fill_valid_bits_en~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_dp_offset[1]~DUPLICATE , U0|cpu|ic_fill_dp_offset[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|init_done~feeder , U0|sdram|init_done~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_next[1]~0 , U0|sdram|i_next[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Mux12~0 , U0|sdram|Mux12~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_next[1] , U0|sdram|i_next[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_state[1]~2 , U0|sdram|i_state[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_state[1] , U0|sdram|i_state[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Mux16~0 , U0|sdram|Mux16~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_refs[2]~0 , U0|sdram|i_refs[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_refs[0] , U0|sdram|i_refs[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Mux15~0 , U0|sdram|Mux15~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_refs[1] , U0|sdram|i_refs[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Mux14~0 , U0|sdram|Mux14~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_refs[2] , U0|sdram|i_refs[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Mux13~0 , U0|sdram|Mux13~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_next[0] , U0|sdram|i_next[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[0] , U0|sdram|refresh_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter~2 , U0|sdram|refresh_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[0]~DUPLICATE , U0|sdram|refresh_counter[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~13 , U0|sdram|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~9 , U0|sdram|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter~1 , U0|sdram|refresh_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[1] , U0|sdram|refresh_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~5 , U0|sdram|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[2]~10 , U0|sdram|refresh_counter[2]~10, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[2] , U0|sdram|refresh_counter[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~53 , U0|sdram|Add0~53, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[3]~18 , U0|sdram|refresh_counter[3]~18, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[3] , U0|sdram|refresh_counter[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~49 , U0|sdram|Add0~49, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[4] , U0|sdram|refresh_counter[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~45 , U0|sdram|Add0~45, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter~8 , U0|sdram|refresh_counter~8, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[5] , U0|sdram|refresh_counter[5], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~41 , U0|sdram|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[6]~17 , U0|sdram|refresh_counter[6]~17, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[6] , U0|sdram|refresh_counter[6], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~37 , U0|sdram|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter~7 , U0|sdram|refresh_counter~7, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[7] , U0|sdram|refresh_counter[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[3]~DUPLICATE , U0|sdram|refresh_counter[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal0~1 , U0|sdram|Equal0~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[11]~DUPLICATE , U0|sdram|refresh_counter[11]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~1 , U0|sdram|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter~0 , U0|sdram|refresh_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[8] , U0|sdram|refresh_counter[8], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~33 , U0|sdram|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter~6 , U0|sdram|refresh_counter~6, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[9] , U0|sdram|refresh_counter[9], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~29 , U0|sdram|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[10]~14 , U0|sdram|refresh_counter[10]~14, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[10] , U0|sdram|refresh_counter[10], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~25 , U0|sdram|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter~5 , U0|sdram|refresh_counter~5, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[11] , U0|sdram|refresh_counter[11], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~21 , U0|sdram|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter~4 , U0|sdram|refresh_counter~4, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[12] , U0|sdram|refresh_counter[12], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add0~17 , U0|sdram|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter~3 , U0|sdram|refresh_counter~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_counter[13] , U0|sdram|refresh_counter[13], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal0~0 , U0|sdram|Equal0~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal0~2 , U0|sdram|Equal0~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_state[0]~1 , U0|sdram|i_state[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_state[0] , U0|sdram|i_state[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[0]~7 , U0|sdram|i_count[0]~7, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[0] , U0|sdram|i_count[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[1]~6 , U0|sdram|i_count[1]~6, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[1] , U0|sdram|i_count[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[1]~1 , U0|sdram|i_count[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[2]~DUPLICATE , U0|sdram|i_count[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[2]~4 , U0|sdram|i_count[2]~4, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[2]~5 , U0|sdram|i_count[2]~5, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[2] , U0|sdram|i_count[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[3] , U0|sdram|i_count[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[3]~2 , U0|sdram|i_count[3]~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[3]~3 , U0|sdram|i_count[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[3]~DUPLICATE , U0|sdram|i_count[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_count[1]~0 , U0|sdram|i_count[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_state[2]~0 , U0|sdram|i_state[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_state[2] , U0|sdram|i_state[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal1~0 , U0|sdram|Equal1~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|init_done , U0|sdram|init_done, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[8]~2 , U0|sdram|m_state[8]~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector21~0 , U0|sdram|Selector21~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[5] , U0|cpu|E_iw[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[1] , U0|cpu|D_iw[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[1]~feeder , U0|cpu|E_iw[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[1]~DUPLICATE , U0|cpu|E_iw[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[2] , U0|cpu|D_iw[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[2] , U0|cpu|E_iw[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_bus~0 , U0|cpu|E_st_bus~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_st_bypass , U0|cpu|M_ctrl_st_bypass, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_valid , U0|cpu|A_valid, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_ld_bypass~feeder , U0|cpu|A_ctrl_ld_bypass~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_ld_bypass , U0|cpu|A_ctrl_ld_bypass, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[4] , U0|cpu|E_iw[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_ld_st_non_io , U0|cpu|E_ctrl_ld_st_non_io, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ld_st_cache~0 , U0|cpu|E_ld_st_cache~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld_st_non_bypass , U0|cpu|M_ctrl_ld_st_non_bypass, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_sel_data_master~feeder , U0|cpu|M_sel_data_master~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_sel_data_master , U0|cpu|M_sel_data_master, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_want_fill , U0|cpu|M_dc_want_fill, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_want_fill , U0|cpu|A_dc_want_fill, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_sel_nxt~0 , U0|cpu|A_slow_inst_sel_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_sel , U0|cpu|A_slow_inst_sel, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[3]~feeder , U0|cpu|E_iw[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[3] , U0|cpu|E_iw[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal172~0 , U0|cpu|Equal172~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld8 , U0|cpu|M_ctrl_ld8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_align_byte1_fill , U0|cpu|A_ld_align_byte1_fill, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[13]~2 , U0|cpu|A_wr_data_unfiltered[13]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[0] , U0|cpu|W_wr_data[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_exception , U0|cpu|M_ctrl_exception, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[13]~feeder , U0|cpu|D_iw[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[13] , U0|cpu|D_iw[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_break~0 , U0|cpu|D_ctrl_break~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_crst~0 , U0|cpu|D_ctrl_crst~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_crst , U0|cpu|E_ctrl_crst, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_crst , U0|cpu|M_ctrl_crst, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_break~1 , U0|cpu|D_ctrl_break~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_break , U0|cpu|E_ctrl_break, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_break , U0|cpu|M_ctrl_break, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_status_reg_pie , U0|cpu|A_status_reg_pie, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[6]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router_001|Equal1~3_wirecell , U0|mm_interconnect_0|router_001|Equal1~3_wirecell, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[120]~0 , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[120]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[120] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[120], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[120] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[120], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , U0|vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , U0|vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , U0|vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , U0|vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|trying_to_read~0_OTERM638DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|trying_to_read~0_OTERM638DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|end_begintransfer , U0|mm_interconnect_0|vga_to_sdram_translator|end_begintransfer, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|have_active_cmd_NEW_REG456 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|have_active_cmd_NEW_REG456, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter[0]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a4~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a4~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|int_ready_reg~0 , U0|vga|alt_vip_vfr_0|outputter|int_ready_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|int_ready_reg~DUPLICATE , U0|vga|alt_vip_vfr_0|outputter|int_ready_reg~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter[0]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][3]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add1~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][6]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][6]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|partial_xor~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|partial_xor~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][4]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][4]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|partial_xor~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|partial_xor~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|partial_xor~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|partial_xor~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[3]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_wrcounter_prev[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|partial_xor~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|partial_xor~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_wrcounter_prev[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][1]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][1]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|partial_xor~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|partial_xor~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_wrcounter_prev[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|int_ready , U0|vga|alt_vip_vfr_0|outputter|int_ready, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_sop , U0|vga|alt_vip_vfr_0|outputter|dout_sop, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|read , U0|vga|alt_vip_vfr_0|prc|prc_core|read, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[2]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[2] , U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[1]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[1] , U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[0]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[0] , U0|vga|alt_vip_vfr_0|prc|prc_core|input_valid_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux5~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux5~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|state[1] , U0|vga|alt_vip_vfr_0|prc|prc_core|state[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|state[0]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|prc_core|state[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[0] , U0|vga|alt_vip_vfr_0|controller|state[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|complete~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|complete~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|complete , U0|vga|alt_vip_vfr_0|prc|prc_core|complete, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[1]~DUPLICATE , U0|vga|alt_vip_vfr_0|controller|state[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux0~0 , U0|vga|alt_vip_vfr_0|controller|Mux0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[2]~0 , U0|vga|alt_vip_vfr_0|controller|state[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[2] , U0|vga|alt_vip_vfr_0|controller|state[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_address[2]~0 , U0|vga|alt_vip_vfr_0|controller|master_address[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_address[2] , U0|vga|alt_vip_vfr_0|controller|master_address[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux35~0 , U0|vga|alt_vip_vfr_0|controller|Mux35~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_write , U0|vga|alt_vip_vfr_0|controller|master_write, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[1]~3 , U0|vga|alt_vip_vfr_0|controller|state[1]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_address[1] , U0|vga|alt_vip_vfr_0|controller|master_address[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[0]~4 , U0|vga|alt_vip_vfr_0|controller|state[0]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_address[0] , U0|vga|alt_vip_vfr_0|controller|master_address[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~2 , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~0 , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_write , U0|cpu|d_write, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_data_starting~feeder , U0|cpu|A_dc_xfer_rd_data_starting~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_data_starting , U0|cpu|A_dc_xfer_rd_data_starting, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_starting , U0|cpu|A_dc_xfer_wr_starting, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_starting , U0|cpu|A_dc_wb_rd_addr_starting, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_data_starting , U0|cpu|A_dc_wb_rd_data_starting, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_data_first_nxt~0 , U0|cpu|A_dc_wb_rd_data_first_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_data_first , U0|cpu|A_dc_wb_rd_data_first, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_wr_starting , U0|cpu|A_dc_wb_wr_starting, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wr_data_cnt_nxt[0]~3 , U0|cpu|A_dc_wr_data_cnt_nxt[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_wr_active , U0|cpu|A_dc_wb_wr_active, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wr_data_cnt[3]~0 , U0|cpu|A_dc_wr_data_cnt[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wr_data_cnt[0] , U0|cpu|A_dc_wr_data_cnt[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wr_data_cnt_nxt[1]~2 , U0|cpu|A_dc_wr_data_cnt_nxt[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wr_data_cnt[1] , U0|cpu|A_dc_wr_data_cnt[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wr_data_cnt_nxt[2]~1 , U0|cpu|A_dc_wr_data_cnt_nxt[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wr_data_cnt[2] , U0|cpu|A_dc_wr_data_cnt[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add13~0 , U0|cpu|Add13~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wr_data_cnt_nxt[3]~0 , U0|cpu|A_dc_wr_data_cnt_nxt[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wr_data_cnt[3] , U0|cpu|A_dc_wr_data_cnt[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2 , U0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset[0] , U0|cpu|A_dc_xfer_rd_addr_offset[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE , U0|cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1 , U0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset[1] , U0|cpu|A_dc_xfer_rd_addr_offset[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0 , U0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset[2] , U0|cpu|A_dc_xfer_rd_addr_offset[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_done_nxt , U0|cpu|A_dc_xfer_rd_addr_done_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_done , U0|cpu|A_dc_xfer_rd_addr_done, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_active_nxt~0 , U0|cpu|A_dc_xfer_rd_addr_active_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_active , U0|cpu|A_dc_xfer_rd_addr_active, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_data_active~feeder , U0|cpu|A_dc_xfer_rd_data_active~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_data_active , U0|cpu|A_dc_xfer_rd_data_active, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_active , U0|cpu|A_dc_xfer_wr_active, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_en , U0|cpu|A_dc_wb_rd_en, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_valid_st_bypass_hit~0 , U0|cpu|M_dc_valid_st_bypass_hit~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_valid_st_bypass_hit , U0|cpu|A_dc_valid_st_bypass_hit, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_en_d1~feeder , U0|cpu|A_en_d1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_en_d1 , U0|cpu|A_en_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_valid_st_bypass_hit_wr_en , U0|cpu|A_dc_valid_st_bypass_hit_wr_en, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_mul_lsw , U0|cpu|A_ctrl_mul_lsw, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_shift_rot~0 , U0|cpu|D_ctrl_shift_rot~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_shift_rot , U0|cpu|E_ctrl_shift_rot, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_shift_rot , U0|cpu|M_ctrl_shift_rot, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_shift_rot , U0|cpu|A_ctrl_shift_rot, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_rot~0 , U0|cpu|D_ctrl_rot~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_rot~DUPLICATE , U0|cpu|E_ctrl_rot~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_shift_right_arith~0 , U0|cpu|D_ctrl_shift_right_arith~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_shift_rot_right , U0|cpu|E_ctrl_shift_rot_right, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_shift_rot_left~0 , U0|cpu|D_ctrl_shift_rot_left~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_shift_rot_left , U0|cpu|E_ctrl_shift_rot_left, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_pass1 , U0|cpu|E_rot_pass1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_pass1 , U0|cpu|M_rot_pass1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_sel_fill1~0 , U0|cpu|E_rot_sel_fill1~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_sel_fill1 , U0|cpu|M_rot_sel_fill1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal175~0 , U0|cpu|Equal175~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_ld8_ld16 , U0|cpu|E_ctrl_ld8_ld16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld8_ld16 , U0|cpu|M_ctrl_ld8_ld16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_align_byte2_byte3_fill , U0|cpu|A_ld_align_byte2_byte3_fill, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[31]~14 , U0|cpu|A_wr_data_unfiltered[31]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_has_started , U0|cpu|A_dc_fill_has_started, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_has_started_nxt~0 , U0|cpu|A_dc_fill_has_started_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_has_started~DUPLICATE , U0|cpu|A_dc_fill_has_started~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_starting~0 , U0|cpu|A_dc_fill_starting~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|waitrequest_reset_override~feeder , U0|mm_interconnect_0|modulation_selector_s1_translator|waitrequest_reset_override~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , U0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , U0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , U0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , U0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|waitrequest_reset_override , U0|mm_interconnect_0|modulation_selector_s1_translator|waitrequest_reset_override, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ld_st_bus~0 , U0|cpu|E_ld_st_bus~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ld_st_bus~1 , U0|cpu|E_ld_st_bus~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld_st_bypass , U0|cpu|M_ctrl_ld_st_bypass, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_ld_st_bypass , U0|cpu|A_ctrl_ld_st_bypass, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_bypass_pending , U0|cpu|A_mem_bypass_pending, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt~0 , U0|cpu|d_address_tag_field_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_starting_d1 , U0|cpu|A_dc_fill_starting_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal178~0 , U0|cpu|Equal178~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_dc_addr_inv , U0|cpu|M_ctrl_dc_addr_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_dc_addr_inv , U0|cpu|A_ctrl_dc_addr_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal190~0 , U0|cpu|Equal190~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_dc_index_inv , U0|cpu|M_ctrl_dc_index_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_dc_index_inv , U0|cpu|A_ctrl_dc_index_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_tag_dcache_management_wr_en~0 , U0|cpu|A_dc_tag_dcache_management_wr_en~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_en~0 , U0|cpu|dc_tag_wr_port_en~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_en , U0|cpu|dc_tag_wr_port_en, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[15]~0 , U0|cpu|A_wr_data_unfiltered[15]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[0]~feeder , U0|cpu|E_src2[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal2~0 , U0|cpu|Equal2~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_src2_choose_imm , U0|cpu|F_ctrl_src2_choose_imm, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_src2_choose_imm , U0|cpu|D_ctrl_src2_choose_imm, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_hi_imm16~0 , U0|cpu|F_ctrl_hi_imm16~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_hi_imm16 , U0|cpu|D_ctrl_hi_imm16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[12]~0 , U0|cpu|E_src2[12]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[0] , U0|cpu|E_src2[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[0]~feeder , U0|cpu|M_src2[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[0] , U0|cpu|M_src2[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[0]~feeder , U0|cpu|A_mul_src2[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dst_regnum[2] , U0|cpu|M_dst_regnum[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dst_regnum_from_M[2] , U0|cpu|A_dst_regnum_from_M[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_jmp_indirect , U0|cpu|E_ctrl_jmp_indirect, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[0]~feeder , U0|cpu|F_pc[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[0]~DUPLICATE , U0|cpu|F_pc[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[0] , U0|cpu|D_pc[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal171~0 , U0|cpu|Equal171~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_br_cond_nxt~0 , U0|cpu|E_ctrl_br_cond_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_br_cond , U0|cpu|E_ctrl_br_cond, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_br_cond , U0|cpu|M_ctrl_br_cond, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_wr_en_unfiltered , U0|cpu|M_bht_wr_en_unfiltered, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal154~2 , U0|cpu|Equal154~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal154~1 , U0|cpu|Equal154~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_alu_signed_comparison~0 , U0|cpu|D_ctrl_alu_signed_comparison~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_alu_signed_comparison~1 , U0|cpu|D_ctrl_alu_signed_comparison~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_alu_signed_comparison , U0|cpu|E_ctrl_alu_signed_comparison, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[117]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[117] , U0|mm_interconnect_0|limiter_pipeline|core|data0[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[69]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[69]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[70] , U0|mm_interconnect_0|limiter_pipeline|core|data0[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|always0~0 , U0|mm_interconnect_0|limiter_pipeline|core|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[69] , U0|mm_interconnect_0|limiter_pipeline|core|data1[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[0]~0 , U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|modulation_selector_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|modulation_selector_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|modulation_selector_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_cmp~3 , U0|cpu|D_ctrl_cmp~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_alu_force_xor~0 , U0|cpu|D_ctrl_alu_force_xor~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_alu_force_xor~1 , U0|cpu|D_ctrl_alu_force_xor~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_logic_op[1]~0 , U0|cpu|D_logic_op[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_op[1] , U0|cpu|E_logic_op[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[7]~feeder , U0|cpu|E_src2[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_b_is_dst~0 , U0|cpu|F_ctrl_b_is_dst~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_b_is_dst , U0|cpu|D_ctrl_b_is_dst, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|comb~0 , U0|mm_interconnect_0|sdram_s1_agent|comb~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|comb~0_OTERM640DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent|comb~0_OTERM640DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|comb~0_NEW_REG639 , U0|mm_interconnect_0|sdram_s1_agent|comb~0_NEW_REG639, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_req_accepted~0 , U0|cpu|ic_fill_req_accepted~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt_nxt[0]~3 , U0|cpu|ic_fill_ap_cnt_nxt[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_offset[0]~0 , U0|cpu|ic_fill_ap_offset[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt[0] , U0|cpu|ic_fill_ap_cnt[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt[0]~DUPLICATE , U0|cpu|ic_fill_ap_cnt[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt_nxt[1]~2 , U0|cpu|ic_fill_ap_cnt_nxt[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt[1] , U0|cpu|ic_fill_ap_cnt[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt[1]~DUPLICATE , U0|cpu|ic_fill_ap_cnt[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt_nxt[2]~1 , U0|cpu|ic_fill_ap_cnt_nxt[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt[2] , U0|cpu|ic_fill_ap_cnt[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt_nxt[3]~0 , U0|cpu|ic_fill_ap_cnt_nxt[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_cnt[3] , U0|cpu|ic_fill_ap_cnt[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_initial_offset[0]~DUPLICATE , U0|cpu|ic_fill_initial_offset[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_active_nxt~0 , U0|cpu|ic_fill_active_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_active_nxt~1 , U0|cpu|ic_fill_active_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_active , U0|cpu|ic_fill_active, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_read_nxt~0 , U0|cpu|i_read_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_read_nxt~1 , U0|cpu|i_read_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_read , U0|cpu|i_read, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[71]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[71] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[71] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|saved_grant[0] , U0|mm_interconnect_0|cmd_mux_010|saved_grant[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~0 , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal92~0 , U0|cpu|Equal92~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_late_result~0 , U0|cpu|D_ctrl_late_result~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_late_result~2 , U0|cpu|D_ctrl_late_result~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_late_result~1 , U0|cpu|D_ctrl_late_result~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_late_result , U0|cpu|E_ctrl_late_result, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_late_result , U0|cpu|M_ctrl_late_result, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_dst_regnum[3] , U0|cpu|E_dst_regnum[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_regnum_b_cmp_F~1 , U0|cpu|E_regnum_b_cmp_F~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~feeder , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload[0]~7 , U0|mm_interconnect_0|cmd_mux_010|src_payload[0]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|first_burst_stalled , U0|mm_interconnect_0|vga_to_sdram_translator|first_burst_stalled, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|always2~0 , U0|mm_interconnect_0|vga_to_sdram_translator|always2~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[0]_NEW_REG470 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[0]_NEW_REG470, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.mode[0]_NEW_REG452 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.mode[0]_NEW_REG452, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~3 , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][1] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[31]~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[31]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[1] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux6~3 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux6~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|clear_enable , U0|vga|alt_vip_vfr_0|prc|prc_core|clear_enable, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_offset[0] , U0|cpu|A_dc_xfer_wr_offset[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_offset_nxt[0]~0 , U0|cpu|A_dc_xfer_wr_offset_nxt[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_offset[0]~DUPLICATE , U0|cpu|A_dc_xfer_wr_offset[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_offset[1] , U0|cpu|A_dc_xfer_wr_offset[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_offset_nxt[1]~1 , U0|cpu|A_dc_xfer_wr_offset_nxt[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_offset[1]~DUPLICATE , U0|cpu|A_dc_xfer_wr_offset[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_offset_nxt[2]~2 , U0|cpu|A_dc_xfer_wr_offset_nxt[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_offset[2] , U0|cpu|A_dc_xfer_wr_offset[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_offset[0] , U0|cpu|A_dc_wb_rd_addr_offset[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_starting~DUPLICATE , U0|cpu|A_dc_wb_rd_addr_starting~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0 , U0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE , U0|cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_offset[1] , U0|cpu|A_dc_wb_rd_addr_offset[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1 , U0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE , U0|cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2 , U0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_addr_offset[2] , U0|cpu|A_dc_wb_rd_addr_offset[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[4] , U0|cpu|A_mem_baddr[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_dp_offset_nxt[2]~1 , U0|cpu|A_dc_fill_dp_offset_nxt[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_dp_offset[2] , U0|cpu|A_dc_fill_dp_offset[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_addr[2]~2 , U0|cpu|dc_data_wr_port_addr[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[5]~feeder , U0|cpu|E_src2[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[15]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , U0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , U0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , U0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , U0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|r_sync_rst_chain[3] , U0|rst_controller_002|r_sync_rst_chain[3], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|altera_reset_synchronizer_int_chain[2] , U0|rst_controller_002|altera_reset_synchronizer_int_chain[2], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|r_sync_rst_chain~1 , U0|rst_controller_002|r_sync_rst_chain~1, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|r_sync_rst_chain[2] , U0|rst_controller_002|r_sync_rst_chain[2], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|always2~0 , U0|rst_controller_002|always2~0, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|r_early_rst , U0|rst_controller_002|r_early_rst, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~1_wirecell , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~1_wirecell, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[1]~0 , U0|cpu|A_pcb[1]~0, dds_and_nios_lab, 1
instance = comp, \~GND , ~GND, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_offset_nxt[0]~0 , U0|cpu|ic_fill_ap_offset_nxt[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_offset[0] , U0|cpu|ic_fill_ap_offset[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[38]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[38]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[38] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[38] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[38], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_rd_data_first~DUPLICATE , U0|cpu|A_dc_wb_rd_data_first~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_offset_field[1]~0 , U0|cpu|d_address_offset_field[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[7]~10 , U0|cpu|A_wr_data_unfiltered[7]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_pass0~0 , U0|cpu|E_rot_pass0~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_pass0 , U0|cpu|M_rot_pass0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[6]~feeder , U0|cpu|E_src2[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[16]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[16]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_phy|virtual_state_uir , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_phy|virtual_state_uir, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|sync2_uir , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|sync2_uir, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jxuir~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jxuir~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jxuir , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jxuir, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|ir[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|ir[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_phy|virtual_state_udr~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_phy|virtual_state_udr~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|sync2_udr , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|sync2_udr, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|update_jdo_strobe , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|update_jdo_strobe, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|enable_action_strobe , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|enable_action_strobe, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|ir[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|ir[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[23]~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[23]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_phy|virtual_state_cdr , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_phy|virtual_state_cdr, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~19 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[37]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[37]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[37] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[37], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[37] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[37], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[36]~14 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[36]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[36]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[36]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[36] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[36], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[36] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[36], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[23]~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[23]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|Decoder1~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|Decoder1~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize[2]~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|DRsize[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~9 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[35] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[35], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~51 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~51, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[35]~DUPLICATE , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[35]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[35] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[35], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|take_action_ocimem_b , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|take_action_ocimem_b, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~6 , U0|mm_interconnect_0|cmd_mux_006|src_payload~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[27] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~9 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[26] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~13 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[0]~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_offset[1] , U0|cpu|ic_fill_ap_offset[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_offset_nxt[1]~2 , U0|cpu|ic_fill_ap_offset_nxt[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_offset[1]~DUPLICATE , U0|cpu|ic_fill_ap_offset[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[39]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[39]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[39] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[39] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[39], dds_and_nios_lab, 1
instance = comp, \U0|cpu|av_addr_accepted~0 , U0|cpu|av_addr_accepted~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add14~1 , U0|cpu|Add14~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~8 , U0|cpu|E_alu_result~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_022|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_022|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_valid , U0|mm_interconnect_0|crosser_022|clock_xer|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[10]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~17 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~2 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~3 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[41]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[41]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[41] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[41], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[41] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[41], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_line[0] , U0|cpu|A_dc_wb_line[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field_nxt[0]~2 , U0|cpu|d_address_line_field_nxt[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field[0] , U0|cpu|d_address_line_field[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[41]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[41]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[41] , U0|mm_interconnect_0|limiter_pipeline|core|data0[41], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[41] , U0|mm_interconnect_0|limiter_pipeline|core|data1[41], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[41] , U0|mm_interconnect_0|cmd_mux_006|src_data[41], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~21 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[31] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[28]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_line[1] , U0|cpu|A_dc_wb_line[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field_nxt[1]~1 , U0|cpu|d_address_line_field_nxt[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field[1] , U0|cpu|d_address_line_field[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[42]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[42]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[42] , U0|mm_interconnect_0|limiter_pipeline|core|data0[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[42] , U0|mm_interconnect_0|limiter_pipeline|core|data1[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[42]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[42]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[42]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[42]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[42] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[42] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[42] , U0|mm_interconnect_0|cmd_mux_006|src_data[42], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[4] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~25 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[6] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[4]~4 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~29 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[7] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[43]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[43]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[43] , U0|mm_interconnect_0|limiter_pipeline|core|data0[43], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[43]~DUPLICATE , U0|mm_interconnect_0|limiter_pipeline|core|data1[43]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[43]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[43]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[43] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[43], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[43] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[43], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[43] , U0|mm_interconnect_0|cmd_mux_006|src_data[43], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[5] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[5]~5 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[5]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~33 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[31] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[31]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~5 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[9] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[45]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[45]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[45]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[45]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[45] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[45], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[45] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[45], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[6]~DUPLICATE , U0|cpu|F_pc[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[1]~DUPLICATE , U0|cpu|F_pc[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~13 , U0|cpu|Add3~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~17 , U0|cpu|Add3~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~21 , U0|cpu|Add3~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~25 , U0|cpu|Add3~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~29 , U0|cpu|Add3~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~33 , U0|cpu|Add3~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~37 , U0|cpu|Add3~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~5 , U0|cpu|Add3~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[12]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[28]~17 , U0|cpu|F_iw[28]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[28] , U0|cpu|D_iw[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_a_rd_port_addr[1]~1 , U0|cpu|rf_a_rd_port_addr[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[3]~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[3]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_go~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_go~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_go , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_go, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[32] , U0|mm_interconnect_0|cmd_mux_006|src_data[32], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|byteenable[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|byteenable[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_byteenable[0]~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_byteenable[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[4] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[1]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[2]~feeder , U0|cpu|A_dc_rd_data[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[2] , U0|cpu|A_dc_rd_data[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[2]~feeder , U0|cpu|A_dc_xfer_wr_data[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_st_nxt , U0|cpu|M_ctrl_st_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_st , U0|cpu|M_ctrl_st, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_valid_st_writes_mem , U0|cpu|M_valid_st_writes_mem, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_valid_st_writes_mem , U0|cpu|A_valid_st_writes_mem, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset_match~0 , U0|cpu|A_dc_xfer_rd_addr_offset_match~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[3] , U0|cpu|A_mem_baddr[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset_match , U0|cpu|A_dc_xfer_rd_addr_offset_match, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_data_offset_match , U0|cpu|A_dc_xfer_rd_data_offset_match, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[2] , U0|cpu|A_dc_xfer_wr_data[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_addr[5]~5 , U0|cpu|dc_data_wr_port_addr[5]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[8]~feeder , U0|cpu|E_src2[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_regnum_b_cmp_F~0 , U0|cpu|D_regnum_b_cmp_F~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_regnum_b_cmp_F , U0|cpu|D_regnum_b_cmp_F, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_regnum_b_cmp_D , U0|cpu|E_regnum_b_cmp_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_regnum_b_cmp_F~0 , U0|cpu|A_regnum_b_cmp_F~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_regnum_b_cmp_F~1 , U0|cpu|A_regnum_b_cmp_F~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_regnum_b_cmp_F , U0|cpu|A_regnum_b_cmp_F, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_regnum_b_cmp_F~0 , U0|cpu|M_regnum_b_cmp_F~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_regnum_b_cmp_F~1 , U0|cpu|M_regnum_b_cmp_F~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_regnum_b_cmp_F , U0|cpu|M_regnum_b_cmp_F, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_regnum_b_cmp_D , U0|cpu|A_regnum_b_cmp_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_regnum_b_cmp_D , U0|cpu|W_regnum_b_cmp_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[4]~1 , U0|cpu|D_src2_reg[4]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[4]~0 , U0|cpu|D_src2_reg[4]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[24]~21 , U0|cpu|F_iw[24]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[24]~DUPLICATE , U0|cpu|D_iw[24]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal300~0 , U0|cpu|Equal300~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[4]~2 , U0|cpu|D_src2_reg[4]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_shift_right_arith~1 , U0|cpu|D_ctrl_shift_right_arith~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_shift_right_arith , U0|cpu|E_ctrl_shift_right_arith, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[9] , U0|cpu|A_mem_baddr[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_addr[7]~7 , U0|cpu|dc_data_wr_port_addr[7]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[10] , U0|cpu|A_mem_baddr[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_addr[8]~8 , U0|cpu|dc_data_wr_port_addr[8]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_rd_port_addr[1]~1 , U0|cpu|dc_data_rd_port_addr[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_offset[2]~DUPLICATE , U0|cpu|A_dc_xfer_rd_addr_offset[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_rd_port_addr[2]~2 , U0|cpu|dc_data_rd_port_addr[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[7]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~21 , U0|cpu|Add17~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~17 , U0|cpu|Add17~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_rd_port_addr[4]~4 , U0|cpu|dc_data_rd_port_addr[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][94] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][94], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~2 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][94] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][94], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][71] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~3 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][71] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_demux_006|src0_valid~0 , U0|mm_interconnect_0|rsp_demux_006|src0_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[119]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[119]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[119] , U0|mm_interconnect_0|limiter_pipeline|core|data0[119], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[119] , U0|mm_interconnect_0|limiter_pipeline|core|data1[119], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|av_waitrequest~DUPLICATE , U0|jtag_uart|av_waitrequest~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|always2~0 , U0|jtag_uart|always2~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|av_waitrequest~0 , U0|jtag_uart|av_waitrequest~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|av_waitrequest , U0|jtag_uart|av_waitrequest, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_addr~0 , U0|cpu|dc_tag_wr_port_addr~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_addr[0]~1 , U0|cpu|dc_tag_wr_port_addr[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_addr[1]~2 , U0|cpu|dc_tag_wr_port_addr[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_addr[2]~3 , U0|cpu|dc_tag_wr_port_addr[2]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_addr[3]~4 , U0|cpu|dc_tag_wr_port_addr[3]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_addr[4]~5 , U0|cpu|dc_tag_wr_port_addr[4]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_addr[5]~6 , U0|cpu|dc_tag_wr_port_addr[5]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_rd_port_addr[0]~0 , U0|cpu|dc_tag_rd_port_addr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_rd_port_addr[1]~1 , U0|cpu|dc_tag_rd_port_addr[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_rd_port_addr[2]~2 , U0|cpu|dc_tag_rd_port_addr[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~13 , U0|cpu|Add17~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~9 , U0|cpu|Add17~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_rd_port_addr[3]~3 , U0|cpu|dc_tag_rd_port_addr[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[9]~feeder , U0|cpu|E_src2[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[1] , U0|cpu|M_src2[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[1]~feeder , U0|cpu|A_mul_src2[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[4]~3 , U0|cpu|D_src2_reg[4]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_rd_port_addr[6]~6 , U0|cpu|dc_data_rd_port_addr[6]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_rd_port_addr[7]~7 , U0|cpu|dc_data_rd_port_addr[7]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[10]~feeder , U0|cpu|E_src2[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~134 , U0|cpu|Add17~134, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~117 , U0|cpu|Add17~117, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~41 , U0|cpu|Add17~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_mem_byte_en~2 , U0|cpu|E_mem_byte_en~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_mem_byte_en[0] , U0|cpu|M_mem_byte_en[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[1] , U0|cpu|W_wr_data[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[1]~6 , U0|cpu|D_src2_reg[1]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_b_rd_port_addr[2]~2 , U0|cpu|rf_b_rd_port_addr[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_b_rd_port_addr[3]~3 , U0|cpu|rf_b_rd_port_addr[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_b_rd_port_addr[4]~4 , U0|cpu|rf_b_rd_port_addr[4]~4, dds_and_nios_lab, 1
instance = comp, \rtl~92 , rtl~92, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_mask[3] , U0|cpu|M_rot_mask[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add7~0 , U0|cpu|Add7~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_rot , U0|cpu|E_ctrl_rot, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_pass3~0 , U0|cpu|E_rot_pass3~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_pass3 , U0|cpu|M_rot_pass3, dds_and_nios_lab, 1
instance = comp, \rtl~57 , rtl~57, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_mask[6] , U0|cpu|M_rot_mask[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_ld_signed , U0|cpu|E_ctrl_ld_signed, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld_signed , U0|cpu|M_ctrl_ld_signed, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_ld_signed , U0|cpu|A_ctrl_ld_signed, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_wr_data~0 , U0|cpu|A_dc_fill_wr_data~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_wr_data~1 , U0|cpu|A_dc_fill_wr_data~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_st , U0|cpu|A_ctrl_st, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[26]~0 , U0|cpu|dc_data_wr_port_data[26]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_byte_en[0] , U0|cpu|A_mem_byte_en[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[0]~5 , U0|cpu|dc_data_wr_port_data[0]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ld_align_sh8~0 , U0|cpu|M_ld_align_sh8~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_align_sh8 , U0|cpu|A_ld_align_sh8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[5] , U0|cpu|E_src2_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[5]~feeder , U0|cpu|M_st_data[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[5] , U0|cpu|M_st_data[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[5] , U0|cpu|A_st_data[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[7] , U0|cpu|E_src2_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[7] , U0|cpu|M_st_data[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[7] , U0|cpu|A_st_data[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[9]~feeder , U0|cpu|M_st_data[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[9] , U0|cpu|E_src2_reg[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal185~0 , U0|cpu|Equal185~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[9] , U0|cpu|M_st_data[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[9] , U0|cpu|A_st_data[9], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|Equal0~0 , U0|signal_selector|Equal0~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[5]~feeder , U0|cpu|A_dc_rd_data[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[5] , U0|cpu|A_dc_rd_data[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[5]~feeder , U0|cpu|A_dc_xfer_wr_data[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[5] , U0|cpu|A_dc_xfer_wr_data[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_single_step_mode , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_single_step_mode, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[7] , U0|cpu|A_dc_rd_data[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[7]~feeder , U0|cpu|A_dc_xfer_wr_data[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[7] , U0|cpu|A_dc_xfer_wr_data[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[8]~feeder , U0|cpu|A_dc_rd_data[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[8] , U0|cpu|A_dc_rd_data[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[8]~feeder , U0|cpu|A_dc_xfer_wr_data[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[8] , U0|cpu|A_dc_xfer_wr_data[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[9] , U0|cpu|A_dc_rd_data[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[9]~feeder , U0|cpu|A_dc_xfer_wr_data[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[9] , U0|cpu|A_dc_xfer_wr_data[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[10] , U0|cpu|A_dc_rd_data[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[10]~feeder , U0|cpu|A_dc_xfer_wr_data[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[10] , U0|cpu|A_dc_xfer_wr_data[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[6] , U0|cpu|E_src2_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[6] , U0|cpu|M_st_data[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[6] , U0|cpu|A_st_data[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[6]~30 , U0|cpu|M_dc_st_data[6]~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[6] , U0|cpu|A_dc_st_data[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[11]~feeder , U0|cpu|M_st_data[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[12]~feeder , U0|cpu|M_st_data[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[13]~1 , U0|cpu|A_wr_data_unfiltered[13]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_data_ram_ld_align_fill_bit , U0|cpu|A_data_ram_ld_align_fill_bit, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[12]~feeder , U0|cpu|A_inst_result[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[12] , U0|cpu|M_alu_result[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[12] , U0|cpu|E_iw[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[15] , U0|cpu|E_iw[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal209~0 , U0|cpu|Equal209~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal183~0 , U0|cpu|Equal183~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal209~1 , U0|cpu|Equal209~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[16] , U0|cpu|E_iw[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[11] , U0|cpu|E_iw[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[13] , U0|cpu|E_iw[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_op_rdctl~0 , U0|cpu|E_op_rdctl~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[14] , U0|cpu|E_iw[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_op_rdctl , U0|cpu|E_op_rdctl, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_rdctl_inst , U0|cpu|M_ctrl_rdctl_inst, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_mem_nxt , U0|cpu|M_ctrl_mem_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_mem , U0|cpu|M_ctrl_mem, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[12] , U0|cpu|A_inst_result[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|din_s1~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|din_s1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_025|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[0]~3 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[23]~feeder , U0|cpu|D_pc[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[23] , U0|cpu|D_pc[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_kill~2 , U0|cpu|F_kill~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_issue , U0|cpu|D_issue, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_kill~0 , U0|cpu|F_kill~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_kill~1 , U0|cpu|F_kill~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_kill , U0|cpu|D_kill, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[1]~1 , U0|cpu|F_ic_tag_rd_addr_nxt[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~6 , U0|cpu|F_pc_nxt~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~7 , U0|cpu|F_pc_nxt~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[23]~13 , U0|cpu|M_pipe_flush_waddr_nxt[23]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[25]~feeder , U0|cpu|E_pcb[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[25] , U0|cpu|E_pcb[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_hbreak_req~1 , U0|cpu|E_hbreak_req~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_hbreak_req~0 , U0|cpu|E_hbreak_req~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|wait_for_one_post_bret_inst~0 , U0|cpu|wait_for_one_post_bret_inst~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|wait_for_one_post_bret_inst , U0|cpu|wait_for_one_post_bret_inst, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[19]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[13]~feeder , U0|cpu|A_dc_rd_data[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[13] , U0|cpu|A_dc_rd_data[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[13]~feeder , U0|cpu|A_dc_xfer_wr_data[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[13] , U0|cpu|A_dc_xfer_wr_data[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[14]~feeder , U0|cpu|M_st_data[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[14]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~16 , U0|mm_interconnect_0|cmd_mux_006|src_payload~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[9] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[15] , U0|cpu|A_dc_rd_data[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[15]~feeder , U0|cpu|A_dc_xfer_wr_data[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[15] , U0|cpu|A_dc_xfer_wr_data[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[2] , U0|cpu|W_wr_data[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[2]~23 , U0|cpu|D_src2_reg[2]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[2]~feeder , U0|cpu|M_src2[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[2] , U0|cpu|M_src2[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[2]~feeder , U0|cpu|A_mul_src2[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[4]~10 , U0|cpu|D_src2_reg[4]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[3] , U0|cpu|M_src2[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[3]~feeder , U0|cpu|A_mul_src2[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[0]~11 , U0|cpu|D_src2_reg[0]~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[0] , U0|sdram|za_data[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add1~0 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[1] , U0|sdram|za_data[1], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[2] , U0|sdram|za_data[2], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[3] , U0|sdram|za_data[3], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[4] , U0|sdram|za_data[4], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[5] , U0|sdram|za_data[5], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[6] , U0|sdram|za_data[6], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[7] , U0|sdram|za_data[7], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[8] , U0|sdram|za_data[8], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[9] , U0|sdram|za_data[9], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[10] , U0|sdram|za_data[10], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[11] , U0|sdram|za_data[11], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[12] , U0|sdram|za_data[12], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[13] , U0|sdram|za_data[13], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[14] , U0|sdram|za_data[14], dds_and_nios_lab, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_data[15] , U0|sdram|za_data[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][99]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][99]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~1 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][100]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][100]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][100]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][100]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][100]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][100]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][100]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][100]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][100]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][100]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][100]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][100]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][100] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][100], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][100]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][100]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~3 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~2 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][100] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][100], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][100] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][100], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][100] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][100], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][100] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][100], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][100] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][100], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][100] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][100], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][100] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][100], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_OTERM291DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_OTERM291DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~31 , U0|mm_interconnect_0|cmd_mux_006|src_payload~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[6] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[11]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[11] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[11]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[11] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[17] , U0|cpu|A_dc_rd_data[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[17]~feeder , U0|cpu|A_dc_xfer_wr_data[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[17] , U0|cpu|A_dc_xfer_wr_data[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_mem_byte_en[2]~3 , U0|cpu|E_mem_byte_en[2]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_mem_byte_en[2] , U0|cpu|M_mem_byte_en[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[18]~feeder , U0|cpu|M_st_data[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[15]~feeder , U0|cpu|E_src2[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add7~2 , U0|cpu|Add7~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_rn[3] , U0|cpu|M_rot_rn[3], dds_and_nios_lab, 1
instance = comp, \rtl~46 , rtl~46, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[17]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[10]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[10] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[7]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[8]~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[8]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_rd , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_rd, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_rd_d1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_rd_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[0]~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[7] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[19] , U0|cpu|A_dc_rd_data[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[19]~feeder , U0|cpu|A_dc_xfer_wr_data[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[19] , U0|cpu|A_dc_xfer_wr_data[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[13]~feeder , U0|cpu|M_st_data[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[1] , U0|cpu|A_mem_baddr[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[23]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[15]~feeder , U0|cpu|M_st_data[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[15] , U0|cpu|E_src2_reg[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[15]~DUPLICATE , U0|cpu|M_st_data[15]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[15] , U0|cpu|A_st_data[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[15] , U0|cpu|M_st_data[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[15]~4 , U0|cpu|M_dc_st_data[15]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[15] , U0|cpu|A_dc_st_data[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_byte_en[1] , U0|cpu|A_mem_byte_en[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[15]~1 , U0|cpu|dc_data_wr_port_data[15]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[15]~9 , U0|cpu|dc_data_wr_port_data[15]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[16]~feeder , U0|cpu|M_st_data[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[4] , U0|cpu|M_src2[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[4]~feeder , U0|cpu|A_mul_src2[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~81 , U0|cpu|Add17~81, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~77 , U0|cpu|Add17~77, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_unsigned_lo_imm16~0 , U0|cpu|F_ctrl_unsigned_lo_imm16~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_unsigned_lo_imm16~1 , U0|cpu|F_ctrl_unsigned_lo_imm16~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_unsigned_lo_imm16 , U0|cpu|D_ctrl_unsigned_lo_imm16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[27]~1 , U0|cpu|E_src2[27]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[20] , U0|cpu|E_src2[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[20]~12 , U0|cpu|E_logic_result[20]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[18]~feeder , U0|cpu|D_pc[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[18] , U0|cpu|D_pc[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~2 , U0|cpu|F_pc_nxt~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~3 , U0|cpu|F_pc_nxt~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[18]~11 , U0|cpu|M_pipe_flush_waddr_nxt[18]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[20]~feeder , U0|cpu|E_pcb[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[20] , U0|cpu|E_pcb[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[18] , U0|cpu|M_pipe_flush_waddr[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[18] , U0|cpu|F_pc[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[16] , U0|cpu|D_pc[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[13] , U0|cpu|D_pc[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|dds_increment_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add14~0 , U0|cpu|Add14~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_offset_field_nxt[2]~0 , U0|cpu|d_address_offset_field_nxt[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_offset_field[1]~1 , U0|cpu|d_address_offset_field[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_offset_field[2] , U0|cpu|d_address_offset_field[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal9~0 , U0|mm_interconnect_0|router|Equal9~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[140]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[140]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[140] , U0|mm_interconnect_0|limiter_pipeline|core|data0[140], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[140] , U0|mm_interconnect_0|limiter_pipeline|core|data1[140], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|always0~0 , U0|dds_increment|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|always0~0 , U0|signal_selector|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|dds_increment_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|dds_increment_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|dds_increment_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|dds_increment_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|dds_increment_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|dds_increment_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|dds_increment_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[19]~feeder , U0|cpu|M_st_data[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[31]~3 , U0|cpu|E_logic_result[31]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~28 , U0|cpu|E_alu_result~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[31] , U0|cpu|E_alu_result[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[31] , U0|cpu|M_alu_result[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[31] , U0|cpu|A_inst_result[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[17]~feeder , U0|cpu|M_st_data[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[17] , U0|cpu|W_wr_data[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~89 , U0|cpu|Add17~89, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[17] , U0|cpu|E_alu_result[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[17] , U0|cpu|M_alu_result[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[17]~58 , U0|cpu|D_src2_reg[17]~58, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[5] , U0|cpu|M_src2[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[5]~feeder , U0|cpu|A_mul_src2[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[21]~feeder , U0|cpu|A_inst_result[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[21]~DUPLICATE , U0|cpu|E_src2[21]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~61 , U0|cpu|Add17~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[21] , U0|cpu|E_alu_result[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[21] , U0|cpu|M_alu_result[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[21] , U0|cpu|A_inst_result[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[6] , U0|cpu|M_src2[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[6]~feeder , U0|cpu|A_mul_src2[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[22]~18 , U0|cpu|D_src2[22]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_pass2 , U0|cpu|E_rot_pass2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_pass2 , U0|cpu|M_rot_pass2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add7~3 , U0|cpu|Add7~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_rn[4] , U0|cpu|M_rot_rn[4], dds_and_nios_lab, 1
instance = comp, \rtl~54 , rtl~54, dds_and_nios_lab, 1
instance = comp, \rtl~55 , rtl~55, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add7~1 , U0|cpu|Add7~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[14] , U0|cpu|M_rot_prestep2[14], dds_and_nios_lab, 1
instance = comp, \rtl~48 , rtl~48, dds_and_nios_lab, 1
instance = comp, \rtl~49 , rtl~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[6] , U0|cpu|M_rot_prestep2[6], dds_and_nios_lab, 1
instance = comp, \rtl~25 , rtl~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_sel_fill2~0 , U0|cpu|E_rot_sel_fill2~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_sel_fill2 , U0|cpu|M_rot_sel_fill2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~17 , U0|cpu|A_shift_rot_result~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[22] , U0|cpu|A_shift_rot_result[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[22]~feeder , U0|cpu|A_slow_inst_result[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[22]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[22] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][22] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[22]~252 , U0|mm_interconnect_0|rsp_mux|src_data[22]~252, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal13~0 , U0|mm_interconnect_0|router|Equal13~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[136]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[136]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[136] , U0|mm_interconnect_0|limiter_pipeline|core|data0[136], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[136] , U0|mm_interconnect_0|limiter_pipeline|core|data1[136], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|always0~0 , U0|div_freq|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|div_freq_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|div_freq_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|div_freq_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|div_freq_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg[0]~feeder , U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[24]~feeder , U0|cpu|A_dc_rd_data[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[24] , U0|cpu|A_dc_rd_data[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[24]~feeder , U0|cpu|A_dc_xfer_wr_data[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[24] , U0|cpu|A_dc_xfer_wr_data[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[25]~feeder , U0|cpu|A_dc_rd_data[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[25] , U0|cpu|A_dc_rd_data[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[25]~feeder , U0|cpu|A_dc_xfer_wr_data[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[25] , U0|cpu|A_dc_xfer_wr_data[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[20]~feeder , U0|cpu|M_st_data[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[7] , U0|cpu|M_src2[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[7]~feeder , U0|cpu|A_mul_src2[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[8]~feeder , U0|cpu|M_src2[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[8] , U0|cpu|M_src2[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[8]~feeder , U0|cpu|A_mul_src2[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[27]~feeder , U0|cpu|A_slow_inst_result[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[42]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[42]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[42] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[42] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[40]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[40]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[40] , U0|mm_interconnect_0|limiter_pipeline|core|data0[40], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[40] , U0|mm_interconnect_0|limiter_pipeline|core|data1[40], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[40]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[40]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[40] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[40], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[40] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[40], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[27]~feeder , U0|cpu|A_dc_rd_data[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[27] , U0|cpu|A_dc_rd_data[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[27]~feeder , U0|cpu|A_dc_xfer_wr_data[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[27] , U0|cpu|A_dc_xfer_wr_data[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[22]~feeder , U0|cpu|M_st_data[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[9]~feeder , U0|cpu|M_src2[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[9] , U0|cpu|M_src2[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[9]~feeder , U0|cpu|A_mul_src2[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[25]~0 , U0|cpu|D_src2[25]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[25] , U0|cpu|E_src2[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[24]~9 , U0|cpu|E_logic_result[24]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[22] , U0|cpu|D_pc[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~4 , U0|cpu|F_pc_nxt~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~5 , U0|cpu|F_pc_nxt~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[22]~12 , U0|cpu|M_pipe_flush_waddr_nxt[22]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[24] , U0|cpu|E_pcb[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[22] , U0|cpu|M_pipe_flush_waddr[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[22] , U0|cpu|F_pc[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[23]~10 , U0|cpu|E_logic_result[23]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~45 , U0|cpu|Add3~45, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~61 , U0|cpu|Add3~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~65 , U0|cpu|Add3~65, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[20] , U0|cpu|D_pc_plus_one[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[16] , U0|cpu|D_pc_plus_one[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[14] , U0|cpu|D_pc_plus_one[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[13] , U0|cpu|D_pc_plus_one[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~9 , U0|cpu|Add3~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~41 , U0|cpu|Add3~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~89 , U0|cpu|Add3~89, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~93 , U0|cpu|Add3~93, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[11] , U0|cpu|D_pc_plus_one[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~1 , U0|cpu|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~5 , U0|cpu|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~37 , U0|cpu|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~41 , U0|cpu|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[10] , U0|cpu|D_br_taken_waddr_partial[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~66 , U0|cpu|Add1~66, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~53 , U0|cpu|Add1~53, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~61 , U0|cpu|Add1~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_pred_not_taken , U0|cpu|D_br_pred_not_taken, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[11] , U0|cpu|E_extra_pc[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[11]~24 , U0|cpu|M_pipe_flush_waddr_nxt[11]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[13] , U0|cpu|E_pcb[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[11] , U0|cpu|M_pipe_flush_waddr[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[11]~DUPLICATE , U0|cpu|F_pc[11]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[11] , U0|cpu|D_pc[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[17]~28 , U0|cpu|F_iw[17]~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[17] , U0|cpu|D_iw[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~26 , U0|cpu|F_pc_nxt~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~27 , U0|cpu|F_pc_nxt~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[11] , U0|cpu|F_pc[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~81 , U0|cpu|Add3~81, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[12] , U0|cpu|D_pc_plus_one[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~57 , U0|cpu|Add1~57, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~49 , U0|cpu|Add1~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~45 , U0|cpu|Add1~45, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~41 , U0|cpu|Add1~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~37 , U0|cpu|Add1~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~33 , U0|cpu|Add1~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~29 , U0|cpu|Add1~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~13 , U0|cpu|Add1~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~25 , U0|cpu|Add1~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[20] , U0|cpu|E_extra_pc[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[20]~17 , U0|cpu|M_pipe_flush_waddr_nxt[20]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[22] , U0|cpu|E_pcb[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[20] , U0|cpu|M_pipe_flush_waddr[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[20]~DUPLICATE , U0|cpu|F_pc[20]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~69 , U0|cpu|Add3~69, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[21] , U0|cpu|D_pc_plus_one[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~21 , U0|cpu|Add1~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[21] , U0|cpu|E_extra_pc[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[23]~15 , U0|cpu|E_alu_result[23]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~73 , U0|cpu|Add17~73, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~69 , U0|cpu|Add17~69, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[23] , U0|cpu|E_alu_result[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[23] , U0|cpu|M_alu_result[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[23] , U0|cpu|W_wr_data[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , U0|cpu|DE1_SoC_QSYS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[23]~16 , U0|cpu|D_src1_reg[23]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_offset_nxt[2]~1 , U0|cpu|ic_fill_ap_offset_nxt[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_ap_offset[2] , U0|cpu|ic_fill_ap_offset[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[40]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[40]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[40]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[40]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[40] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[40], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[40] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[40], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[40] , U0|mm_interconnect_0|cmd_mux_006|src_data[40], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[44]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[44]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[44]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[44]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[44] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[44], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[44] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[44], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_line[3] , U0|cpu|A_dc_wb_line[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field_nxt[3]~4 , U0|cpu|d_address_line_field_nxt[3]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field[3] , U0|cpu|d_address_line_field[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[44]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[44]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[44] , U0|mm_interconnect_0|limiter_pipeline|core|data0[44], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[44] , U0|mm_interconnect_0|limiter_pipeline|core|data1[44], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[44] , U0|mm_interconnect_0|cmd_mux_006|src_data[44], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[6] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|Equal0~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|Equal0~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|Equal0~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|Equal0~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|Equal1~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|Equal1~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~8 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[17] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[29] , U0|cpu|A_dc_rd_data[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[29]~feeder , U0|cpu|A_dc_xfer_wr_data[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[29] , U0|cpu|A_dc_xfer_wr_data[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_mem_byte_en[3]~1 , U0|cpu|E_mem_byte_en[3]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_mem_byte_en[3] , U0|cpu|M_mem_byte_en[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_byte_en[3] , U0|cpu|A_mem_byte_en[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[26]~3 , U0|cpu|dc_data_wr_port_data[26]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[0]~13 , U0|cpu|D_src2_reg[0]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[27] , U0|cpu|W_wr_data[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[27]~48 , U0|cpu|D_src2_reg[27]~48, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[27]~89 , U0|cpu|D_src2_reg[27]~89, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[27]~6 , U0|cpu|E_logic_result[27]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[24] , U0|cpu|D_pc[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~49 , U0|cpu|Add3~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~53 , U0|cpu|Add3~53, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~57 , U0|cpu|Add3~57, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[24] , U0|cpu|D_pc_plus_one[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~17 , U0|cpu|Add1~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~9 , U0|cpu|Add1~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~5 , U0|cpu|Add1~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~8 , U0|cpu|F_pc_nxt~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~9 , U0|cpu|F_pc_nxt~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[24] , U0|cpu|E_extra_pc[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[24]~14 , U0|cpu|M_pipe_flush_waddr_nxt[24]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[26] , U0|cpu|E_pcb[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[24]~15 , U0|cpu|M_pipe_flush_waddr_nxt[24]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[24] , U0|cpu|M_pipe_flush_waddr[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[24]~_wirecell , U0|cpu|M_pipe_flush_waddr[24]~_wirecell, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[24] , U0|cpu|F_pc[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~1 , U0|cpu|Add3~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[25] , U0|cpu|D_pc_plus_one[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add1~1 , U0|cpu|Add1~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[25] , U0|cpu|E_extra_pc[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[27]~10 , U0|cpu|E_alu_result[27]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[27]~90 , U0|cpu|D_src2_reg[27]~90, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[27] , U0|cpu|E_src2_reg[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_data[27]~6 , U0|cpu|E_st_data[27]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[27] , U0|cpu|M_st_data[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[27]~25 , U0|cpu|M_dc_st_data[27]~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[27] , U0|cpu|A_dc_st_data[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[27] , U0|cpu|A_st_data[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[27]~30 , U0|cpu|dc_data_wr_port_data[27]~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , U0|cpu|DE1_SoC_QSYS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[28]~87 , U0|cpu|D_src2_reg[28]~87, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[28] , U0|cpu|W_wr_data[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[28]~46 , U0|cpu|D_src2_reg[28]~46, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[28]~24 , U0|cpu|D_src2[28]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[28]~45 , U0|cpu|D_src2_reg[28]~45, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[28]~25 , U0|cpu|D_src2[28]~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[28] , U0|cpu|E_src2[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[26]~7 , U0|cpu|E_logic_result[26]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[26]~11 , U0|cpu|E_alu_result[26]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~57 , U0|cpu|Add17~57, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~53 , U0|cpu|Add17~53, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[26]~41 , U0|cpu|D_src2_reg[26]~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[26]~20 , U0|cpu|D_src2[26]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[26]~42 , U0|cpu|D_src2_reg[26]~42, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[26]~21 , U0|cpu|D_src2[26]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[26] , U0|cpu|E_src2[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~49 , U0|cpu|Add17~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~129 , U0|cpu|Add17~129, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[28] , U0|cpu|E_alu_result[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[28] , U0|cpu|M_alu_result[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[28]~20 , U0|cpu|D_src1_reg[28]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_regnum_a_cmp_F~0 , U0|cpu|D_regnum_a_cmp_F~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_regnum_a_cmp_F , U0|cpu|D_regnum_a_cmp_F, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_regnum_a_cmp_D , U0|cpu|E_regnum_a_cmp_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_hazard_E , U0|cpu|D_src1_hazard_E, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[28] , U0|cpu|E_src1[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~31 , U0|cpu|E_alu_result~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[28]~88 , U0|cpu|D_src2_reg[28]~88, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[28] , U0|cpu|E_src2_reg[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_data[28]~5 , U0|cpu|E_st_data[28]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[28] , U0|cpu|M_st_data[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[28]~21 , U0|cpu|M_dc_st_data[28]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[28] , U0|cpu|A_dc_st_data[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|always1~6 , U0|mm_interconnect_0|router|always1~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[142]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[142]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[142] , U0|mm_interconnect_0|limiter_pipeline|core|data0[142], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[142] , U0|mm_interconnect_0|limiter_pipeline|core|data1[142], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent|m0_write~0 , U0|mm_interconnect_0|color_change_data_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[1]~DUPLICATE , U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[0]~DUPLICATE , U0|mm_interconnect_0|color_change_data_s1_translator|wait_latency_counter[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|color_change_data_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|color_change_data_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|color_change_data_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \SW[8]~input , SW[8]~input, dds_and_nios_lab, 1
instance = comp, \SW[7]~input , SW[7]~input, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~1 , generate_1Hz|Div_Clk|Add0~1, dds_and_nios_lab, 1
instance = comp, \~VCC , ~VCC, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|reset_capture~feeder , generate_1Hz|Div_Clk|reset_capture~feeder, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|reset_capture , generate_1Hz|Div_Clk|reset_capture, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|reset_sync1~feeder , generate_1Hz|Div_Clk|reset_sync1~feeder, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|reset_sync1 , generate_1Hz|Div_Clk|reset_sync1, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|reset_sync2 , generate_1Hz|Div_Clk|reset_sync2, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|reset_sync3 , generate_1Hz|Div_Clk|reset_sync3, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|reset_negedge_sync , generate_1Hz|Div_Clk|reset_negedge_sync, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Equal0~6 , generate_1Hz|Div_Clk|Equal0~6, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[0] , generate_1Hz|Div_Clk|count_reg[0], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~81 , generate_1Hz|Div_Clk|Add0~81, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[1] , generate_1Hz|Div_Clk|count_reg[1], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~5 , generate_1Hz|Div_Clk|Add0~5, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[2] , generate_1Hz|Div_Clk|count_reg[2], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~29 , generate_1Hz|Div_Clk|Add0~29, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[3] , generate_1Hz|Div_Clk|count_reg[3], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~25 , generate_1Hz|Div_Clk|Add0~25, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[4] , generate_1Hz|Div_Clk|count_reg[4], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~21 , generate_1Hz|Div_Clk|Add0~21, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[5] , generate_1Hz|Div_Clk|count_reg[5], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~17 , generate_1Hz|Div_Clk|Add0~17, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[6] , generate_1Hz|Div_Clk|count_reg[6], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~13 , generate_1Hz|Div_Clk|Add0~13, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[7] , generate_1Hz|Div_Clk|count_reg[7], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~9 , generate_1Hz|Div_Clk|Add0~9, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[8] , generate_1Hz|Div_Clk|count_reg[8], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~53 , generate_1Hz|Div_Clk|Add0~53, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[9] , generate_1Hz|Div_Clk|count_reg[9], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~49 , generate_1Hz|Div_Clk|Add0~49, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[10] , generate_1Hz|Div_Clk|count_reg[10], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~45 , generate_1Hz|Div_Clk|Add0~45, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[11] , generate_1Hz|Div_Clk|count_reg[11], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~41 , generate_1Hz|Div_Clk|Add0~41, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[12] , generate_1Hz|Div_Clk|count_reg[12], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~37 , generate_1Hz|Div_Clk|Add0~37, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[13] , generate_1Hz|Div_Clk|count_reg[13], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~33 , generate_1Hz|Div_Clk|Add0~33, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[14] , generate_1Hz|Div_Clk|count_reg[14], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Equal0~1 , generate_1Hz|Div_Clk|Equal0~1, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Equal0~0 , generate_1Hz|Div_Clk|Equal0~0, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~77 , generate_1Hz|Div_Clk|Add0~77, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[15] , generate_1Hz|Div_Clk|count_reg[15], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~73 , generate_1Hz|Div_Clk|Add0~73, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[16] , generate_1Hz|Div_Clk|count_reg[16], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~69 , generate_1Hz|Div_Clk|Add0~69, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[17] , generate_1Hz|Div_Clk|count_reg[17], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~65 , generate_1Hz|Div_Clk|Add0~65, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[18] , generate_1Hz|Div_Clk|count_reg[18], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~61 , generate_1Hz|Div_Clk|Add0~61, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[19] , generate_1Hz|Div_Clk|count_reg[19], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~57 , generate_1Hz|Div_Clk|Add0~57, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[20] , generate_1Hz|Div_Clk|count_reg[20], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~125 , generate_1Hz|Div_Clk|Add0~125, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[21] , generate_1Hz|Div_Clk|count_reg[21], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~121 , generate_1Hz|Div_Clk|Add0~121, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[22] , generate_1Hz|Div_Clk|count_reg[22], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~117 , generate_1Hz|Div_Clk|Add0~117, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[23] , generate_1Hz|Div_Clk|count_reg[23], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~113 , generate_1Hz|Div_Clk|Add0~113, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[24] , generate_1Hz|Div_Clk|count_reg[24], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~109 , generate_1Hz|Div_Clk|Add0~109, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[25] , generate_1Hz|Div_Clk|count_reg[25], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~105 , generate_1Hz|Div_Clk|Add0~105, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[26] , generate_1Hz|Div_Clk|count_reg[26], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Equal0~4 , generate_1Hz|Div_Clk|Equal0~4, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~101 , generate_1Hz|Div_Clk|Add0~101, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[27] , generate_1Hz|Div_Clk|count_reg[27], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~97 , generate_1Hz|Div_Clk|Add0~97, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[28] , generate_1Hz|Div_Clk|count_reg[28], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~93 , generate_1Hz|Div_Clk|Add0~93, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[29] , generate_1Hz|Div_Clk|count_reg[29], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~89 , generate_1Hz|Div_Clk|Add0~89, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[30] , generate_1Hz|Div_Clk|count_reg[30], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Add0~85 , generate_1Hz|Div_Clk|Add0~85, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|count_reg[31] , generate_1Hz|Div_Clk|count_reg[31], dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Equal0~3 , generate_1Hz|Div_Clk|Equal0~3, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Equal0~2 , generate_1Hz|Div_Clk|Equal0~2, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|Equal0~5 , generate_1Hz|Div_Clk|Equal0~5, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|tc_reg_temp~0 , generate_1Hz|Div_Clk|tc_reg_temp~0, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|tc_reg_temp , generate_1Hz|Div_Clk|tc_reg_temp, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|tc_reg~0 , generate_1Hz|Div_Clk|tc_reg~0, dds_and_nios_lab, 1
instance = comp, \generate_1Hz|Div_Clk|tc_reg , generate_1Hz|Div_Clk|tc_reg, dds_and_nios_lab, 1
instance = comp, \lfsr_sync|sync_srl16_inferred[0] , lfsr_sync|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \lfsr_sync|sync_srl16_inferred[1] , lfsr_sync|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \LFSR_5_bit|feedback , LFSR_5_bit|feedback, dds_and_nios_lab, 1
instance = comp, \LFSR_5_bit|Equal0~0 , LFSR_5_bit|Equal0~0, dds_and_nios_lab, 1
instance = comp, \LFSR_5_bit|lfsr_end|out , LFSR_5_bit|lfsr_end|out, dds_and_nios_lab, 1
instance = comp, \LFSR_5_bit|generate_shift_array[4].lfsr_ff|out , LFSR_5_bit|generate_shift_array[4].lfsr_ff|out, dds_and_nios_lab, 1
instance = comp, \LFSR_5_bit|generate_shift_array[3].lfsr_ff|out , LFSR_5_bit|generate_shift_array[3].lfsr_ff|out, dds_and_nios_lab, 1
instance = comp, \LFSR_5_bit|generate_shift_array[2].lfsr_ff|out , LFSR_5_bit|generate_shift_array[2].lfsr_ff|out, dds_and_nios_lab, 1
instance = comp, \LFSR_5_bit|generate_shift_array[1].lfsr_ff|out , LFSR_5_bit|generate_shift_array[1].lfsr_ff|out, dds_and_nios_lab, 1
instance = comp, \control~1 , control~1, dds_and_nios_lab, 1
instance = comp, \control[0] , control[0], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[28] , U0|color_change_data|read_mux_out[28], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[28] , U0|color_change_data|readdata[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[28] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[28]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[28] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][28] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[28]~193 , U0|mm_interconnect_0|rsp_mux|src_data[28]~193, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre[30] , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|always1~1 , U0|mm_interconnect_0|router|always1~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal27~0 , U0|mm_interconnect_0|router|Equal27~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_rd_port_addr[5]~5 , U0|cpu|dc_tag_rd_port_addr[5]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[12] , U0|cpu|A_mem_baddr[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[1]~15 , U0|cpu|dc_tag_wr_port_data[1]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[13] , U0|cpu|A_mem_baddr[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[2]~16 , U0|cpu|dc_tag_wr_port_data[2]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[14] , U0|cpu|M_alu_result[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[14] , U0|cpu|A_mem_baddr[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[3]~17 , U0|cpu|dc_tag_wr_port_data[3]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[13] , U0|cpu|E_extra_pc[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[14]~feeder , U0|cpu|E_src2[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[14] , U0|cpu|E_src2[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[12]~feeder , U0|cpu|E_src2[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[12] , U0|cpu|E_src2[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[11]~feeder , U0|cpu|E_src2[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[11] , U0|cpu|E_src2[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~5 , U0|cpu|Add17~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~1 , U0|cpu|Add17~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~105 , U0|cpu|Add17~105, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~101 , U0|cpu|Add17~101, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~113 , U0|cpu|Add17~113, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~109 , U0|cpu|Add17~109, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~97 , U0|cpu|Add17~97, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~22 , U0|cpu|E_alu_result~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[15] , U0|cpu|E_alu_result[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[15]~DUPLICATE , U0|cpu|M_alu_result[15]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[15] , U0|cpu|A_mem_baddr[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[4]~12 , U0|cpu|dc_tag_wr_port_data[4]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[14] , U0|cpu|E_extra_pc[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[16] , U0|cpu|E_src2[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[16]~16 , U0|cpu|E_logic_result[16]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[16]~21 , U0|cpu|E_alu_result[16]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[16] , U0|cpu|E_alu_result[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[16] , U0|cpu|M_alu_result[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[16] , U0|cpu|A_mem_baddr[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[5]~10 , U0|cpu|dc_tag_wr_port_data[5]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[17] , U0|cpu|A_mem_baddr[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[6]~11 , U0|cpu|dc_tag_wr_port_data[6]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[16] , U0|cpu|E_extra_pc[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[18]~14 , U0|cpu|E_logic_result[18]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[18]~19 , U0|cpu|E_alu_result[18]~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[18] , U0|cpu|E_alu_result[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[18] , U0|cpu|M_alu_result[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[18] , U0|cpu|A_mem_baddr[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[7]~9 , U0|cpu|dc_tag_wr_port_data[7]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[17] , U0|cpu|E_extra_pc[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[19]~13 , U0|cpu|E_logic_result[19]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[19]~18 , U0|cpu|E_alu_result[19]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[19] , U0|cpu|E_alu_result[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[19] , U0|cpu|M_alu_result[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[19] , U0|cpu|A_mem_baddr[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[8]~7 , U0|cpu|dc_tag_wr_port_data[8]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[20] , U0|cpu|E_alu_result[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[20] , U0|cpu|M_alu_result[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[20] , U0|cpu|A_mem_baddr[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[9]~8 , U0|cpu|dc_tag_wr_port_data[9]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[21] , U0|cpu|A_mem_baddr[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[10]~3 , U0|cpu|dc_tag_wr_port_data[10]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[22] , U0|cpu|E_src2[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[22]~11 , U0|cpu|E_logic_result[22]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[22]~16 , U0|cpu|E_alu_result[22]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[22] , U0|cpu|E_alu_result[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[22] , U0|cpu|M_alu_result[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[22] , U0|cpu|A_mem_baddr[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[11]~4 , U0|cpu|dc_tag_wr_port_data[11]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[23] , U0|cpu|A_mem_baddr[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[12]~5 , U0|cpu|dc_tag_wr_port_data[12]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[24] , U0|cpu|A_mem_baddr[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[13]~6 , U0|cpu|dc_tag_wr_port_data[13]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[25] , U0|cpu|A_mem_baddr[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[14]~0 , U0|cpu|dc_tag_wr_port_data[14]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[26] , U0|cpu|A_mem_baddr[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[15]~1 , U0|cpu|dc_tag_wr_port_data[15]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[27] , U0|cpu|A_mem_baddr[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[16]~2 , U0|cpu|dc_tag_wr_port_data[16]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[17]~13 , U0|cpu|dc_tag_wr_port_data[17]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[18]~18 , U0|cpu|dc_tag_wr_port_data[18]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 , U0|cpu|DE1_SoC_QSYS_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[6] , U0|cpu|A_dc_actual_tag[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[6]~feeder , U0|cpu|A_dc_wb_tag[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[6] , U0|cpu|A_dc_wb_tag[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[6]~14 , U0|cpu|d_address_tag_field_nxt[6]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[6] , U0|cpu|d_address_tag_field[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[5] , U0|cpu|A_dc_actual_tag[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[5] , U0|cpu|A_dc_wb_tag[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[5]~15 , U0|cpu|d_address_tag_field_nxt[5]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[5] , U0|cpu|d_address_tag_field[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[8] , U0|cpu|A_dc_actual_tag[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[8] , U0|cpu|A_dc_wb_tag[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[8]~12 , U0|cpu|d_address_tag_field_nxt[8]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[8] , U0|cpu|d_address_tag_field[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[10] , U0|cpu|A_dc_actual_tag[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[10] , U0|cpu|A_dc_wb_tag[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[10]~10 , U0|cpu|d_address_tag_field_nxt[10]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[10] , U0|cpu|d_address_tag_field[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[9] , U0|cpu|A_dc_actual_tag[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[9]~feeder , U0|cpu|A_dc_wb_tag[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[9] , U0|cpu|A_dc_wb_tag[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[9]~11 , U0|cpu|d_address_tag_field_nxt[9]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[9] , U0|cpu|d_address_tag_field[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[7] , U0|cpu|A_dc_actual_tag[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[7] , U0|cpu|A_dc_wb_tag[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[7]~13 , U0|cpu|d_address_tag_field_nxt[7]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[7] , U0|cpu|d_address_tag_field[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal1~2 , U0|mm_interconnect_0|router|Equal1~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|always1~2 , U0|mm_interconnect_0|router|always1~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[120]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[120]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[120] , U0|mm_interconnect_0|limiter_pipeline|core|data0[120], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[120] , U0|mm_interconnect_0|limiter_pipeline|core|data1[120], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent|m0_write~0 , U0|mm_interconnect_0|sysid_qsys_control_slave_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~0 , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1] , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~1 , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[0] , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~feeder , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload~16 , U0|mm_interconnect_0|rsp_mux|src_payload~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[31] , U0|cpu|A_dc_rd_data[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[31]~feeder , U0|cpu|A_dc_xfer_wr_data[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[31] , U0|cpu|A_dc_xfer_wr_data[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 , U0|cpu|DE1_SoC_QSYS_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[28] , U0|cpu|A_st_data[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[28]~58 , U0|cpu|d_writedata_nxt[28]~58, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[28]~59 , U0|cpu|d_writedata_nxt[28]~59, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[19]~0 , U0|cpu|d_writedata[19]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[28] , U0|cpu|d_writedata[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[28]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[28] , U0|mm_interconnect_0|limiter_pipeline|core|data0[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[28] , U0|mm_interconnect_0|limiter_pipeline|core|data1[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[28]~feeder , U0|audio|data_fregen|data_out[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[0]~DUPLICATE , U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_014|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[0]~2 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_waitrequest_generated~0 , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_waitrequest_generated~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[1]~0 , U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[1]~1 , U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter~3 , U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|always0~0 , U0|audio|data_fregen|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|always0~1 , U0|audio|data_fregen|always0~1, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[28] , U0|audio|data_fregen|data_out[28], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[28] , U0|audio|data_fregen|readdata[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[28]~DUPLICATE , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[28]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[28]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[28] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][28] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~21 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~DUPLICATE , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|always0~0 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][28] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|always4~0 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|always4~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[28] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[28] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[28]~194 , U0|mm_interconnect_0|rsp_mux|src_data[28]~194, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|color_change_out_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal6~0 , U0|mm_interconnect_0|router|Equal6~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[141]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[141]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[141] , U0|mm_interconnect_0|limiter_pipeline|core|data0[141], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[141] , U0|mm_interconnect_0|limiter_pipeline|core|data1[141], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|always0~0 , U0|color_change_out|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|color_change_out_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|color_change_out_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|color_change_out_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|color_change_out_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|always0~1 , U0|color_change_out|always0~1, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[28] , U0|color_change_out|data_out[28], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|readdata[28] , U0|color_change_out|readdata[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[28] , U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][28]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[41]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[41]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[41] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[41], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[41] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[41], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[13]~0 , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[13]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped~0 , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent|m0_write , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent|m0_write, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[17] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[16]~2 , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[16]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[13] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][28]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[14] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][28]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[15] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[16] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~52 , U0|vga|alt_vip_vfr_0|slave|av_readdata~52, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][28]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[8]~1 , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[8]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[6] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[5] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][28]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[7] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[8] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~49 , U0|vga|alt_vip_vfr_0|slave|av_readdata~49, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[1] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][28]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[2] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][28]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[3] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[4] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~48 , U0|vga|alt_vip_vfr_0|slave|av_readdata~48, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|clear_interrupts~0 , U0|vga|alt_vip_vfr_0|slave|clear_interrupts~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[0] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[12]~3 , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[12]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[10] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][28]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[9] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[11] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|triggers_nxt[12] , U0|vga|alt_vip_vfr_0|slave|triggers_nxt[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][28] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~50 , U0|vga|alt_vip_vfr_0|slave|av_readdata~50, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~51 , U0|vga|alt_vip_vfr_0|slave|av_readdata~51, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~53 , U0|vga|alt_vip_vfr_0|slave|av_readdata~53, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[22]~78 , U0|vga|alt_vip_vfr_0|slave|av_readdata[22]~78, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[28] , U0|vga|alt_vip_vfr_0|slave|av_readdata[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[28]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][28] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~21 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][28]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|always0~0 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][28] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|always4~0 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|always4~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[28] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[28] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[28]~192 , U0|mm_interconnect_0|rsp_mux|src_data[28]~192, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|always0~1 , U0|div_freq|always0~1, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[28] , U0|div_freq|data_out[28], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[28] , U0|div_freq|readdata[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[28] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal25~0 , U0|mm_interconnect_0|router|Equal25~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal21~0 , U0|mm_interconnect_0|router|Equal21~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[126]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[126]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[126] , U0|mm_interconnect_0|limiter_pipeline|core|data0[126], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[126] , U0|mm_interconnect_0|limiter_pipeline|core|data1[126], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter[1]~0 , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[69]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[69]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_waitrequest_generated~0 , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_waitrequest_generated~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter[1]~1 , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter~3 , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_018|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_018|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_018|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[0]~2 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0 , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~DUPLICATE , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_004|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[28]~feeder , U0|audio|out_data_audio|data_out[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|always0~0 , U0|audio|out_data_audio|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|always0~1 , U0|audio|out_data_audio|always0~1, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[28] , U0|audio|out_data_audio|data_out[28], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[28] , U0|audio|out_data_audio|readdata[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[28] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[28]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][28] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~21 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][28]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|always0~0 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][28] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|always4~0 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|always4~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[28] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[28] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_valid , U0|mm_interconnect_0|crosser_018|clock_xer|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[28]~190 , U0|mm_interconnect_0|rsp_mux|src_data[28]~190, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|always0~1 , U0|dds_increment|always0~1, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[28] , U0|dds_increment|data_out[28], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[28] , U0|dds_increment|readdata[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[28] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[28]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[1] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|Equal0~0 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|Equal0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|saved_grant[2] , U0|mm_interconnect_0|cmd_mux_010|saved_grant[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|WideOr1~0 , U0|mm_interconnect_0|cmd_mux_010|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_valid , U0|mm_interconnect_0|crosser_013|clock_xer|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][53] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][77]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][77]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][77]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][77]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][77]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][77]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][77]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][77]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][77]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][77]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][77]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][77]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][77] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][77], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][77] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][77], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][77] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][77], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][77] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][77], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][77] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][77], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][77] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][77], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][77] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][77], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][77] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][77], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][50] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][76] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_021|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_021|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_021|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|take_in_data~1 , U0|mm_interconnect_0|crosser_021|clock_xer|take_in_data~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[28] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[28] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_valid , U0|mm_interconnect_0|crosser_021|clock_xer|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[28]~191 , U0|mm_interconnect_0|rsp_mux|src_data[28]~191, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[28]~195 , U0|mm_interconnect_0|rsp_mux|src_data[28]~195, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[28] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[28] , U0|cpu|d_readdata_d1[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[28]~26 , U0|cpu|dc_data_wr_port_data[28]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[29]~5 , U0|cpu|E_logic_result[29]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~30 , U0|cpu|E_alu_result~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~125 , U0|cpu|Add17~125, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[29]~31 , U0|cpu|D_src2_reg[29]~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[29]~10 , U0|cpu|D_src2[29]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[29] , U0|cpu|E_alu_result[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[29] , U0|cpu|M_alu_result[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[29]~32 , U0|cpu|D_src2_reg[29]~32, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[29]~11 , U0|cpu|D_src2[29]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[29] , U0|cpu|E_src2[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~121 , U0|cpu|Add17~121, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[30]~29 , U0|cpu|D_src2_reg[30]~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[30]~8 , U0|cpu|D_src2[30]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[30] , U0|cpu|E_alu_result[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[30] , U0|cpu|M_alu_result[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[30]~30 , U0|cpu|D_src2_reg[30]~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[30]~9 , U0|cpu|D_src2[30]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[30] , U0|cpu|E_src2[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[30]~4 , U0|cpu|E_logic_result[30]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~29 , U0|cpu|E_alu_result~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[30]~91 , U0|cpu|D_src2_reg[30]~91, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[30]~92 , U0|cpu|D_src2_reg[30]~92, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[30] , U0|cpu|E_src2_reg[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_data[30]~7 , U0|cpu|E_st_data[30]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[30] , U0|cpu|M_st_data[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[30]~28 , U0|cpu|M_dc_st_data[30]~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[30] , U0|cpu|A_dc_st_data[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[30] , U0|cpu|A_st_data[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[30]~33 , U0|cpu|dc_data_wr_port_data[30]~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a2 , U0|cpu|DE1_SoC_QSYS_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[30] , U0|cpu|A_dc_rd_data[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[30]~feeder , U0|cpu|A_dc_xfer_wr_data[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[30] , U0|cpu|A_dc_xfer_wr_data[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[17]~34 , U0|cpu|d_writedata_nxt[17]~34, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[17]~35 , U0|cpu|d_writedata_nxt[17]~35, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[17] , U0|cpu|d_writedata[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[17]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[17]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[17] , U0|mm_interconnect_0|limiter_pipeline|core|data0[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[17] , U0|mm_interconnect_0|limiter_pipeline|core|data1[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~11 , U0|mm_interconnect_0|cmd_mux_006|src_payload~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[17] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[17]~7 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[17]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[18] , U0|cpu|A_st_data[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[18]~36 , U0|cpu|d_writedata_nxt[18]~36, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[18]~37 , U0|cpu|d_writedata_nxt[18]~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[18] , U0|cpu|d_writedata[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[18]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[18] , U0|mm_interconnect_0|limiter_pipeline|core|data0[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[18] , U0|mm_interconnect_0|limiter_pipeline|core|data1[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~10 , U0|mm_interconnect_0|cmd_mux_006|src_payload~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[18] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[20] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[19]~38 , U0|cpu|d_writedata_nxt[19]~38, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[19]~39 , U0|cpu|d_writedata_nxt[19]~39, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[19] , U0|cpu|d_writedata[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[19]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[19]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[19] , U0|mm_interconnect_0|limiter_pipeline|core|data0[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[19] , U0|mm_interconnect_0|limiter_pipeline|core|data1[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~8 , U0|mm_interconnect_0|cmd_mux_006|src_payload~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[19] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[19]~3 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[19]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[20]~DUPLICATE , U0|cpu|M_st_data[20]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[20] , U0|cpu|A_st_data[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[20]~40 , U0|cpu|d_writedata_nxt[20]~40, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[20]~41 , U0|cpu|d_writedata_nxt[20]~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[20] , U0|cpu|d_writedata[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[20]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[20] , U0|mm_interconnect_0|limiter_pipeline|core|data0[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[20] , U0|mm_interconnect_0|limiter_pipeline|core|data1[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~7 , U0|mm_interconnect_0|cmd_mux_006|src_payload~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[20] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[20]~2 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[20]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[21]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~13 , U0|mm_interconnect_0|cmd_mux_006|src_payload~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[22] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[22]~10 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[22]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[23]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[23] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[23]~feeder , U0|cpu|M_st_data[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[23]~38 , U0|cpu|D_src2_reg[23]~38, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[23]~75 , U0|cpu|D_src2_reg[23]~75, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[23]~76 , U0|cpu|D_src2_reg[23]~76, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[23] , U0|cpu|E_src2_reg[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[23] , U0|cpu|M_st_data[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[23] , U0|cpu|A_st_data[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[23]~46 , U0|cpu|d_writedata_nxt[23]~46, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[23]~47 , U0|cpu|d_writedata_nxt[23]~47, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[23] , U0|cpu|d_writedata[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[23]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[23]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[23] , U0|mm_interconnect_0|limiter_pipeline|core|data0[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[23] , U0|mm_interconnect_0|limiter_pipeline|core|data1[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~18 , U0|mm_interconnect_0|cmd_mux_006|src_payload~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[23] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[23]~16 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[23]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_byte_en[2] , U0|cpu|A_mem_byte_en[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_byteenable_nxt[2]~4 , U0|cpu|d_byteenable_nxt[2]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_byteenable[2] , U0|cpu|d_byteenable[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[34]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[34]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[34] , U0|mm_interconnect_0|limiter_pipeline|core|data0[34], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[34] , U0|mm_interconnect_0|limiter_pipeline|core|data1[34], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[34] , U0|mm_interconnect_0|cmd_mux_006|src_data[34], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|byteenable[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|byteenable[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_byteenable[2]~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_byteenable[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|DE1_SoC_QSYS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|DE1_SoC_QSYS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[21] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[21]~feeder , U0|cpu|M_st_data[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[21] , U0|cpu|W_wr_data[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[21]~34 , U0|cpu|D_src2_reg[21]~34, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[21]~71 , U0|cpu|D_src2_reg[21]~71, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[21]~72 , U0|cpu|D_src2_reg[21]~72, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[21] , U0|cpu|E_src2_reg[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[21] , U0|cpu|M_st_data[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[21] , U0|cpu|A_st_data[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[21]~42 , U0|cpu|d_writedata_nxt[21]~42, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[21]~43 , U0|cpu|d_writedata_nxt[21]~43, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[21] , U0|cpu|d_writedata[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[21]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[21]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[21] , U0|mm_interconnect_0|limiter_pipeline|core|data0[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[21] , U0|mm_interconnect_0|limiter_pipeline|core|data1[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~9 , U0|mm_interconnect_0|cmd_mux_006|src_payload~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[21] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[21]~5 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[21]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~4 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[20] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~10 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[28]~11 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[28]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[28]~8 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[28]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[21] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[21]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[21] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~7 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[18] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[18]~6 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[18]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[5]~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[5]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[5] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~4 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[5] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][5] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[5]~0 , U0|mm_interconnect_0|rsp_mux_001|src_data[5]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[5] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[5] , U0|cpu|i_readdata_d1[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[27]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[15] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[17]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[17] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[18]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[18] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~16 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[19] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~17 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[18] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[18]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[18] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~18 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[15] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~40 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~40, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[16] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~45 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~45, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~23 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[14] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[13] , U0|cpu|A_st_data[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[13]~26 , U0|cpu|d_writedata_nxt[13]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[13]~27 , U0|cpu|d_writedata_nxt[13]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[13] , U0|cpu|d_writedata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[13]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[13] , U0|mm_interconnect_0|limiter_pipeline|core|data0[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[13] , U0|mm_interconnect_0|limiter_pipeline|core|data1[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~24 , U0|mm_interconnect_0|cmd_mux_006|src_payload~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[13] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[13]~23 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[13]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[14]~DUPLICATE , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[14]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[14]~28 , U0|cpu|d_writedata_nxt[14]~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[14]~29 , U0|cpu|d_writedata_nxt[14]~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[14] , U0|cpu|d_writedata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[14]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[14] , U0|mm_interconnect_0|limiter_pipeline|core|data0[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[14] , U0|mm_interconnect_0|limiter_pipeline|core|data1[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~32 , U0|mm_interconnect_0|cmd_mux_006|src_payload~32, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[14] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[14]~31 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[14]~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[15]~30 , U0|cpu|d_writedata_nxt[15]~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[15]~31 , U0|cpu|d_writedata_nxt[15]~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[15] , U0|cpu|d_writedata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[15]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[15] , U0|mm_interconnect_0|limiter_pipeline|core|data0[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[15] , U0|mm_interconnect_0|limiter_pipeline|core|data1[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~19 , U0|mm_interconnect_0|cmd_mux_006|src_payload~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[15] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[15]~17 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[15]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[24]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[25]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[10] , U0|cpu|E_src2_reg[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[26]~81 , U0|cpu|D_src2_reg[26]~81, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[26]~82 , U0|cpu|D_src2_reg[26]~82, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[26] , U0|cpu|E_src2_reg[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_data[26]~2 , U0|cpu|E_st_data[26]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[26]~DUPLICATE , U0|cpu|M_st_data[26]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[26] , U0|cpu|A_st_data[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[26] , U0|cpu|M_st_data[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[26]~52 , U0|cpu|d_writedata_nxt[26]~52, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[26]~53 , U0|cpu|d_writedata_nxt[26]~53, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[26] , U0|cpu|d_writedata[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[26]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[26]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[26] , U0|mm_interconnect_0|limiter_pipeline|core|data0[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[26] , U0|mm_interconnect_0|limiter_pipeline|core|data1[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~21 , U0|mm_interconnect_0|cmd_mux_006|src_payload~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[26] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[26]~19 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[26]~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~29 , U0|mm_interconnect_0|cmd_mux_006|src_payload~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[27] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[27]~28 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[27]~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~27 , U0|mm_interconnect_0|cmd_mux_006|src_payload~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[28] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[28]~26 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[28]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[29]~85 , U0|cpu|D_src2_reg[29]~85, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[29]~86 , U0|cpu|D_src2_reg[29]~86, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[29] , U0|cpu|E_src2_reg[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_data[29]~4 , U0|cpu|E_st_data[29]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[29] , U0|cpu|M_st_data[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[29] , U0|cpu|A_st_data[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[29]~56 , U0|cpu|d_writedata_nxt[29]~56, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[29]~57 , U0|cpu|d_writedata_nxt[29]~57, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[29] , U0|cpu|d_writedata[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[29]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[29]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[29] , U0|mm_interconnect_0|limiter_pipeline|core|data0[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[29] , U0|mm_interconnect_0|limiter_pipeline|core|data1[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~25 , U0|mm_interconnect_0|cmd_mux_006|src_payload~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[29] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~16 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~30 , U0|mm_interconnect_0|cmd_mux_006|src_payload~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[30] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[30]~29 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[30]~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~20 , U0|mm_interconnect_0|cmd_mux_006|src_payload~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[31] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[31]~18 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[31]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_byteenable_nxt[3]~3 , U0|cpu|d_byteenable_nxt[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_byteenable[3] , U0|cpu|d_byteenable[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[35]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[35]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[35]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[35]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[35] , U0|mm_interconnect_0|limiter_pipeline|core|data0[35], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[35] , U0|mm_interconnect_0|limiter_pipeline|core|data1[35], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[35] , U0|mm_interconnect_0|cmd_mux_006|src_data[35], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|byteenable[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|byteenable[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_byteenable[3]~2 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_byteenable[3]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|DE1_SoC_QSYS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|DE1_SoC_QSYS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~17 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[29] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[29]~24 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[29]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[25] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[25]~77 , U0|cpu|D_src2_reg[25]~77, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[25]~14 , U0|cpu|D_src2_reg[25]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[25]~78 , U0|cpu|D_src2_reg[25]~78, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[25] , U0|cpu|E_src2_reg[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_data[25]~0 , U0|cpu|E_st_data[25]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[25] , U0|cpu|M_st_data[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[25] , U0|cpu|A_st_data[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[25]~48 , U0|cpu|d_writedata_nxt[25]~48, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[25]~49 , U0|cpu|d_writedata_nxt[25]~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[25] , U0|cpu|d_writedata[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[25]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[25] , U0|mm_interconnect_0|limiter_pipeline|core|data0[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[25] , U0|mm_interconnect_0|limiter_pipeline|core|data1[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~15 , U0|mm_interconnect_0|cmd_mux_006|src_payload~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[25] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[25]~13 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[25]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[24] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[24]~83 , U0|cpu|D_src2_reg[24]~83, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[24]~feeder , U0|cpu|W_wr_data[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[24]~DUPLICATE , U0|cpu|W_wr_data[24]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[24]~44 , U0|cpu|D_src2_reg[24]~44, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~65 , U0|cpu|Add17~65, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[24]~84 , U0|cpu|D_src2_reg[24]~84, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[24] , U0|cpu|E_src2_reg[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[8] , U0|cpu|E_src2_reg[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_data[24]~3 , U0|cpu|E_st_data[24]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[24] , U0|cpu|M_st_data[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[24] , U0|cpu|A_st_data[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[24]~54 , U0|cpu|d_writedata_nxt[24]~54, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[24]~55 , U0|cpu|d_writedata_nxt[24]~55, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[24] , U0|cpu|d_writedata[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[24]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[24]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[24] , U0|mm_interconnect_0|limiter_pipeline|core|data0[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[24] , U0|mm_interconnect_0|limiter_pipeline|core|data1[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~14 , U0|mm_interconnect_0|cmd_mux_006|src_payload~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[24] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[24]~12 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[24]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[16]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[16] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~20 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[13] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[13] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~50 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~50, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[1]~4 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[1]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[1]~5 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[1]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[14] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[14] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[14] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~44 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~44, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~46 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~46, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[15]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[15] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[15]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[15] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~12 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~21 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[12] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[12] , U0|cpu|A_st_data[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[12]~24 , U0|cpu|d_writedata_nxt[12]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[12]~25 , U0|cpu|d_writedata_nxt[12]~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[12] , U0|cpu|d_writedata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[12]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[12]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[12] , U0|mm_interconnect_0|limiter_pipeline|core|data0[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[12] , U0|mm_interconnect_0|limiter_pipeline|core|data1[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~26 , U0|mm_interconnect_0|cmd_mux_006|src_payload~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[12] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[12]~25 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[12]~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[27] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[27] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][27] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[27]~225 , U0|mm_interconnect_0|rsp_mux|src_data[27]~225, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[27] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[27] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[27]~9 , U0|mm_interconnect_0|rsp_mux_001|src_data[27]~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[27] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[27]~feeder , U0|cpu|i_readdata_d1[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[27] , U0|cpu|i_readdata_d1[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[28] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[28] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[28]~6 , U0|mm_interconnect_0|rsp_mux_001|src_data[28]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[28] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[28] , U0|cpu|i_readdata_d1[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[29]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[29] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][29] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[29] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[29] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[29]~8 , U0|mm_interconnect_0|rsp_mux_001|src_data[29]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[29] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[29] , U0|cpu|i_readdata_d1[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[30]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[30] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][30] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[30]~249 , U0|mm_interconnect_0|rsp_mux|src_data[30]~249, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[30] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[30] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[30]~5 , U0|mm_interconnect_0|rsp_mux_001|src_data[30]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[30] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[30]~feeder , U0|cpu|i_readdata_d1[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[30] , U0|cpu|i_readdata_d1[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[31]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[31] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][31] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[31] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[31] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[31]~7 , U0|mm_interconnect_0|rsp_mux_001|src_data[31]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[31] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[31]~feeder , U0|cpu|i_readdata_d1[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[31] , U0|cpu|i_readdata_d1[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a1 , U0|cpu|DE1_SoC_QSYS_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[27]~18 , U0|cpu|F_iw[27]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[27] , U0|cpu|D_iw[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal299~0 , U0|cpu|Equal299~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[23] , U0|cpu|E_src1[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[21] , U0|cpu|D_pc[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~14 , U0|cpu|F_pc_nxt~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~15 , U0|cpu|F_pc_nxt~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[21]~18 , U0|cpu|M_pipe_flush_waddr_nxt[21]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[23] , U0|cpu|E_pcb[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[21] , U0|cpu|M_pipe_flush_waddr[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[21] , U0|cpu|F_pc[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[22] , U0|cpu|D_pc_plus_one[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[22] , U0|cpu|E_extra_pc[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[24]~14 , U0|cpu|E_alu_result[24]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[24] , U0|cpu|E_alu_result[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[24] , U0|cpu|M_alu_result[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[24] , U0|cpu|W_wr_data[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[24]~19 , U0|cpu|D_src1_reg[24]~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[24] , U0|cpu|E_src1[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[25]~12 , U0|cpu|D_src2_reg[25]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[25]~1 , U0|cpu|D_src2[25]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[25]~DUPLICATE , U0|cpu|E_src2[25]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[25] , U0|cpu|M_src2[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[25]~feeder , U0|cpu|A_mul_src2[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[25] , U0|cpu|A_mul_src2[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[9] , U0|cpu|A_mul_src2[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[10] , U0|cpu|M_src2[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[10]~feeder , U0|cpu|A_mul_src2[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[26] , U0|cpu|M_src2[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[26] , U0|cpu|A_mul_src2[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[10] , U0|cpu|A_mul_src2[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[11] , U0|cpu|M_src2[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[11]~feeder , U0|cpu|A_mul_src2[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[27] , U0|cpu|M_src2[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[27] , U0|cpu|A_mul_src2[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[11] , U0|cpu|A_mul_src2[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[12] , U0|cpu|M_src2[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[12]~feeder , U0|cpu|A_mul_src2[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[28] , U0|cpu|M_src2[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[28]~feeder , U0|cpu|A_mul_src2[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[28] , U0|cpu|A_mul_src2[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[12] , U0|cpu|A_mul_src2[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[13]~feeder , U0|cpu|M_src2[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[13] , U0|cpu|M_src2[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[13]~feeder , U0|cpu|A_mul_src2[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[29] , U0|cpu|M_src2[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[29] , U0|cpu|A_mul_src2[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[13] , U0|cpu|A_mul_src2[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[14] , U0|cpu|M_src2[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[14]~feeder , U0|cpu|A_mul_src2[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[30]~feeder , U0|cpu|M_src2[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[30] , U0|cpu|M_src2[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[30] , U0|cpu|A_mul_src2[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[14] , U0|cpu|A_mul_src2[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[15]~feeder , U0|cpu|M_src2[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[15] , U0|cpu|M_src2[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[15]~feeder , U0|cpu|A_mul_src2[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[31]~feeder , U0|cpu|M_src2[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[31] , U0|cpu|M_src2[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[31] , U0|cpu|A_mul_src2[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[15] , U0|cpu|A_mul_src2[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[16] , U0|cpu|M_src1[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[16]~feeder , U0|cpu|A_mul_src1[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[0] , U0|cpu|M_src1[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[0]~SCLR_LUT , U0|cpu|A_mul_src1[0]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[0]~_Duplicate_1 , U0|cpu|A_mul_src1[0]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[16] , U0|cpu|A_mul_src1[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[17] , U0|cpu|M_src1[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[17]~feeder , U0|cpu|A_mul_src1[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[1] , U0|cpu|M_src1[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[1]~SCLR_LUT , U0|cpu|A_mul_src1[1]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[1]~_Duplicate_1 , U0|cpu|A_mul_src1[1]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[17] , U0|cpu|A_mul_src1[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[18] , U0|cpu|M_src1[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[18]~feeder , U0|cpu|A_mul_src1[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[2]~feeder , U0|cpu|M_src1[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[2] , U0|cpu|M_src1[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[2]~SCLR_LUT , U0|cpu|A_mul_src1[2]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[2]~_Duplicate_1 , U0|cpu|A_mul_src1[2]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[18] , U0|cpu|A_mul_src1[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[19]~feeder , U0|cpu|M_src1[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[19] , U0|cpu|M_src1[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[19]~feeder , U0|cpu|A_mul_src1[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[3]~feeder , U0|cpu|M_src1[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[3] , U0|cpu|M_src1[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[3]~SCLR_LUT , U0|cpu|A_mul_src1[3]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[3]~_Duplicate_1 , U0|cpu|A_mul_src1[3]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[19] , U0|cpu|A_mul_src1[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[20] , U0|cpu|M_src1[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[20]~feeder , U0|cpu|A_mul_src1[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[4]~feeder , U0|cpu|M_src1[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[4] , U0|cpu|M_src1[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[4]~SCLR_LUT , U0|cpu|A_mul_src1[4]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[4]~_Duplicate_1 , U0|cpu|A_mul_src1[4]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[20] , U0|cpu|A_mul_src1[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[21] , U0|cpu|M_src1[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[21]~feeder , U0|cpu|A_mul_src1[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[5]~feeder , U0|cpu|M_src1[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[5] , U0|cpu|M_src1[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[5]~SCLR_LUT , U0|cpu|A_mul_src1[5]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[5]~_Duplicate_1 , U0|cpu|A_mul_src1[5]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[21] , U0|cpu|A_mul_src1[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[22]~feeder , U0|cpu|M_src1[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[22] , U0|cpu|M_src1[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[22]~feeder , U0|cpu|A_mul_src1[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[6]~feeder , U0|cpu|M_src1[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[6] , U0|cpu|M_src1[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[6]~SCLR_LUT , U0|cpu|A_mul_src1[6]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[6]~_Duplicate_1 , U0|cpu|A_mul_src1[6]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[22] , U0|cpu|A_mul_src1[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[23] , U0|cpu|M_src1[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[23]~feeder , U0|cpu|A_mul_src1[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[7] , U0|cpu|M_src1[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[7]~SCLR_LUT , U0|cpu|A_mul_src1[7]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[7]~_Duplicate_1 , U0|cpu|A_mul_src1[7]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[23] , U0|cpu|A_mul_src1[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[24] , U0|cpu|M_src1[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[24]~feeder , U0|cpu|A_mul_src1[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[8] , U0|cpu|M_src1[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[8]~SCLR_LUT , U0|cpu|A_mul_src1[8]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[8]~_Duplicate_1 , U0|cpu|A_mul_src1[8]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[24] , U0|cpu|A_mul_src1[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[25] , U0|cpu|M_src1[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[25]~feeder , U0|cpu|A_mul_src1[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[9] , U0|cpu|M_src1[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[9]~SCLR_LUT , U0|cpu|A_mul_src1[9]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[9]~_Duplicate_1 , U0|cpu|A_mul_src1[9]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[25] , U0|cpu|A_mul_src1[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[26] , U0|cpu|E_src1[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[26] , U0|cpu|M_src1[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[26]~feeder , U0|cpu|A_mul_src1[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[10] , U0|cpu|M_src1[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[10]~SCLR_LUT , U0|cpu|A_mul_src1[10]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[10]~_Duplicate_1 , U0|cpu|A_mul_src1[10]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[26] , U0|cpu|A_mul_src1[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[27] , U0|cpu|M_src1[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[27]~feeder , U0|cpu|A_mul_src1[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[11] , U0|cpu|M_src1[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[11]~SCLR_LUT , U0|cpu|A_mul_src1[11]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[11]~_Duplicate_1 , U0|cpu|A_mul_src1[11]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[27] , U0|cpu|A_mul_src1[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[28] , U0|cpu|M_src1[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[28]~feeder , U0|cpu|A_mul_src1[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[12] , U0|cpu|M_src1[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[12]~SCLR_LUT , U0|cpu|A_mul_src1[12]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[12]~_Duplicate_1 , U0|cpu|A_mul_src1[12]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[28] , U0|cpu|A_mul_src1[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[29] , U0|cpu|M_src1[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[29]~feeder , U0|cpu|A_mul_src1[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[13] , U0|cpu|M_src1[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[13]~SCLR_LUT , U0|cpu|A_mul_src1[13]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[13]~_Duplicate_1 , U0|cpu|A_mul_src1[13]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[29] , U0|cpu|A_mul_src1[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[30] , U0|cpu|M_src1[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[30]~feeder , U0|cpu|A_mul_src1[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[14]~feeder , U0|cpu|M_src1[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[14] , U0|cpu|M_src1[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[14]~SCLR_LUT , U0|cpu|A_mul_src1[14]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[14]~_Duplicate_1 , U0|cpu|A_mul_src1[14]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[30] , U0|cpu|A_mul_src1[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[31] , U0|cpu|M_src1[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[31]~feeder , U0|cpu|A_mul_src1[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[15]~feeder , U0|cpu|M_src1[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src1[15] , U0|cpu|M_src1[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[15]~SCLR_LUT , U0|cpu|A_mul_src1[15]~SCLR_LUT, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[15]~_Duplicate_1 , U0|cpu|A_mul_src1[15]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src1[31] , U0|cpu|A_mul_src1[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~61 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~57 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~57, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~13 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~9 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~29 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~25 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~37 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~33 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~45 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~45, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~41 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~53 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~53, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~49 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[28] , U0|cpu|A_mul_partial_prod[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_stall_d1 , U0|cpu|A_mul_stall_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_stall_d2 , U0|cpu|A_mul_stall_d2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_stall_d3 , U0|cpu|A_mul_stall_d3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[28]~DUPLICATE , U0|cpu|A_mul_result[28]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[27] , U0|cpu|A_mul_partial_prod[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[26] , U0|cpu|A_mul_partial_prod[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[25] , U0|cpu|A_mul_partial_prod[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[22] , U0|cpu|A_mul_partial_prod[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[19] , U0|cpu|A_mul_partial_prod[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[17] , U0|cpu|A_mul_partial_prod[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[15]~feeder , U0|cpu|A_mul_partial_prod[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[15] , U0|cpu|A_mul_partial_prod[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[14] , U0|cpu|A_mul_partial_prod[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[10] , U0|cpu|A_mul_partial_prod[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[9]~feeder , U0|cpu|A_mul_partial_prod[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[9] , U0|cpu|A_mul_partial_prod[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[8] , U0|cpu|A_mul_partial_prod[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[7] , U0|cpu|A_mul_partial_prod[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[6] , U0|cpu|A_mul_partial_prod[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[5]~feeder , U0|cpu|A_mul_partial_prod[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[5] , U0|cpu|A_mul_partial_prod[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[4]~feeder , U0|cpu|A_mul_partial_prod[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[4] , U0|cpu|A_mul_partial_prod[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[3]~feeder , U0|cpu|A_mul_partial_prod[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[3] , U0|cpu|A_mul_partial_prod[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[2]~feeder , U0|cpu|A_mul_partial_prod[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[2] , U0|cpu|A_mul_partial_prod[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[1]~feeder , U0|cpu|A_mul_partial_prod[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[1] , U0|cpu|A_mul_partial_prod[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[0]~feeder , U0|cpu|A_mul_partial_prod[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[0] , U0|cpu|A_mul_partial_prod[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~13 , U0|cpu|Add19~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[0]~DUPLICATE , U0|cpu|A_mul_result[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~9 , U0|cpu|Add19~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[1] , U0|cpu|A_mul_result[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~37 , U0|cpu|Add19~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[2] , U0|cpu|A_mul_result[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~33 , U0|cpu|Add19~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[3] , U0|cpu|A_mul_result[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~29 , U0|cpu|Add19~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[4]~DUPLICATE , U0|cpu|A_mul_result[4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~25 , U0|cpu|Add19~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[5] , U0|cpu|A_mul_result[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~93 , U0|cpu|Add19~93, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[6]~DUPLICATE , U0|cpu|A_mul_result[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~89 , U0|cpu|Add19~89, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[7] , U0|cpu|A_mul_result[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~97 , U0|cpu|Add19~97, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[8] , U0|cpu|A_mul_result[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~1 , U0|cpu|Add19~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[9] , U0|cpu|A_mul_result[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~5 , U0|cpu|Add19~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[10] , U0|cpu|A_mul_result[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~101 , U0|cpu|Add19~101, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~109 , U0|cpu|Add19~109, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~105 , U0|cpu|Add19~105, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~125 , U0|cpu|Add19~125, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[14] , U0|cpu|A_mul_result[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~121 , U0|cpu|Add19~121, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[15] , U0|cpu|A_mul_result[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~117 , U0|cpu|Add19~117, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~113 , U0|cpu|Add19~113, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[17] , U0|cpu|A_mul_result[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~45 , U0|cpu|Add19~45, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~41 , U0|cpu|Add19~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[19] , U0|cpu|A_mul_result[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~61 , U0|cpu|Add19~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~57 , U0|cpu|Add19~57, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~69 , U0|cpu|Add19~69, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[22] , U0|cpu|A_mul_result[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~65 , U0|cpu|Add19~65, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~77 , U0|cpu|Add19~77, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~17 , U0|cpu|Add19~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[25] , U0|cpu|A_mul_result[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~73 , U0|cpu|Add19~73, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[26] , U0|cpu|A_mul_result[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~85 , U0|cpu|Add19~85, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[27] , U0|cpu|A_mul_result[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~81 , U0|cpu|Add19~81, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[28] , U0|cpu|A_mul_result[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_sel_fill3~0 , U0|cpu|E_rot_sel_fill3~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_sel_fill3 , U0|cpu|M_rot_sel_fill3, dds_and_nios_lab, 1
instance = comp, \rtl~91 , rtl~91, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_mask[4] , U0|cpu|M_rot_mask[4], dds_and_nios_lab, 1
instance = comp, \rtl~70 , rtl~70, dds_and_nios_lab, 1
instance = comp, \rtl~71 , rtl~71, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[28] , U0|cpu|M_rot_prestep2[28], dds_and_nios_lab, 1
instance = comp, \rtl~72 , rtl~72, dds_and_nios_lab, 1
instance = comp, \rtl~73 , rtl~73, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[20] , U0|cpu|M_rot_prestep2[20], dds_and_nios_lab, 1
instance = comp, \rtl~74 , rtl~74, dds_and_nios_lab, 1
instance = comp, \rtl~75 , rtl~75, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[12] , U0|cpu|M_rot_prestep2[12], dds_and_nios_lab, 1
instance = comp, \rtl~68 , rtl~68, dds_and_nios_lab, 1
instance = comp, \rtl~69 , rtl~69, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[4] , U0|cpu|M_rot_prestep2[4], dds_and_nios_lab, 1
instance = comp, \rtl~35 , rtl~35, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~20 , U0|cpu|A_shift_rot_result~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[28] , U0|cpu|A_shift_rot_result[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[28]~feeder , U0|cpu|A_slow_inst_result[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result_en~0 , U0|cpu|A_slow_inst_result_en~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[28] , U0|cpu|A_slow_inst_result[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[28]~47 , U0|cpu|A_wr_data_unfiltered[28]~47, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[28]~feeder , U0|cpu|A_inst_result[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[28] , U0|cpu|A_inst_result[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[28]~48 , U0|cpu|A_wr_data_unfiltered[28]~48, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[22]~73 , U0|cpu|D_src2_reg[22]~73, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[22]~74 , U0|cpu|D_src2_reg[22]~74, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[22] , U0|cpu|E_src2_reg[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[22] , U0|cpu|M_st_data[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[22] , U0|cpu|A_st_data[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[23]~7 , U0|cpu|dc_data_wr_port_data[23]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[22]~29 , U0|cpu|M_dc_st_data[22]~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[22] , U0|cpu|A_dc_st_data[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[22]~34 , U0|cpu|dc_data_wr_port_data[22]~34, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[28] , U0|cpu|A_dc_rd_data[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[28]~feeder , U0|cpu|A_dc_xfer_wr_data[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[28] , U0|cpu|A_dc_xfer_wr_data[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[27]~60 , U0|cpu|d_writedata_nxt[27]~60, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[27]~61 , U0|cpu|d_writedata_nxt[27]~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[27] , U0|cpu|d_writedata[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[27]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[27]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[27] , U0|mm_interconnect_0|limiter_pipeline|core|data0[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[27] , U0|mm_interconnect_0|limiter_pipeline|core|data1[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][27]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][27]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][27]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~64 , U0|vga|alt_vip_vfr_0|slave|av_readdata~64, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][27]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~61 , U0|vga|alt_vip_vfr_0|slave|av_readdata~61, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][27]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][27]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~60 , U0|vga|alt_vip_vfr_0|slave|av_readdata~60, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][27]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][27] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~62 , U0|vga|alt_vip_vfr_0|slave|av_readdata~62, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~63 , U0|vga|alt_vip_vfr_0|slave|av_readdata~63, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~65 , U0|vga|alt_vip_vfr_0|slave|av_readdata~65, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[27] , U0|vga|alt_vip_vfr_0|slave|av_readdata[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[27]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][27] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~25 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][27] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[27] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[27] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[27] , U0|color_change_out|data_out[27], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|readdata[27] , U0|color_change_out|readdata[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[27] , U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[27]~224 , U0|mm_interconnect_0|rsp_mux|src_data[27]~224, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[27]~feeder , U0|div_freq|data_out[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[27] , U0|div_freq|data_out[27], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[27] , U0|div_freq|readdata[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[27] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[27] , U0|audio|out_data_audio|data_out[27], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[27] , U0|audio|out_data_audio|readdata[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[27] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[27]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][27] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~25 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][27]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][27] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[27] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[27] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[27]~222 , U0|mm_interconnect_0|rsp_mux|src_data[27]~222, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[27]~feeder , U0|dds_increment|data_out[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[27]~DUPLICATE , U0|dds_increment|data_out[27]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[27] , U0|dds_increment|readdata[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[27] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[27]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[27] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[27] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[27]~223 , U0|mm_interconnect_0|rsp_mux|src_data[27]~223, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[23]~feeder , U0|color_change_out|data_out[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[23] , U0|color_change_out|data_out[23], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[27] , U0|color_change_data|read_mux_out[27], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[27] , U0|color_change_data|readdata[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[27] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[27] , U0|audio|data_fregen|data_out[27], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[27] , U0|audio|data_fregen|readdata[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[27] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[27]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][27] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~25 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][27]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][27] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[27] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[27] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[27]~226 , U0|mm_interconnect_0|rsp_mux|src_data[27]~226, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[27]~227 , U0|mm_interconnect_0|rsp_mux|src_data[27]~227, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[27] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[27] , U0|cpu|d_readdata_d1[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[27] , U0|cpu|A_slow_inst_result[27], dds_and_nios_lab, 1
instance = comp, \rtl~45 , rtl~45, dds_and_nios_lab, 1
instance = comp, \rtl~42 , rtl~42, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[27] , U0|cpu|M_rot_prestep2[27], dds_and_nios_lab, 1
instance = comp, \rtl~44 , rtl~44, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[19] , U0|cpu|M_rot_prestep2[19], dds_and_nios_lab, 1
instance = comp, \rtl~41 , rtl~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[11] , U0|cpu|M_rot_prestep2[11], dds_and_nios_lab, 1
instance = comp, \rtl~36 , rtl~36, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~21 , U0|cpu|A_shift_rot_result~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[27] , U0|cpu|A_shift_rot_result[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[27]~49 , U0|cpu|A_wr_data_unfiltered[27]~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[27]~50 , U0|cpu|A_wr_data_unfiltered[27]~50, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[24]~43 , U0|cpu|D_src2_reg[24]~43, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[24]~22 , U0|cpu|D_src2[24]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[24]~23 , U0|cpu|D_src2[24]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[24] , U0|cpu|E_src2[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[24] , U0|cpu|M_src2[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[24]~feeder , U0|cpu|A_mul_src2[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[24] , U0|cpu|A_mul_src2[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[8] , U0|cpu|A_mul_src2[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[24] , U0|cpu|A_mul_partial_prod[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[24] , U0|cpu|A_mul_result[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_mask[0]~0 , U0|cpu|E_rot_mask[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_mask[0] , U0|cpu|M_rot_mask[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[8] , U0|cpu|M_rot_prestep2[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[0] , U0|cpu|M_rot_prestep2[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[16] , U0|cpu|M_rot_prestep2[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[24] , U0|cpu|M_rot_prestep2[24], dds_and_nios_lab, 1
instance = comp, \rtl~39 , rtl~39, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~19 , U0|cpu|A_shift_rot_result~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[24] , U0|cpu|A_shift_rot_result[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[24]~feeder , U0|cpu|A_slow_inst_result[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[24]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[24] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][24] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[24]~128 , U0|mm_interconnect_0|rsp_mux|src_data[24]~128, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[24] , U0|color_change_out|data_out[24], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[30] , U0|color_change_data|read_mux_out[30], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[30] , U0|color_change_data|readdata[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[24] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[24] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[24]~131 , U0|mm_interconnect_0|rsp_mux|src_data[24]~131, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[24] , U0|dds_increment|data_out[24], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[24] , U0|dds_increment|readdata[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[24] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[24]~feeder , U0|audio|out_data_audio|data_out[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[24] , U0|audio|out_data_audio|data_out[24], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[24] , U0|audio|out_data_audio|readdata[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[24] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][24] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~13 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][24]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][24] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[24] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[24] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[24]~130 , U0|mm_interconnect_0|rsp_mux|src_data[24]~130, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[24]~feeder , U0|audio|data_fregen|data_out[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[24] , U0|audio|data_fregen|data_out[24], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[24] , U0|audio|data_fregen|readdata[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[24] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][24] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~13 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][24]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][24] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[24] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[24] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[24]~feeder , U0|div_freq|data_out[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[24] , U0|div_freq|data_out[24], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[24] , U0|div_freq|readdata[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[24] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[24]~129 , U0|mm_interconnect_0|rsp_mux|src_data[24]~129, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[20] , U0|color_change_out|data_out[20], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[24] , U0|color_change_data|read_mux_out[24], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[24] , U0|color_change_data|readdata[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[24] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][24]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][24]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~28 , U0|vga|alt_vip_vfr_0|slave|av_readdata~28, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][24]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~25 , U0|vga|alt_vip_vfr_0|slave|av_readdata~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~26 , U0|vga|alt_vip_vfr_0|slave|av_readdata~26, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][24]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][24]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][24] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~24 , U0|vga|alt_vip_vfr_0|slave|av_readdata~24, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~27 , U0|vga|alt_vip_vfr_0|slave|av_readdata~27, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~29 , U0|vga|alt_vip_vfr_0|slave|av_readdata~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[24] , U0|vga|alt_vip_vfr_0|slave|av_readdata[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][24] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~13 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][24]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][24] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[24] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[24] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[24]~132 , U0|mm_interconnect_0|rsp_mux|src_data[24]~132, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[24]~133 , U0|mm_interconnect_0|rsp_mux|src_data[24]~133, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[24] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[24] , U0|cpu|d_readdata_d1[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[24] , U0|cpu|A_slow_inst_result[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[24]~45 , U0|cpu|A_wr_data_unfiltered[24]~45, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[24] , U0|cpu|A_inst_result[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[24]~46 , U0|cpu|A_wr_data_unfiltered[24]~46, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[23]~16 , U0|cpu|D_src2[23]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[23]~37 , U0|cpu|D_src2_reg[23]~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[23]~17 , U0|cpu|D_src2[23]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[23] , U0|cpu|E_src2[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[23] , U0|cpu|M_src2[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[23] , U0|cpu|A_mul_src2[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[7] , U0|cpu|A_mul_src2[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[23] , U0|cpu|A_mul_partial_prod[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[23] , U0|cpu|A_mul_result[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[23]~DUPLICATE , U0|cpu|A_mul_result[23]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[23]~feeder , U0|cpu|A_slow_inst_result[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[23] , U0|cpu|A_slow_inst_result[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_mask[7]~1 , U0|cpu|E_rot_mask[7]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_mask[7] , U0|cpu|M_rot_mask[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[23] , U0|cpu|M_rot_prestep2[23], dds_and_nios_lab, 1
instance = comp, \rtl~40 , rtl~40, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[7] , U0|cpu|M_rot_prestep2[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[31] , U0|cpu|M_rot_prestep2[31], dds_and_nios_lab, 1
instance = comp, \rtl~24 , rtl~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~16 , U0|cpu|A_shift_rot_result~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[23] , U0|cpu|A_shift_rot_result[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[23]~39 , U0|cpu|A_wr_data_unfiltered[23]~39, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[23]~feeder , U0|cpu|A_inst_result[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[23] , U0|cpu|A_inst_result[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[23]~40 , U0|cpu|A_wr_data_unfiltered[23]~40, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[20]~69 , U0|cpu|D_src2_reg[20]~69, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[20] , U0|cpu|W_wr_data[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[20]~36 , U0|cpu|D_src2_reg[20]~36, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[20]~70 , U0|cpu|D_src2_reg[20]~70, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[20] , U0|cpu|E_src2_reg[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[20] , U0|cpu|M_st_data[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[20]~19 , U0|cpu|M_dc_st_data[20]~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[20] , U0|cpu|A_dc_st_data[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[20]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[20] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[20] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][20] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[20]~174 , U0|mm_interconnect_0|rsp_mux|src_data[20]~174, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|state~1 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|state~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|state , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|state, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[2]~feeder , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[8]~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[8]~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[2] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[2], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[3] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[4] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[4], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[5]~feeder , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[5] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[5], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[6] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[6], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[7]~feeder , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[7] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[7], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[8] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[8], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9]~1 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9]~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9]~DUPLICATE , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[0] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[0], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[1]~feeder , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[1] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[1], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read1 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read2 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|always2~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|always2~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst2 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|r_val , U0|jtag_uart|r_val, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|r_ena1 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|r_ena1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|r_ena~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|r_ena~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~6 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~6, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read_req , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read_req, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|state~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|state~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]~1 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write1 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write2 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|always2~2 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|always2~2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_valid , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_valid, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|t_ena~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|t_ena~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|t_ena , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|t_ena, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|wr_rfifo , U0|jtag_uart|wr_rfifo, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|fifo_rd~2 , U0|jtag_uart|fifo_rd~2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|fifo_rd~0 , U0|jtag_uart|fifo_rd~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|fifo_rd~1 , U0|jtag_uart|fifo_rd~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|t_dav , U0|jtag_uart|t_dav, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~1 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~2 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rvalid , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rvalid, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]~4 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]~4, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~13 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~13, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~12 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~12, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~11 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~11, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~10 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~10, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~9 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~9, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~8 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~8, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~7 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~7, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~5 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~5, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~3 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift~3, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~feeder , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~feeder, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rvalid0~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rvalid0~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rvalid0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rvalid0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|r_ena , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|r_ena, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|rd_wfifo , U0|jtag_uart|rd_wfifo, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|fifo_wr~0 , U0|jtag_uart|fifo_wr~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|fifo_wr , U0|jtag_uart|fifo_wr, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add1~5 , U0|jtag_uart|Add1~5, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add1~1 , U0|jtag_uart|Add1~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add1~21 , U0|jtag_uart|Add1~21, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add1~17 , U0|jtag_uart|Add1~17, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add1~13 , U0|jtag_uart|Add1~13, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|read_0 , U0|jtag_uart|read_0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[20] , U0|audio|out_data_audio|data_out[20], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[20] , U0|audio|out_data_audio|readdata[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[20] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[20]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][20] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~19 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][20]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][20] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[20] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[20] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[20]~175 , U0|mm_interconnect_0|rsp_mux|src_data[20]~175, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[16] , U0|color_change_out|data_out[16], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[20] , U0|color_change_data|read_mux_out[20], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[20] , U0|color_change_data|readdata[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[20] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[20]~178 , U0|mm_interconnect_0|rsp_mux|src_data[20]~178, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[20] , U0|audio|data_fregen|data_out[20], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[20] , U0|audio|data_fregen|readdata[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[20] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[20]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][20] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~19 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][20] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[20] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[20] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[20]~179 , U0|mm_interconnect_0|rsp_mux|src_data[20]~179, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[20] , U0|div_freq|data_out[20], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[20] , U0|div_freq|readdata[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[20] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[20]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[20] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[20] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[20]~176 , U0|mm_interconnect_0|rsp_mux|src_data[20]~176, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[20]~feeder , U0|dds_increment|data_out[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[20] , U0|dds_increment|data_out[20], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[20] , U0|dds_increment|readdata[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[20] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~43 , U0|vga|alt_vip_vfr_0|slave|av_readdata~43, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][20]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][20]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~42 , U0|vga|alt_vip_vfr_0|slave|av_readdata~42, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][20]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][20]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~44 , U0|vga|alt_vip_vfr_0|slave|av_readdata~44, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~45 , U0|vga|alt_vip_vfr_0|slave|av_readdata~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][20] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~46 , U0|vga|alt_vip_vfr_0|slave|av_readdata~46, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~47 , U0|vga|alt_vip_vfr_0|slave|av_readdata~47, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[20] , U0|vga|alt_vip_vfr_0|slave|av_readdata[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[20]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][20] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~19 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][20]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][20] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[20] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[20] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[20]~177 , U0|mm_interconnect_0|rsp_mux|src_data[20]~177, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[20]~180 , U0|mm_interconnect_0|rsp_mux|src_data[20]~180, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[20] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[20] , U0|cpu|d_readdata_d1[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[20]~24 , U0|cpu|dc_data_wr_port_data[20]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[21]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[21] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[21] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][21] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[21]~143 , U0|mm_interconnect_0|rsp_mux|src_data[21]~143, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[17] , U0|color_change_out|data_out[17], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[21] , U0|color_change_data|read_mux_out[21], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[21] , U0|color_change_data|readdata[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[21] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[21], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[21] , U0|color_change_out|data_out[21], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[25] , U0|color_change_data|read_mux_out[25], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[25] , U0|color_change_data|readdata[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[21]~147 , U0|mm_interconnect_0|rsp_mux|src_data[21]~147, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[21] , U0|audio|data_fregen|data_out[21], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[21] , U0|audio|data_fregen|readdata[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[21] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][21] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~15 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][21]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][21] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[21] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[21] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[21]~148 , U0|mm_interconnect_0|rsp_mux|src_data[21]~148, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add1~9 , U0|jtag_uart|Add1~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[21]~feeder , U0|audio|out_data_audio|data_out[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[21] , U0|audio|out_data_audio|data_out[21], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[21] , U0|audio|out_data_audio|readdata[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[21] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][21] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~15 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][21]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][21] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[21] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[21] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[21]~144 , U0|mm_interconnect_0|rsp_mux|src_data[21]~144, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[21]~feeder , U0|dds_increment|data_out[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[21] , U0|dds_increment|data_out[21], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[21] , U0|dds_increment|readdata[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[21] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][21]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][21]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~31 , U0|vga|alt_vip_vfr_0|slave|av_readdata~31, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][21]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~32 , U0|vga|alt_vip_vfr_0|slave|av_readdata~32, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][21]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][21]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~30 , U0|vga|alt_vip_vfr_0|slave|av_readdata~30, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~33 , U0|vga|alt_vip_vfr_0|slave|av_readdata~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][21]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][21]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~34 , U0|vga|alt_vip_vfr_0|slave|av_readdata~34, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][21] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~35 , U0|vga|alt_vip_vfr_0|slave|av_readdata~35, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[21] , U0|vga|alt_vip_vfr_0|slave|av_readdata[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][21] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~15 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][21]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][21] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[21] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[21] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[21]~146 , U0|mm_interconnect_0|rsp_mux|src_data[21]~146, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[21] , U0|div_freq|data_out[21], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[21] , U0|div_freq|readdata[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[21] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[21] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[21] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[21]~145 , U0|mm_interconnect_0|rsp_mux|src_data[21]~145, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[21]~149 , U0|mm_interconnect_0|rsp_mux|src_data[21]~149, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[21] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[21] , U0|cpu|d_readdata_d1[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[21]~15 , U0|cpu|M_dc_st_data[21]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[21] , U0|cpu|A_dc_st_data[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[21]~20 , U0|cpu|dc_data_wr_port_data[21]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[23]~3 , U0|cpu|M_dc_st_data[23]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[23] , U0|cpu|A_dc_st_data[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[23]~8 , U0|cpu|dc_data_wr_port_data[23]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[24]~13 , U0|cpu|M_dc_st_data[24]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[24] , U0|cpu|A_dc_st_data[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[24]~18 , U0|cpu|dc_data_wr_port_data[24]~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][25]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][25]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~4 , U0|vga|alt_vip_vfr_0|slave|av_readdata~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][25]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][25]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~0 , U0|vga|alt_vip_vfr_0|slave|av_readdata~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][25]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][25]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~1 , U0|vga|alt_vip_vfr_0|slave|av_readdata~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~2 , U0|vga|alt_vip_vfr_0|slave|av_readdata~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~3 , U0|vga|alt_vip_vfr_0|slave|av_readdata~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][25]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][25] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~5 , U0|vga|alt_vip_vfr_0|slave|av_readdata~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[25] , U0|vga|alt_vip_vfr_0|slave|av_readdata[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[25]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][25] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~0 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][25]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][25] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[25] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[25] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[25] , U0|color_change_out|data_out[25], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|readdata[25] , U0|color_change_out|readdata[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[25] , U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[25]~18 , U0|mm_interconnect_0|rsp_mux|src_data[25]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[25]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[25] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][25] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[25]~19 , U0|mm_interconnect_0|rsp_mux|src_data[25]~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[25]~feeder , U0|audio|data_fregen|data_out[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[25] , U0|audio|data_fregen|data_out[25], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[25] , U0|audio|data_fregen|readdata[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[25] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[25]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][25] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~0 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][25]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][25] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[25] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[25] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[25]~20 , U0|mm_interconnect_0|rsp_mux|src_data[25]~20, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[25] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[25], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[25] , U0|dds_increment|data_out[25], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[25] , U0|dds_increment|readdata[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[25] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[25]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[25] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[25] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[25]~17 , U0|mm_interconnect_0|rsp_mux|src_data[25]~17, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[25] , U0|div_freq|data_out[25], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[25] , U0|div_freq|readdata[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[25] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[25]~feeder , U0|audio|out_data_audio|data_out[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[25] , U0|audio|out_data_audio|data_out[25], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[25] , U0|audio|out_data_audio|readdata[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[25] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[25]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][25] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~0 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][25] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[25] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[25] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[25]~16 , U0|mm_interconnect_0|rsp_mux|src_data[25]~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[25]~21 , U0|mm_interconnect_0|rsp_mux|src_data[25]~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[25] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[25] , U0|cpu|d_readdata_d1[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[25]~1 , U0|cpu|M_dc_st_data[25]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[25] , U0|cpu|A_dc_st_data[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[25]~4 , U0|cpu|dc_data_wr_port_data[25]~4, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[26]~feeder , U0|color_change_out|data_out[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[26] , U0|color_change_out|data_out[26], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|readdata[26] , U0|color_change_out|readdata[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[26] , U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][26]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][26]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~22 , U0|vga|alt_vip_vfr_0|slave|av_readdata~22, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][26]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~20 , U0|vga|alt_vip_vfr_0|slave|av_readdata~20, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][26]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~19 , U0|vga|alt_vip_vfr_0|slave|av_readdata~19, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][26]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][26] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~18 , U0|vga|alt_vip_vfr_0|slave|av_readdata~18, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~21 , U0|vga|alt_vip_vfr_0|slave|av_readdata~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~23 , U0|vga|alt_vip_vfr_0|slave|av_readdata~23, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[26] , U0|vga|alt_vip_vfr_0|slave|av_readdata[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][26] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~6 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][26]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][26] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[26] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[26] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[26]~64 , U0|mm_interconnect_0|rsp_mux|src_data[26]~64, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[22] , U0|color_change_out|data_out[22], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[26] , U0|color_change_data|read_mux_out[26], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[26] , U0|color_change_data|readdata[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[26] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[26], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[26]~feeder , U0|dds_increment|data_out[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[26] , U0|dds_increment|data_out[26], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[26] , U0|dds_increment|readdata[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[26] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[26] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[26] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[26]~63 , U0|mm_interconnect_0|rsp_mux|src_data[26]~63, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[26]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[26] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][26] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[26]~65 , U0|mm_interconnect_0|rsp_mux|src_data[26]~65, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[26] , U0|audio|data_fregen|data_out[26], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[26] , U0|audio|data_fregen|readdata[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[26] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][26] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~6 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][26]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][26] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[26] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[26] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[26]~66 , U0|mm_interconnect_0|rsp_mux|src_data[26]~66, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[26] , U0|div_freq|data_out[26], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[26] , U0|div_freq|readdata[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[26] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[26] , U0|audio|out_data_audio|data_out[26], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[26] , U0|audio|out_data_audio|readdata[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[26] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][26] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~6 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][26] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[26] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[26] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[26]~62 , U0|mm_interconnect_0|rsp_mux|src_data[26]~62, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[26]~67 , U0|mm_interconnect_0|rsp_mux|src_data[26]~67, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[26] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[26] , U0|cpu|d_readdata_d1[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[26]~7 , U0|cpu|M_dc_st_data[26]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[26] , U0|cpu|A_dc_st_data[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[26]~12 , U0|cpu|dc_data_wr_port_data[26]~12, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[29] , U0|dds_increment|data_out[29], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[29] , U0|dds_increment|readdata[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[29] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[29]~feeder , U0|audio|out_data_audio|data_out[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[29] , U0|audio|out_data_audio|data_out[29], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[29] , U0|audio|out_data_audio|readdata[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[29] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][29] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~17 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][29] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[29] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[29] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[29]~161 , U0|mm_interconnect_0|rsp_mux|src_data[29]~161, dds_and_nios_lab, 1
instance = comp, \SW[9]~input , SW[9]~input, dds_and_nios_lab, 1
instance = comp, \control~0 , control~0, dds_and_nios_lab, 1
instance = comp, \control[1] , control[1], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[29] , U0|color_change_data|read_mux_out[29], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[29] , U0|color_change_data|readdata[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[29] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][29]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][29]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][29]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~40 , U0|vga|alt_vip_vfr_0|slave|av_readdata~40, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][29]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][29]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~36 , U0|vga|alt_vip_vfr_0|slave|av_readdata~36, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][29]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][29]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~37 , U0|vga|alt_vip_vfr_0|slave|av_readdata~37, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][29]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][29] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~38 , U0|vga|alt_vip_vfr_0|slave|av_readdata~38, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~39 , U0|vga|alt_vip_vfr_0|slave|av_readdata~39, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~41 , U0|vga|alt_vip_vfr_0|slave|av_readdata~41, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[29] , U0|vga|alt_vip_vfr_0|slave|av_readdata[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][29] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~17 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][29]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][29] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[29] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[29] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[29]~163 , U0|mm_interconnect_0|rsp_mux|src_data[29]~163, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[29] , U0|color_change_out|data_out[29], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|readdata[29] , U0|color_change_out|readdata[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[29] , U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[29] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[29] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[29]~162 , U0|mm_interconnect_0|rsp_mux|src_data[29]~162, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[29]~feeder , U0|div_freq|data_out[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[29] , U0|div_freq|data_out[29], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[29] , U0|div_freq|readdata[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[29] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[29]~feeder , U0|audio|data_fregen|data_out[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[29] , U0|audio|data_fregen|data_out[29], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[29] , U0|audio|data_fregen|readdata[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[29] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][29] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~17 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][29] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[29] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[29] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[29]~160 , U0|mm_interconnect_0|rsp_mux|src_data[29]~160, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[29]~159 , U0|mm_interconnect_0|rsp_mux|src_data[29]~159, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[29]~164 , U0|mm_interconnect_0|rsp_mux|src_data[29]~164, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[29] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[29] , U0|cpu|d_readdata_d1[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[29]~17 , U0|cpu|M_dc_st_data[29]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[29] , U0|cpu|A_dc_st_data[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[29]~22 , U0|cpu|dc_data_wr_port_data[29]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[31]~79 , U0|cpu|D_src2_reg[31]~79, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[31]~16 , U0|cpu|D_src2_reg[31]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[31]~80 , U0|cpu|D_src2_reg[31]~80, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[31] , U0|cpu|E_src2_reg[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_data[31]~1 , U0|cpu|E_st_data[31]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[31] , U0|cpu|M_st_data[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[31]~5 , U0|cpu|M_dc_st_data[31]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[31] , U0|cpu|A_st_data[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[31] , U0|cpu|A_dc_st_data[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[31]~10 , U0|cpu|dc_data_wr_port_data[31]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 , U0|cpu|DE1_SoC_QSYS_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[26]~feeder , U0|cpu|A_dc_rd_data[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[26] , U0|cpu|A_dc_rd_data[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[26]~feeder , U0|cpu|A_dc_xfer_wr_data[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[26] , U0|cpu|A_dc_xfer_wr_data[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[22]~44 , U0|cpu|d_writedata_nxt[22]~44, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[22]~45 , U0|cpu|d_writedata_nxt[22]~45, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[22] , U0|cpu|d_writedata[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[22]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[22]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[22] , U0|mm_interconnect_0|limiter_pipeline|core|data0[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[22] , U0|mm_interconnect_0|limiter_pipeline|core|data1[22], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[22] , U0|div_freq|data_out[22], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[22] , U0|div_freq|readdata[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[22] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[22] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[22] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[22]~254 , U0|mm_interconnect_0|rsp_mux|src_data[22]~254, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add1~25 , U0|jtag_uart|Add1~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[22]~feeder , U0|audio|out_data_audio|data_out[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[22] , U0|audio|out_data_audio|data_out[22], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[22] , U0|audio|out_data_audio|readdata[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[22] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][22] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~29 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][22]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][22] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[22] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[22] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[22]~253 , U0|mm_interconnect_0|rsp_mux|src_data[22]~253, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[18] , U0|color_change_out|data_out[18], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[22] , U0|color_change_data|read_mux_out[22], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[22] , U0|color_change_data|readdata[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[22] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[22]~256 , U0|mm_interconnect_0|rsp_mux|src_data[22]~256, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[22]~feeder , U0|audio|data_fregen|data_out[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[22] , U0|audio|data_fregen|data_out[22], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[22] , U0|audio|data_fregen|readdata[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[22] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][22] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~29 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][22]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][22] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[22] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[22] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[22]~257 , U0|mm_interconnect_0|rsp_mux|src_data[22]~257, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[22] , U0|dds_increment|data_out[22], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[22] , U0|dds_increment|readdata[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[22] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][22]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][22]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][22]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][22]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~76 , U0|vga|alt_vip_vfr_0|slave|av_readdata~76, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~74 , U0|vga|alt_vip_vfr_0|slave|av_readdata~74, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][22]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][22]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~72 , U0|vga|alt_vip_vfr_0|slave|av_readdata~72, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][22]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][22] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~73 , U0|vga|alt_vip_vfr_0|slave|av_readdata~73, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~75 , U0|vga|alt_vip_vfr_0|slave|av_readdata~75, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~77 , U0|vga|alt_vip_vfr_0|slave|av_readdata~77, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[22] , U0|vga|alt_vip_vfr_0|slave|av_readdata[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][22] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~29 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][22] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[22] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[22] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[22]~255 , U0|mm_interconnect_0|rsp_mux|src_data[22]~255, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[22]~258 , U0|mm_interconnect_0|rsp_mux|src_data[22]~258, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[22] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[22] , U0|cpu|d_readdata_d1[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[22] , U0|cpu|A_slow_inst_result[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[22]~41 , U0|cpu|A_wr_data_unfiltered[22]~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[22]~feeder , U0|cpu|A_inst_result[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[22] , U0|cpu|A_inst_result[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[22]~42 , U0|cpu|A_wr_data_unfiltered[22]~42, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[22] , U0|cpu|W_wr_data[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[22]~40 , U0|cpu|D_src2_reg[22]~40, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[22]~39 , U0|cpu|D_src2_reg[22]~39, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[22]~19 , U0|cpu|D_src2[22]~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[22]~DUPLICATE , U0|cpu|E_src2[22]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[22] , U0|cpu|M_src2[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[22] , U0|cpu|A_mul_src2[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[6] , U0|cpu|A_mul_src2[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[21] , U0|cpu|A_mul_partial_prod[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[21] , U0|cpu|A_mul_result[21], dds_and_nios_lab, 1
instance = comp, \rtl~64 , rtl~64, dds_and_nios_lab, 1
instance = comp, \rtl~65 , rtl~65, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[13] , U0|cpu|M_rot_prestep2[13], dds_and_nios_lab, 1
instance = comp, \rtl~58 , rtl~58, dds_and_nios_lab, 1
instance = comp, \rtl~59 , rtl~59, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[5] , U0|cpu|M_rot_prestep2[5], dds_and_nios_lab, 1
instance = comp, \rtl~60 , rtl~60, dds_and_nios_lab, 1
instance = comp, \rtl~61 , rtl~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[29] , U0|cpu|M_rot_prestep2[29], dds_and_nios_lab, 1
instance = comp, \rtl~62 , rtl~62, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[21] , U0|cpu|M_rot_prestep2[21], dds_and_nios_lab, 1
instance = comp, \rtl~26 , rtl~26, dds_and_nios_lab, 1
instance = comp, \rtl~90 , rtl~90, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_mask[5] , U0|cpu|M_rot_mask[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~14 , U0|cpu|A_shift_rot_result~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[21] , U0|cpu|A_shift_rot_result[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[21]~feeder , U0|cpu|A_slow_inst_result[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[21] , U0|cpu|A_slow_inst_result[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[21]~35 , U0|cpu|A_wr_data_unfiltered[21]~35, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[21]~36 , U0|cpu|A_wr_data_unfiltered[21]~36, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[21]~14 , U0|cpu|D_src1_reg[21]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[21] , U0|cpu|E_src1[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[19] , U0|cpu|D_pc[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~10 , U0|cpu|F_pc_nxt~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~11 , U0|cpu|F_pc_nxt~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[19]~16 , U0|cpu|M_pipe_flush_waddr_nxt[19]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[21]~feeder , U0|cpu|E_pcb[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[21] , U0|cpu|E_pcb[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[19] , U0|cpu|M_pipe_flush_waddr[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[19] , U0|cpu|F_pc[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[19] , U0|cpu|D_pc_plus_one[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[19] , U0|cpu|E_extra_pc[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[21]~8 , U0|cpu|E_logic_result[21]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[21]~13 , U0|cpu|E_alu_result[21]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[21]~33 , U0|cpu|D_src2_reg[21]~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[21]~12 , U0|cpu|D_src2[21]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[21]~13 , U0|cpu|D_src2[21]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[21] , U0|cpu|E_src2[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[21] , U0|cpu|M_src2[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[21]~feeder , U0|cpu|A_mul_src2[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[21] , U0|cpu|A_mul_src2[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[5] , U0|cpu|A_mul_src2[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[16] , U0|cpu|A_mul_partial_prod[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[16] , U0|cpu|A_mul_result[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[16]~DUPLICATE , U0|cpu|A_mul_result[16]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[16]~feeder , U0|div_freq|data_out[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[16] , U0|div_freq|data_out[16], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[16] , U0|div_freq|readdata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[16] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[16]~111 , U0|mm_interconnect_0|rsp_mux|src_data[16]~111, dds_and_nios_lab, 1
instance = comp, \U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, dds_and_nios_lab, 1
instance = comp, \U0|vga|vga_clk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , U0|vga|vga_clk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, dds_and_nios_lab, 1
instance = comp, \U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_RECONFIG , U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_RECONFIG, dds_and_nios_lab, 1
instance = comp, \U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, dds_and_nios_lab, 1
instance = comp, \U0|vga|vga_clk|altera_pll_i|outclk_wire[0]~CLKENA0 , U0|vga|vga_clk|altera_pll_i|outclk_wire[0]~CLKENA0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[39]~feeder , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[39]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|always1~8 , U0|mm_interconnect_0|router|always1~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[135]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[135]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[135] , U0|mm_interconnect_0|limiter_pipeline|core|data0[135], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[135] , U0|mm_interconnect_0|limiter_pipeline|core|data1[135], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~DUPLICATE , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , U0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|waitrequest_reset_override~feeder , U0|mm_interconnect_0|mouse_pos_s1_translator|waitrequest_reset_override~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|waitrequest_reset_override , U0|mm_interconnect_0|mouse_pos_s1_translator|waitrequest_reset_override, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[69]~feeder , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[69]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|mouse_pos_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|mouse_pos_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_024|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_024|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_024|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent|m0_write~0 , U0|mm_interconnect_0|mouse_pos_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter[1]~0 , U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|mouse_pos_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped~0 , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped~DUPLICATE , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_009|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[39]~feeder , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[39]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[38]~feeder , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER , U0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, dds_and_nios_lab, 1
instance = comp, \U0|pll|altera_pll_i|outclk_wire[2]~CLKENA0 , U0|pll|altera_pll_i|outclk_wire[2]~CLKENA0, dds_and_nios_lab, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr[0]~4 , kc0|PS2_SCR|BitCntr[0]~4, dds_and_nios_lab, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[7] , kc0|PS2_SCR|PS2_CLK_buffer[7], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[6] , kc0|PS2_SCR|PS2_CLK_buffer[6], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[5] , kc0|PS2_SCR|PS2_CLK_buffer[5], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[5]~DUPLICATE , kc0|PS2_SCR|PS2_CLK_buffer[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[4] , kc0|PS2_SCR|PS2_CLK_buffer[4], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[3] , kc0|PS2_SCR|PS2_CLK_buffer[3], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[2] , kc0|PS2_SCR|PS2_CLK_buffer[2], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[1]~feeder , kc0|PS2_SCR|PS2_CLK_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[1] , kc0|PS2_SCR|PS2_CLK_buffer[1], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[0] , kc0|PS2_SCR|PS2_CLK_buffer[0], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_buffer[3]~DUPLICATE , kc0|PS2_SCR|PS2_CLK_buffer[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|Equal0~0 , kc0|PS2_SCR|Equal0~0, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|Equal1~0 , kc0|PS2_SCR|Equal1~0, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_debounced~0 , kc0|PS2_SCR|PS2_CLK_debounced~0, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_debounced , kc0|PS2_SCR|PS2_CLK_debounced, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_debounced_prev~feeder , kc0|PS2_SCR|PS2_CLK_debounced_prev~feeder, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|PS2_CLK_debounced_prev , kc0|PS2_SCR|PS2_CLK_debounced_prev, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ReadingChar~0 , kc0|PS2_SCR|ReadingChar~0, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ReadingChar , kc0|PS2_SCR|ReadingChar, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr[0]~0 , kc0|PS2_SCR|BitCntr[0]~0, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr[0] , kc0|PS2_SCR|BitCntr[0], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr[1]~DUPLICATE , kc0|PS2_SCR|BitCntr[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr[2]~2 , kc0|PS2_SCR|BitCntr[2]~2, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr[2] , kc0|PS2_SCR|BitCntr[2], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr~3 , kc0|PS2_SCR|BitCntr~3, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr[3] , kc0|PS2_SCR|BitCntr[3], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr~1 , kc0|PS2_SCR|BitCntr~1, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|BitCntr[1] , kc0|PS2_SCR|BitCntr[1], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|Equal2~0 , kc0|PS2_SCR|Equal2~0, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[0]~0 , kc0|PS2_SCR|ShiftIn[0]~0, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[8] , kc0|PS2_SCR|ShiftIn[8], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[7] , kc0|PS2_SCR|ShiftIn[7], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[6] , kc0|PS2_SCR|ShiftIn[6], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[5] , kc0|PS2_SCR|ShiftIn[5], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[4] , kc0|PS2_SCR|ShiftIn[4], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanByte[0]~0 , kc0|PS2_SCR|oScanByte[0]~0, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanByte[4] , kc0|PS2_SCR|oScanByte[4], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[3] , kc0|PS2_SCR|ShiftIn[3], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[2] , kc0|PS2_SCR|ShiftIn[2], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[1] , kc0|PS2_SCR|ShiftIn[1], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanByte[1] , kc0|PS2_SCR|oScanByte[1], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanByte[2] , kc0|PS2_SCR|oScanByte[2], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][2]~DUPLICATE , kc0|ScanBytes[1][2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanByte[3] , kc0|PS2_SCR|oScanByte[3], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][3]~DUPLICATE , kc0|ScanBytes[1][3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][4] , kc0|ScanBytes[1][4], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|ShiftIn[0] , kc0|PS2_SCR|ShiftIn[0], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanByte[0] , kc0|PS2_SCR|oScanByte[0], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][0] , kc0|ScanBytes[1][0], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor81~0 , kc0|scte|WideNor81~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor77~0 , kc0|scte|WideNor77~0, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanByte[5] , kc0|PS2_SCR|oScanByte[5], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][5]~DUPLICATE , kc0|ScanBytes[1][5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanReady~feeder , kc0|PS2_SCR|oScanReady~feeder, dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanReady , kc0|PS2_SCR|oScanReady, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor127~0 , kc0|scte|WideNor127~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][2] , kc0|ScanBytes[0][2], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][1] , kc0|ScanBytes[0][1], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanByte[7] , kc0|PS2_SCR|oScanByte[7], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][7] , kc0|ScanBytes[0][7], dds_and_nios_lab, 1
instance = comp, \kc0|PS2_SCR|oScanByte[6] , kc0|PS2_SCR|oScanByte[6], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][6] , kc0|ScanBytes[0][6], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~0 , kc0|scte|WideNor116~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][6] , kc0|ScanBytes[1][6], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor128~0 , kc0|scte|WideNor128~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~21 , kc0|scte|WideNor206~21, dds_and_nios_lab, 1
instance = comp, \kc0|Add0~0 , kc0|Add0~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanByteCntr~2 , kc0|ScanByteCntr~2, dds_and_nios_lab, 1
instance = comp, \kc0|ScanByteCntr[2] , kc0|ScanByteCntr[2], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][0]~4 , kc0|ScanBytes[2][0]~4, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][0]~5 , kc0|ScanBytes[2][0]~5, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][5] , kc0|ScanBytes[2][5], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][4] , kc0|ScanBytes[2][4], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor176~0 , kc0|scte|WideNor176~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][3] , kc0|ScanBytes[2][3], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor144~0 , kc0|scte|WideNor144~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor103~0 , kc0|scte|WideNor103~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor13~0 , kc0|scte|WideNor13~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][0] , kc0|ScanBytes[0][0], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][2] , kc0|ScanBytes[1][2], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][7] , kc0|ScanBytes[1][7], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~2 , kc0|scte|WideNor116~2, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][3] , kc0|ScanBytes[0][3], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][7] , kc0|ScanBytes[2][7], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~1 , kc0|scte|WideNor116~1, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][6] , kc0|ScanBytes[2][6], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][0]~DUPLICATE , kc0|ScanBytes[2][0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][1]~DUPLICATE , kc0|ScanBytes[2][1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][2] , kc0|ScanBytes[2][2], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor172~1 , kc0|scte|WideNor172~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor172~2 , kc0|scte|WideNor172~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~23 , kc0|scte|WideNor206~23, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor172~0 , kc0|scte|WideNor172~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor13~1 , kc0|scte|WideNor13~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~3 , kc0|scte|WideNor116~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor178 , kc0|scte|WideNor178, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor108~1 , kc0|scte|WideNor108~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor112 , kc0|scte|WideNor112, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor114~0 , kc0|scte|WideNor114~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor146~0 , kc0|scte|WideNor146~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor144 , kc0|scte|WideNor144, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][5] , kc0|ScanBytes[1][5], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor148~0 , kc0|scte|WideNor148~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor148 , kc0|scte|WideNor148, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor114~1 , kc0|scte|WideNor114~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~22 , kc0|scte|WideNor206~22, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][3]~8 , kc0|ScanBytes[4][3]~8, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][3]~9 , kc0|ScanBytes[4][3]~9, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][1] , kc0|ScanBytes[4][1], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][7]~6 , kc0|ScanBytes[3][7]~6, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][7]~7 , kc0|ScanBytes[3][7]~7, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][7] , kc0|ScanBytes[3][7], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][4] , kc0|ScanBytes[3][4], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][2] , kc0|ScanBytes[3][2], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][3] , kc0|ScanBytes[3][3], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~6 , kc0|scte|WideNor116~6, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][1] , kc0|ScanBytes[3][1], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][6] , kc0|ScanBytes[3][6], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][5] , kc0|ScanBytes[3][5], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor13~4 , kc0|scte|WideNor13~4, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][5]~10 , kc0|ScanBytes[5][5]~10, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][5]~11 , kc0|ScanBytes[5][5]~11, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][7] , kc0|ScanBytes[5][7], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][4] , kc0|ScanBytes[5][4], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][5] , kc0|ScanBytes[5][5], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][0] , kc0|ScanBytes[5][0], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][6] , kc0|ScanBytes[5][6], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][3] , kc0|ScanBytes[5][3], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~5 , kc0|scte|WideNor116~5, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][2] , kc0|ScanBytes[4][2], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][5] , kc0|ScanBytes[4][5], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][3] , kc0|ScanBytes[4][3], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][7]~feeder , kc0|ScanBytes[4][7]~feeder, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][7] , kc0|ScanBytes[4][7], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][6] , kc0|ScanBytes[4][6], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][0] , kc0|ScanBytes[4][0], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[4][4] , kc0|ScanBytes[4][4], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~4 , kc0|scte|WideNor116~4, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~7 , kc0|scte|WideNor116~7, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][0]~feeder , kc0|ScanBytes[3][0]~feeder, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[3][0] , kc0|ScanBytes[3][0], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][1] , kc0|ScanBytes[5][1], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[5][2] , kc0|ScanBytes[5][2], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~9 , kc0|scte|WideNor116~9, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor180~2 , kc0|scte|WideNor180~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor180~0 , kc0|scte|WideNor180~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor181~0 , kc0|scte|WideNor181~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~20 , kc0|scte|WideNor206~20, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor194 , kc0|scte|WideNor194, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~24 , kc0|scte|WideNor206~24, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor105~0 , kc0|scte|WideNor105~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~3 , kc0|scte|WideOr7~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor72~1 , kc0|scte|WideNor72~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor112~0 , kc0|scte|WideNor112~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor108~0 , kc0|scte|WideNor108~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor13~2 , kc0|scte|WideNor13~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~2 , kc0|scte|WideOr7~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~45 , kc0|scte|WideNor206~45, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor140~1 , kc0|scte|WideNor140~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor158 , kc0|scte|WideNor158, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~2 , kc0|scte|WideNor206~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~5 , kc0|scte|WideNor86~5, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][7]~DUPLICATE , kc0|ScanBytes[1][7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor110~0 , kc0|scte|WideNor110~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor110 , kc0|scte|WideNor110, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor168~0 , kc0|scte|WideNor168~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor174 , kc0|scte|WideNor174, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor186~0 , kc0|scte|WideNor186~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][0] , kc0|ScanBytes[2][0], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor190~0 , kc0|scte|WideNor190~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor190~1 , kc0|scte|WideNor190~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~25 , kc0|scte|WideNor206~25, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor81~1 , kc0|scte|WideNor81~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor160 , kc0|scte|WideNor160, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~26 , kc0|scte|WideNor206~26, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor140~0 , kc0|scte|WideNor140~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor127~1 , kc0|scte|WideNor127~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor127 , kc0|scte|WideNor127, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor175~0 , kc0|scte|WideNor175~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor175 , kc0|scte|WideNor175, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor107~0 , kc0|scte|WideNor107~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor111 , kc0|scte|WideNor111, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~17 , kc0|scte|WideOr7~17, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor181~1 , kc0|scte|WideNor181~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor179~0 , kc0|scte|WideNor179~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor185~0 , kc0|scte|WideNor185~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor181 , kc0|scte|WideNor181, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor179~1 , kc0|scte|WideNor179~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~19 , kc0|scte|WideOr7~19, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor129~0 , kc0|scte|WideNor129~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~18 , kc0|scte|WideOr7~18, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][3] , kc0|ScanBytes[1][3], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor109~0 , kc0|scte|WideNor109~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor113 , kc0|scte|WideNor113, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor115~0 , kc0|scte|WideNor115~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor115 , kc0|scte|WideNor115, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor103~1 , kc0|scte|WideNor103~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor124~0 , kc0|scte|WideNor124~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor131~0 , kc0|scte|WideNor131~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~22 , kc0|scte|WideOr7~22, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~20 , kc0|scte|WideOr7~20, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~21 , kc0|scte|WideOr7~21, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~23 , kc0|scte|WideOr7~23, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~27 , kc0|scte|WideNor206~27, dds_and_nios_lab, 1
instance = comp, \kc0|ScanByteCntr~1 , kc0|ScanByteCntr~1, dds_and_nios_lab, 1
instance = comp, \kc0|ScanByteCntr[0] , kc0|ScanByteCntr[0], dds_and_nios_lab, 1
instance = comp, \kc0|ScanByteCntr~0 , kc0|ScanByteCntr~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanByteCntr[1] , kc0|ScanByteCntr[1], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][1]~2 , kc0|ScanBytes[0][1]~2, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][1]~3 , kc0|ScanBytes[0][1]~3, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][5] , kc0|ScanBytes[0][5], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor73~0 , kc0|scte|WideNor73~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor104~0 , kc0|scte|WideNor104~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor106 , kc0|scte|WideNor106, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor154 , kc0|scte|WideNor154, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor186~1 , kc0|scte|WideNor186~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor186 , kc0|scte|WideNor186, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~7 , kc0|scte|WideOr6~7, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor104 , kc0|scte|WideNor104, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~42 , kc0|scte|WideNor206~42, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~39 , kc0|scte|WideNor206~39, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor120~0 , kc0|scte|WideNor120~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~40 , kc0|scte|WideNor206~40, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~41 , kc0|scte|WideNor206~41, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~31 , kc0|scte|WideNor206~31, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~28 , kc0|scte|WideNor206~28, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~1 , kc0|scte|WideNor206~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor189 , kc0|scte|WideNor189, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor173~0 , kc0|scte|WideNor173~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][4] , kc0|ScanBytes[0][4], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor173 , kc0|scte|WideNor173, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~30 , kc0|scte|WideNor206~30, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor109 , kc0|scte|WideNor109, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~29 , kc0|scte|WideNor206~29, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~32 , kc0|scte|WideNor206~32, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor153 , kc0|scte|WideNor153, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor135 , kc0|scte|WideNor135, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor183~0 , kc0|scte|WideNor183~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor180~1 , kc0|scte|WideNor180~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor183 , kc0|scte|WideNor183, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor80~0 , kc0|scte|WideNor80~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~4 , kc0|scte|WideOr2~4, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor167 , kc0|scte|WideNor167, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor75~0 , kc0|scte|WideNor75~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~1 , kc0|scte|WideOr5~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor119 , kc0|scte|WideNor119, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~33 , kc0|scte|WideNor206~33, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor168 , kc0|scte|WideNor168, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~36 , kc0|scte|WideNor206~36, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor184 , kc0|scte|WideNor184, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor170 , kc0|scte|WideNor170, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~37 , kc0|scte|WideNor206~37, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~35 , kc0|scte|WideNor206~35, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~34 , kc0|scte|WideNor206~34, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor140 , kc0|scte|WideNor140, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~38 , kc0|scte|WideNor206~38, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~43 , kc0|scte|WideNor206~43, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][7]~0 , kc0|ScanBytes[1][7]~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][7]~1 , kc0|ScanBytes[1][7]~1, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[1][1] , kc0|ScanBytes[1][1], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor76~0 , kc0|scte|WideNor76~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~3 , kc0|scte|WideNor86~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~11 , kc0|scte|WideNor206~11, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][2]~12 , kc0|ScanBytes[6][2]~12, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][2]~13 , kc0|ScanBytes[6][2]~13, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][0] , kc0|ScanBytes[6][0], dds_and_nios_lab, 1
instance = comp, \kc0|scte|Equal0~0 , kc0|scte|Equal0~0, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][2]~14 , kc0|ScanBytes[7][2]~14, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][2]~15 , kc0|ScanBytes[7][2]~15, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][7] , kc0|ScanBytes[7][7], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][2] , kc0|ScanBytes[7][2], dds_and_nios_lab, 1
instance = comp, \kc0|scte|Equal0~4 , kc0|scte|Equal0~4, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][6]~feeder , kc0|ScanBytes[7][6]~feeder, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][6] , kc0|ScanBytes[7][6], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[2][1] , kc0|ScanBytes[2][1], dds_and_nios_lab, 1
instance = comp, \kc0|scte|Equal0~3 , kc0|scte|Equal0~3, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][2] , kc0|ScanBytes[6][2], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][5]~feeder , kc0|ScanBytes[7][5]~feeder, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][5] , kc0|ScanBytes[7][5], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][0] , kc0|ScanBytes[7][0], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][3] , kc0|ScanBytes[7][3], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][1] , kc0|ScanBytes[7][1], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[7][4] , kc0|ScanBytes[7][4], dds_and_nios_lab, 1
instance = comp, \kc0|scte|Equal0~2 , kc0|scte|Equal0~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|Equal0~5 , kc0|scte|Equal0~5, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][4]~feeder , kc0|ScanBytes[6][4]~feeder, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][4] , kc0|ScanBytes[6][4], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][3] , kc0|ScanBytes[6][3], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][6] , kc0|ScanBytes[6][6], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][5] , kc0|ScanBytes[6][5], dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][7] , kc0|ScanBytes[6][7], dds_and_nios_lab, 1
instance = comp, \kc0|scte|Equal0~1 , kc0|scte|Equal0~1, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[6][1] , kc0|ScanBytes[6][1], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor116~8 , kc0|scte|WideNor116~8, dds_and_nios_lab, 1
instance = comp, \kc0|scte|Equal0~6 , kc0|scte|Equal0~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~16 , kc0|scte|WideNor86~16, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~30 , kc0|scte|WideNor86~30, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~12 , kc0|scte|WideNor206~12, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~13 , kc0|scte|WideNor206~13, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor73~1 , kc0|scte|WideNor73~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor74 , kc0|scte|WideNor74, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~20 , kc0|scte|WideNor86~20, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~21 , kc0|scte|WideNor86~21, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~22 , kc0|scte|WideNor86~22, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~6 , kc0|scte|WideOr2~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~7 , kc0|scte|WideNor86~7, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~18 , kc0|scte|WideNor86~18, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~10 , kc0|scte|WideNor86~10, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~7 , kc0|scte|WideOr7~7, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~33 , kc0|scte|WideNor86~33, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~31 , kc0|scte|WideNor86~31, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~11 , kc0|scte|WideNor86~11, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~9 , kc0|scte|WideNor86~9, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~5 , kc0|scte|WideOr7~5, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~0 , kc0|scte|WideNor86~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~6 , kc0|scte|WideOr7~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor69~0 , kc0|scte|WideNor69~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor78 , kc0|scte|WideNor78, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~8 , kc0|scte|WideOr7~8, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~6 , kc0|scte|WideNor86~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor76~1 , kc0|scte|WideNor76~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor82~0 , kc0|scte|WideNor82~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~0 , kc0|scte|WideOr7~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~12 , kc0|scte|WideOr7~12, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor87~0 , kc0|scte|WideNor87~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor102 , kc0|scte|WideNor102, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~35 , kc0|scte|WideNor86~35, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~34 , kc0|scte|WideNor86~34, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~14 , kc0|scte|WideOr7~14, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~15 , kc0|scte|WideNor86~15, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~14 , kc0|scte|WideNor86~14, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~1 , kc0|scte|WideOr7~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~13 , kc0|scte|WideOr7~13, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~15 , kc0|scte|WideOr7~15, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor72~0 , kc0|scte|WideNor72~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor72 , kc0|scte|WideNor72, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr4~0 , kc0|scte|WideOr4~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr4~2 , kc0|scte|WideOr4~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor76 , kc0|scte|WideNor76, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~1 , kc0|scte|WideNor86~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~9 , kc0|scte|WideOr7~9, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~10 , kc0|scte|WideOr7~10, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~11 , kc0|scte|WideOr7~11, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~16 , kc0|scte|WideOr7~16, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~2 , kc0|scte|WideNor86~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~4 , kc0|scte|WideNor86~4, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~8 , kc0|scte|WideNor86~8, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~8 , kc0|scte|WideNor206~8, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~32 , kc0|scte|WideNor86~32, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~9 , kc0|scte|WideNor206~9, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor13~3 , kc0|scte|WideNor13~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~11 , kc0|scte|WideOr2~11, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor75 , kc0|scte|WideNor75, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~29 , kc0|scte|WideNor86~29, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~5 , kc0|scte|WideNor206~5, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~6 , kc0|scte|WideNor206~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor13~5 , kc0|scte|WideNor13~5, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor13~6 , kc0|scte|WideNor13~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor13~7 , kc0|scte|WideNor13~7, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~7 , kc0|scte|WideNor206~7, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~5 , kc0|scte|WideOr1~5, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor87 , kc0|scte|WideNor87, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~16 , kc0|scte|WideOr1~16, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor73~2 , kc0|scte|WideNor73~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor77~1 , kc0|scte|WideNor77~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor77 , kc0|scte|WideNor77, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~10 , kc0|scte|WideNor206~10, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~27 , kc0|scte|WideNor86~27, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~23 , kc0|scte|WideNor86~23, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~24 , kc0|scte|WideNor86~24, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~25 , kc0|scte|WideNor86~25, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~26 , kc0|scte|WideNor86~26, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~4 , kc0|scte|WideNor206~4, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~36 , kc0|scte|WideNor86~36, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~14 , kc0|scte|WideNor206~14, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~15 , kc0|scte|WideNor206~15, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~19 , kc0|scte|WideNor86~19, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~28 , kc0|scte|WideNor86~28, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~16 , kc0|scte|WideNor206~16, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~17 , kc0|scte|WideNor206~17, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~0 , kc0|scte|WideNor206~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor83~0 , kc0|scte|WideNor83~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor81 , kc0|scte|WideNor81, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~2 , kc0|scte|WideOr1~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~18 , kc0|scte|WideNor206~18, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~19 , kc0|scte|WideNor206~19, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206 , kc0|scte|WideNor206, dds_and_nios_lab, 1
instance = comp, \kc0|ScanBytes[0][4]~DUPLICATE , kc0|ScanBytes[0][4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~18 , kc0|scte|WideOr2~18, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~19 , kc0|scte|WideOr2~19, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~20 , kc0|scte|WideOr2~20, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~21 , kc0|scte|WideOr2~21, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~22 , kc0|scte|WideOr2~22, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~13 , kc0|scte|WideOr2~13, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~12 , kc0|scte|WideOr2~12, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~14 , kc0|scte|WideOr2~14, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~1 , kc0|scte|WideOr2~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~2 , kc0|scte|WideOr2~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~0 , kc0|scte|WideOr2~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~3 , kc0|scte|WideOr2~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~38 , kc0|scte|WideNor86~38, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~16 , kc0|scte|WideOr2~16, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~15 , kc0|scte|WideOr2~15, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor145 , kc0|scte|WideNor145, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~17 , kc0|scte|WideOr2~17, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~3 , kc0|scte|WideNor206~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor156 , kc0|scte|WideNor156, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~5 , kc0|scte|WideOr2~5, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~8 , kc0|scte|WideOr2~8, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~9 , kc0|scte|WideOr2~9, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~4 , kc0|scte|WideOr7~4, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~7 , kc0|scte|WideOr2~7, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2~10 , kc0|scte|WideOr2~10, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr2 , kc0|scte|WideOr2, dds_and_nios_lab, 1
instance = comp, \kc0|oEventType[5] , kc0|oEventType[5], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr4~1 , kc0|scte|WideOr4~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr4 , kc0|scte|WideOr4, dds_and_nios_lab, 1
instance = comp, \kc0|oEventType[3] , kc0|oEventType[3], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3~6 , kc0|scte|WideOr3~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor126~0 , kc0|scte|WideNor126~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3~0 , kc0|scte|WideOr3~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3~1 , kc0|scte|WideOr3~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3~2 , kc0|scte|WideOr3~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3~7 , kc0|scte|WideOr3~7, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3~4 , kc0|scte|WideOr3~4, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3~3 , kc0|scte|WideOr3~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3~5 , kc0|scte|WideOr3~5, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3~8 , kc0|scte|WideOr3~8, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~4 , kc0|scte|WideOr6~4, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~5 , kc0|scte|WideOr6~5, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor123 , kc0|scte|WideNor123, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor130 , kc0|scte|WideNor130, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~17 , kc0|scte|WideNor86~17, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~6 , kc0|scte|WideOr6~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~3 , kc0|scte|WideOr1~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~4 , kc0|scte|WideOr1~4, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~7 , kc0|scte|WideOr1~7, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~6 , kc0|scte|WideOr1~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~8 , kc0|scte|WideOr1~8, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~9 , kc0|scte|WideOr1~9, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~12 , kc0|scte|WideNor86~12, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~3 , kc0|scte|WideOr6~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~13 , kc0|scte|WideNor86~13, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~0 , kc0|scte|WideOr5~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~10 , kc0|scte|WideOr1~10, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr3 , kc0|scte|WideOr3, dds_and_nios_lab, 1
instance = comp, \kc0|oEventType[4] , kc0|oEventType[4], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~2 , kc0|scte|WideOr5~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~3 , kc0|scte|WideOr5~3, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~4 , kc0|scte|WideOr5~4, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor191 , kc0|scte|WideNor191, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~5 , kc0|scte|WideOr5~5, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor206~44 , kc0|scte|WideNor206~44, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~6 , kc0|scte|WideOr5~6, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor169 , kc0|scte|WideNor169, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~0 , kc0|scte|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~1 , kc0|scte|WideOr1~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~11 , kc0|scte|WideOr5~11, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~39 , kc0|scte|WideNor86~39, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~12 , kc0|scte|WideOr5~12, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~8 , kc0|scte|WideOr5~8, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~9 , kc0|scte|WideOr5~9, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~10 , kc0|scte|WideOr5~10, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~13 , kc0|scte|WideOr5~13, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~7 , kc0|scte|WideOr5~7, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5~14 , kc0|scte|WideOr5~14, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr5 , kc0|scte|WideOr5, dds_and_nios_lab, 1
instance = comp, \kc0|oEventType[2] , kc0|oEventType[2], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7~24 , kc0|scte|WideOr7~24, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr7 , kc0|scte|WideOr7, dds_and_nios_lab, 1
instance = comp, \kc0|oEventType[0] , kc0|oEventType[0], dds_and_nios_lab, 1
instance = comp, \HOLDING_RIGHT_ARROW~1 , HOLDING_RIGHT_ARROW~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~1 , kc0|scte|WideOr6~1, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~0 , kc0|scte|WideOr6~0, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor171 , kc0|scte|WideNor171, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~2 , kc0|scte|WideOr6~2, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor163 , kc0|scte|WideNor163, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~9 , kc0|scte|WideOr6~9, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~14 , kc0|scte|WideOr6~14, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor86~37 , kc0|scte|WideNor86~37, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~13 , kc0|scte|WideOr6~13, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~10 , kc0|scte|WideOr6~10, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~11 , kc0|scte|WideOr6~11, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~12 , kc0|scte|WideOr6~12, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor195 , kc0|scte|WideNor195, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~15 , kc0|scte|WideOr6~15, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~8 , kc0|scte|WideOr6~8, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6~16 , kc0|scte|WideOr6~16, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr6 , kc0|scte|WideOr6, dds_and_nios_lab, 1
instance = comp, \kc0|oEventType[1] , kc0|oEventType[1], dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor172 , kc0|scte|WideNor172, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~14 , kc0|scte|WideOr1~14, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideNor180 , kc0|scte|WideNor180, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~12 , kc0|scte|WideOr1~12, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~11 , kc0|scte|WideOr1~11, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~13 , kc0|scte|WideOr1~13, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1~15 , kc0|scte|WideOr1~15, dds_and_nios_lab, 1
instance = comp, \kc0|scte|WideOr1 , kc0|scte|WideOr1, dds_and_nios_lab, 1
instance = comp, \kc0|oEventType[6] , kc0|oEventType[6], dds_and_nios_lab, 1
instance = comp, \kc0|oEventType[7]~feeder , kc0|oEventType[7]~feeder, dds_and_nios_lab, 1
instance = comp, \kc0|oEventType[7] , kc0|oEventType[7], dds_and_nios_lab, 1
instance = comp, \HOLDING_RIGHT_ARROW~0 , HOLDING_RIGHT_ARROW~0, dds_and_nios_lab, 1
instance = comp, \HOLDING_LEFT_ARROW~0 , HOLDING_LEFT_ARROW~0, dds_and_nios_lab, 1
instance = comp, \KEY[0]~input , KEY[0]~input, dds_and_nios_lab, 1
instance = comp, \sync_reset_from_key|sync_srl16_inferred[0]~0 , sync_reset_from_key|sync_srl16_inferred[0]~0, dds_and_nios_lab, 1
instance = comp, \sync_reset_from_key|sync_srl16_inferred[0] , sync_reset_from_key|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sync_reset_from_key|sync_srl16_inferred[1] , sync_reset_from_key|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_LEFT_ARROW|sync_srl16_inferred[0] , sync_HOLDING_LEFT_ARROW|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_LEFT_ARROW|sync_srl16_inferred[1]~feeder , sync_HOLDING_LEFT_ARROW|sync_srl16_inferred[1]~feeder, dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_LEFT_ARROW|sync_srl16_inferred[1] , sync_HOLDING_LEFT_ARROW|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \HOLDING_M~0 , HOLDING_M~0, dds_and_nios_lab, 1
instance = comp, \HOLDING_M~1 , HOLDING_M~1, dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_M|sync_srl16_inferred[0] , sync_HOLDING_M|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_M|sync_srl16_inferred[1] , sync_HOLDING_M|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~1 , Cursor_inst|Add4~1, dds_and_nios_lab, 1
instance = comp, \sync_reset_from_key_clk_40|sync_srl16_inferred[0]~0 , sync_reset_from_key_clk_40|sync_srl16_inferred[0]~0, dds_and_nios_lab, 1
instance = comp, \sync_reset_from_key_clk_40|sync_srl16_inferred[0] , sync_reset_from_key_clk_40|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sync_reset_from_key_clk_40|sync_srl16_inferred[1] , sync_reset_from_key_clk_40|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \HOLDING_RIGHT_ARROW~2 , HOLDING_RIGHT_ARROW~2, dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_RIGHT_ARROW|sync_srl16_inferred[0] , sync_HOLDING_RIGHT_ARROW|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_RIGHT_ARROW|sync_srl16_inferred[1]~feeder , sync_HOLDING_RIGHT_ARROW|sync_srl16_inferred[1]~feeder, dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_RIGHT_ARROW|sync_srl16_inferred[1] , sync_HOLDING_RIGHT_ARROW|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~61 , Cursor_inst|Add8~61, dds_and_nios_lab, 1
instance = comp, \HOLDING_UP_ARROW~0 , HOLDING_UP_ARROW~0, dds_and_nios_lab, 1
instance = comp, \HOLDING_RIGHT_ARROW~3 , HOLDING_RIGHT_ARROW~3, dds_and_nios_lab, 1
instance = comp, \HOLDING_DOWN_ARROW~0 , HOLDING_DOWN_ARROW~0, dds_and_nios_lab, 1
instance = comp, \HOLDING_DOWN_ARROW~1 , HOLDING_DOWN_ARROW~1, dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_DOWN_ARROW|sync_srl16_inferred[0] , sync_HOLDING_DOWN_ARROW|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_DOWN_ARROW|sync_srl16_inferred[1] , sync_HOLDING_DOWN_ARROW|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \HOLDING_UP_ARROW~1 , HOLDING_UP_ARROW~1, dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_UP_ARROW|sync_srl16_inferred[0] , sync_HOLDING_UP_ARROW|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_UP_ARROW|sync_srl16_inferred[1] , sync_HOLDING_UP_ARROW|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[8]~0 , Cursor_inst|debounce[8]~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[0] , Cursor_inst|debounce[0], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~57 , Cursor_inst|Add8~57, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[1] , Cursor_inst|debounce[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~53 , Cursor_inst|Add8~53, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[2] , Cursor_inst|debounce[2], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~49 , Cursor_inst|Add8~49, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[3] , Cursor_inst|debounce[3], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~1 , Cursor_inst|Add8~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[4] , Cursor_inst|debounce[4], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~65 , Cursor_inst|Add8~65, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[5] , Cursor_inst|debounce[5], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~69 , Cursor_inst|Add8~69, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[6] , Cursor_inst|debounce[6], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~73 , Cursor_inst|Add8~73, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[7] , Cursor_inst|debounce[7], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~45 , Cursor_inst|Add8~45, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[8] , Cursor_inst|debounce[8], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~77 , Cursor_inst|Add8~77, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[9] , Cursor_inst|debounce[9], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~81 , Cursor_inst|Add8~81, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[10] , Cursor_inst|debounce[10], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~5 , Cursor_inst|Add8~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[11] , Cursor_inst|debounce[11], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~21 , Cursor_inst|Add8~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[12] , Cursor_inst|debounce[12], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~25 , Cursor_inst|Add8~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[13] , Cursor_inst|debounce[13], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~29 , Cursor_inst|Add8~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[14] , Cursor_inst|debounce[14], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~33 , Cursor_inst|Add8~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[15] , Cursor_inst|debounce[15], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~37 , Cursor_inst|Add8~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[16] , Cursor_inst|debounce[16], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~41 , Cursor_inst|Add8~41, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[17] , Cursor_inst|debounce[17], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Equal1~1 , Cursor_inst|Equal1~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Equal1~2 , Cursor_inst|Equal1~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Equal1~3 , Cursor_inst|Equal1~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~9 , Cursor_inst|Add8~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[18] , Cursor_inst|debounce[18], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~13 , Cursor_inst|Add8~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[19] , Cursor_inst|debounce[19], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add8~17 , Cursor_inst|Add8~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|debounce[20] , Cursor_inst|debounce[20], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Equal1~0 , Cursor_inst|Equal1~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Equal1~4 , Cursor_inst|Equal1~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[6]~0 , Cursor_inst|cur_X[6]~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[0] , Cursor_inst|cur_X[0], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~5 , Cursor_inst|Add4~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[1] , Cursor_inst|cur_X[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~9 , Cursor_inst|Add4~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[2] , Cursor_inst|cur_X[2], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~21 , Cursor_inst|Add4~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[3] , Cursor_inst|cur_X[3], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~25 , Cursor_inst|Add4~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[4]~feeder , Cursor_inst|cur_X[4]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[4] , Cursor_inst|cur_X[4], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~29 , Cursor_inst|Add4~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[5] , Cursor_inst|cur_X[5], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~33 , Cursor_inst|Add4~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[6] , Cursor_inst|cur_X[6], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[16] , U0|mouse_pos|read_mux_out[16], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[16] , U0|mouse_pos|readdata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[16] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][16] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~7 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][16]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|always0~0 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][16] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|always4~0 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|always4~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_valid , U0|mm_interconnect_0|crosser_024|clock_xer|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[16]~113 , U0|mm_interconnect_0|rsp_mux|src_data[16]~113, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[16]~feeder , U0|audio|out_data_audio|data_out[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[16] , U0|audio|out_data_audio|data_out[16], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[16] , U0|audio|out_data_audio|readdata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[16] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][16] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~11 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][16] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[16]~116 , U0|mm_interconnect_0|rsp_mux|src_data[16]~116, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][16] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[16]~115 , U0|mm_interconnect_0|rsp_mux|src_data[16]~115, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[16]~feeder , U0|audio|data_fregen|data_out[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[16] , U0|audio|data_fregen|data_out[16], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[16] , U0|audio|data_fregen|readdata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[16] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][16] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~11 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][16]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][16] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[16]~117 , U0|mm_interconnect_0|rsp_mux|src_data[16]~117, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[16]~feeder , U0|dds_increment|data_out[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[16] , U0|dds_increment|data_out[16], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[16] , U0|dds_increment|readdata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[16] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[38]~feeder , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|always1~7 , U0|mm_interconnect_0|router|always1~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[134]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[134]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[134] , U0|mm_interconnect_0|limiter_pipeline|core|data0[134], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[134] , U0|mm_interconnect_0|limiter_pipeline|core|data1[134], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , U0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|waitrequest_reset_override~feeder , U0|mm_interconnect_0|keyboard_keys_s1_translator|waitrequest_reset_override~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|waitrequest_reset_override , U0|mm_interconnect_0|keyboard_keys_s1_translator|waitrequest_reset_override, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[69]~feeder , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[69]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter[1]~DUPLICATE , U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent|m0_write~0 , U0|mm_interconnect_0|keyboard_keys_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|keyboard_keys_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_waitrequest_generated~0 , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_waitrequest_generated~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|keyboard_keys_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|keyboard_keys_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_023|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_023|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|keyboard_keys_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_023|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[0]~2 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_taken~1 , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_taken~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_008|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[38]~feeder , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \HOLDING_1~0 , HOLDING_1~0, dds_and_nios_lab, 1
instance = comp, \HOLDING_1~1 , HOLDING_1~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39]~feeder , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[16] , U0|keyboard_keys|read_mux_out[16], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[16] , U0|keyboard_keys|readdata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[16]~DUPLICATE , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[16]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[16] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][16] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~6 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|always0~0 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][16] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|always4~0 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|always4~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_valid , U0|mm_interconnect_0|crosser_023|clock_xer|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[16]~112 , U0|mm_interconnect_0|rsp_mux|src_data[16]~112, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector0~1 , U0|vga|alt_vip_vfr_0|slave|Selector0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux26~0 , U0|vga|alt_vip_vfr_0|slave|Mux26~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector2~1 , U0|vga|alt_vip_vfr_0|slave|Selector2~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][16]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux15~3 , U0|vga|alt_vip_vfr_0|slave|Mux15~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector2~2 , U0|vga|alt_vip_vfr_0|slave|Selector2~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector0~6 , U0|vga|alt_vip_vfr_0|slave|Selector0~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][16]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][16]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux15~0 , U0|vga|alt_vip_vfr_0|slave|Mux15~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux15~2 , U0|vga|alt_vip_vfr_0|slave|Mux15~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][16] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux15~1 , U0|vga|alt_vip_vfr_0|slave|Mux15~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector0~0 , U0|vga|alt_vip_vfr_0|slave|Selector0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector2~0 , U0|vga|alt_vip_vfr_0|slave|Selector2~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector2~3 , U0|vga|alt_vip_vfr_0|slave|Selector2~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[16] , U0|vga|alt_vip_vfr_0|slave|av_readdata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][16] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~11 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][16]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][16] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[12] , U0|color_change_out|data_out[12], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[16] , U0|color_change_data|read_mux_out[16], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[16] , U0|color_change_data|readdata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[16] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[16]~114 , U0|mm_interconnect_0|rsp_mux|src_data[16]~114, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[16]~118 , U0|mm_interconnect_0|rsp_mux|src_data[16]~118, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[16] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[16] , U0|cpu|d_readdata_d1[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[16] , U0|cpu|A_slow_inst_result[16], dds_and_nios_lab, 1
instance = comp, \rtl~31 , rtl~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~29 , U0|cpu|A_shift_rot_result~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[16] , U0|cpu|A_shift_rot_result[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[16]~69 , U0|cpu|A_wr_data_unfiltered[16]~69, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[16]~feeder , U0|cpu|A_inst_result[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[16] , U0|cpu|A_inst_result[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[16]~70 , U0|cpu|A_wr_data_unfiltered[16]~70, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[17]~64 , U0|cpu|D_src2_reg[17]~64, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[17] , U0|cpu|E_src2_reg[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[17] , U0|cpu|M_st_data[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[17] , U0|cpu|A_st_data[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[17]~9 , U0|cpu|M_dc_st_data[17]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[17] , U0|cpu|A_dc_st_data[17], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~37 , Cursor_inst|Add4~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[7]~feeder , Cursor_inst|cur_X[7]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[7] , Cursor_inst|cur_X[7], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[17] , U0|mouse_pos|read_mux_out[17], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[17] , U0|mouse_pos|readdata[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[17] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[17]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][17] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~5 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][17]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][17] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[17]~92 , U0|mm_interconnect_0|rsp_mux|src_data[17]~92, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[17]~feeder , U0|audio|data_fregen|data_out[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[17] , U0|audio|data_fregen|data_out[17], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[17] , U0|audio|data_fregen|readdata[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[17] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[17]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][17] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~9 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][17]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][17] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[17]~89 , U0|mm_interconnect_0|rsp_mux|src_data[17]~89, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[17] , U0|dds_increment|data_out[17], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[17] , U0|dds_increment|readdata[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[17] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[17]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[17]~91 , U0|mm_interconnect_0|rsp_mux|src_data[17]~91, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[17]~88 , U0|mm_interconnect_0|rsp_mux|src_data[17]~88, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[17] , U0|div_freq|data_out[17], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[17] , U0|div_freq|readdata[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[17] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[17]~feeder , U0|audio|out_data_audio|data_out[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[17] , U0|audio|out_data_audio|data_out[17], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[17] , U0|audio|out_data_audio|readdata[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[17]~DUPLICATE , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[17]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[17]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[17] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][17] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~9 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][17] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[17]~90 , U0|mm_interconnect_0|rsp_mux|src_data[17]~90, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][17]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux14~2 , U0|vga|alt_vip_vfr_0|slave|Mux14~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][17]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux14~1 , U0|vga|alt_vip_vfr_0|slave|Mux14~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector1~0 , U0|vga|alt_vip_vfr_0|slave|Selector1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector1~1 , U0|vga|alt_vip_vfr_0|slave|Selector1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux14~3 , U0|vga|alt_vip_vfr_0|slave|Mux14~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector1~2 , U0|vga|alt_vip_vfr_0|slave|Selector1~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][17]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][17]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][17] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux14~0 , U0|vga|alt_vip_vfr_0|slave|Mux14~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector1~3 , U0|vga|alt_vip_vfr_0|slave|Selector1~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[17] , U0|vga|alt_vip_vfr_0|slave|av_readdata[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[17]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][17] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~9 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][17]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][17] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[17]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[13] , U0|color_change_out|data_out[13], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[17] , U0|color_change_data|read_mux_out[17], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[17] , U0|color_change_data|readdata[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[17] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[17]~93 , U0|mm_interconnect_0|rsp_mux|src_data[17]~93, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[17]~94 , U0|mm_interconnect_0|rsp_mux|src_data[17]~94, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[17] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[17] , U0|cpu|d_readdata_d1[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[17]~14 , U0|cpu|dc_data_wr_port_data[17]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[23]~feeder , U0|cpu|A_dc_rd_data[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[23] , U0|cpu|A_dc_rd_data[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[23]~feeder , U0|cpu|A_dc_xfer_wr_data[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[23] , U0|cpu|A_dc_xfer_wr_data[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[31]~50 , U0|cpu|d_writedata_nxt[31]~50, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[31]~51 , U0|cpu|d_writedata_nxt[31]~51, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[31] , U0|cpu|d_writedata[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[31]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[31] , U0|mm_interconnect_0|limiter_pipeline|core|data0[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[31] , U0|mm_interconnect_0|limiter_pipeline|core|data1[31], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[31] , U0|dds_increment|data_out[31], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[31] , U0|dds_increment|readdata[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[31] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[31]~feeder , U0|audio|out_data_audio|data_out[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[31] , U0|audio|out_data_audio|data_out[31], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[31] , U0|audio|out_data_audio|readdata[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[31] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][31] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~5 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][31]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][31] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[31] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[31] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[31]~58 , U0|mm_interconnect_0|rsp_mux|src_data[31]~58, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[31]~56 , U0|mm_interconnect_0|rsp_mux|src_data[31]~56, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[31] , U0|div_freq|data_out[31], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[31] , U0|div_freq|readdata[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[31] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|div_freq_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[31]~feeder , U0|audio|data_fregen|data_out[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[31] , U0|audio|data_fregen|data_out[31], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[31] , U0|audio|data_fregen|readdata[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[31] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][31] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~5 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][31]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][31] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[31] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[31] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[31]~57 , U0|mm_interconnect_0|rsp_mux|src_data[31]~57, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][31]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][31]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][31]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][31]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~16 , U0|vga|alt_vip_vfr_0|slave|av_readdata~16, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~14 , U0|vga|alt_vip_vfr_0|slave|av_readdata~14, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][31]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][31]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][31]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~13 , U0|vga|alt_vip_vfr_0|slave|av_readdata~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][31]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][31]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~12 , U0|vga|alt_vip_vfr_0|slave|av_readdata~12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][31] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~15 , U0|vga|alt_vip_vfr_0|slave|av_readdata~15, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~17 , U0|vga|alt_vip_vfr_0|slave|av_readdata~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[31] , U0|vga|alt_vip_vfr_0|slave|av_readdata[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][31] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~5 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][31] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[31] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[31] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[31] , U0|color_change_data|read_mux_out[31], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[31] , U0|color_change_data|readdata[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[31] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[31]~60 , U0|mm_interconnect_0|rsp_mux|src_data[31]~60, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[31] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[31] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[31] , U0|color_change_out|data_out[31], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|readdata[31] , U0|color_change_out|readdata[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[31] , U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[31]~59 , U0|mm_interconnect_0|rsp_mux|src_data[31]~59, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[31]~61 , U0|mm_interconnect_0|rsp_mux|src_data[31]~61, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[31] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[31]~feeder , U0|cpu|d_readdata_d1[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[31] , U0|cpu|d_readdata_d1[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~6 , U0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[15] , U0|cpu|A_slow_inst_result[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[15]~feeder , U0|cpu|A_inst_result[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[15] , U0|cpu|A_inst_result[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[15]~71 , U0|cpu|A_wr_data_unfiltered[15]~71, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[15]~73 , U0|cpu|A_wr_data_unfiltered[15]~73, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[19]~67 , U0|cpu|D_src2_reg[19]~67, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[19]~26 , U0|cpu|D_src2_reg[19]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[19]~68 , U0|cpu|D_src2_reg[19]~68, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[19] , U0|cpu|E_src2_reg[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[19] , U0|cpu|M_st_data[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[19] , U0|cpu|A_st_data[19], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[19] , U0|color_change_out|data_out[19], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[23] , U0|color_change_data|read_mux_out[23], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[23] , U0|color_change_data|readdata[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][19]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][19]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][19]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~58 , U0|vga|alt_vip_vfr_0|slave|av_readdata~58, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][19]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~56 , U0|vga|alt_vip_vfr_0|slave|av_readdata~56, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][19]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][19]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~54 , U0|vga|alt_vip_vfr_0|slave|av_readdata~54, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][19]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][19]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][19]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][19] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~55 , U0|vga|alt_vip_vfr_0|slave|av_readdata~55, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~57 , U0|vga|alt_vip_vfr_0|slave|av_readdata~57, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~59 , U0|vga|alt_vip_vfr_0|slave|av_readdata~59, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[19] , U0|vga|alt_vip_vfr_0|slave|av_readdata[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][19] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~23 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~23, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][19]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][19] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[19]~206 , U0|mm_interconnect_0|rsp_mux|src_data[19]~206, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[15] , U0|color_change_out|data_out[15], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[19] , U0|color_change_data|read_mux_out[19], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[19] , U0|color_change_data|readdata[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[19] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[19] , U0|audio|data_fregen|data_out[19], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[19] , U0|audio|data_fregen|readdata[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[19] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][19] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~23 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~23, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][19]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][19] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[19]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[19] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[19] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][19] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[19]~210 , U0|mm_interconnect_0|rsp_mux|src_data[19]~210, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[19]~211 , U0|mm_interconnect_0|rsp_mux|src_data[19]~211, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[19]~feeder , U0|audio|out_data_audio|data_out[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[19] , U0|audio|out_data_audio|data_out[19], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[19] , U0|audio|out_data_audio|readdata[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[19] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][19] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~23 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~23, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][19]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][19] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[19]~207 , U0|mm_interconnect_0|rsp_mux|src_data[19]~207, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[19] , U0|dds_increment|data_out[19], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[19] , U0|dds_increment|readdata[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[19] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[19], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~13 , Cursor_inst|Add4~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[8]~feeder , Cursor_inst|cur_X[8]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[8] , Cursor_inst|cur_X[8], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add4~17 , Cursor_inst|Add4~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[9] , Cursor_inst|cur_X[9], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[19] , U0|mouse_pos|read_mux_out[19], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[19] , U0|mouse_pos|readdata[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[19] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][19] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~14 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][19] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[19]~209 , U0|mm_interconnect_0|rsp_mux|src_data[19]~209, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[19]~feeder , U0|div_freq|data_out[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[19] , U0|div_freq|data_out[19], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[19] , U0|div_freq|readdata[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[19] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[19]~208 , U0|mm_interconnect_0|rsp_mux|src_data[19]~208, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[19]~212 , U0|mm_interconnect_0|rsp_mux|src_data[19]~212, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[19]~213 , U0|mm_interconnect_0|rsp_mux|src_data[19]~213, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[19] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[19] , U0|cpu|d_readdata_d1[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[19]~23 , U0|cpu|M_dc_st_data[19]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[19] , U0|cpu|A_dc_st_data[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[19]~28 , U0|cpu|dc_data_wr_port_data[19]~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[22] , U0|cpu|A_dc_rd_data[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[22]~feeder , U0|cpu|A_dc_xfer_wr_data[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[22] , U0|cpu|A_dc_xfer_wr_data[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[30]~62 , U0|cpu|d_writedata_nxt[30]~62, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[30]~63 , U0|cpu|d_writedata_nxt[30]~63, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[30] , U0|cpu|d_writedata[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[30]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[30]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[30] , U0|mm_interconnect_0|limiter_pipeline|core|data0[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[30] , U0|mm_interconnect_0|limiter_pipeline|core|data1[30], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[30] , U0|dds_increment|data_out[30], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[30] , U0|dds_increment|readdata[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[30] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[30] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[30] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[30]~247 , U0|mm_interconnect_0|rsp_mux|src_data[30]~247, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[30]~feeder , U0|audio|out_data_audio|data_out[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[30] , U0|audio|out_data_audio|data_out[30], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[30] , U0|audio|out_data_audio|readdata[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[30] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[30]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][30] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~28 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][30]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][30] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[30] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[30] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[30]~feeder , U0|div_freq|data_out[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[30] , U0|div_freq|data_out[30], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[30] , U0|div_freq|readdata[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[30] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[30]~246 , U0|mm_interconnect_0|rsp_mux|src_data[30]~246, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[30] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[30] , U0|audio|data_fregen|data_out[30], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[30] , U0|audio|data_fregen|readdata[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[30]~DUPLICATE , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[30]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[30]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[30] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][30] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~28 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][30] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[30] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[30] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[30]~250 , U0|mm_interconnect_0|rsp_mux|src_data[30]~250, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][30]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~70 , U0|vga|alt_vip_vfr_0|slave|av_readdata~70, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][30]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~68 , U0|vga|alt_vip_vfr_0|slave|av_readdata~68, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][30]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~67 , U0|vga|alt_vip_vfr_0|slave|av_readdata~67, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][30]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][30]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][30]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][30] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~66 , U0|vga|alt_vip_vfr_0|slave|av_readdata~66, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~69 , U0|vga|alt_vip_vfr_0|slave|av_readdata~69, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~71 , U0|vga|alt_vip_vfr_0|slave|av_readdata~71, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[30] , U0|vga|alt_vip_vfr_0|slave|av_readdata[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[30]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][30] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~28 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][30]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][30] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[30] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[30] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[30] , U0|color_change_out|data_out[30], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|readdata[30] , U0|color_change_out|readdata[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[30] , U0|mm_interconnect_0|color_change_out_s1_translator|av_readdata_pre[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[30]~248 , U0|mm_interconnect_0|rsp_mux|src_data[30]~248, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[30]~251 , U0|mm_interconnect_0|rsp_mux|src_data[30]~251, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[30] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[30] , U0|cpu|d_readdata_d1[30], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[10] , U0|color_change_out|data_out[10], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[14] , U0|color_change_data|read_mux_out[14], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[14] , U0|color_change_data|readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[14] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][14]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux17~0 , U0|vga|alt_vip_vfr_0|slave|Mux17~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux17~2 , U0|vga|alt_vip_vfr_0|slave|Mux17~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][14]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux17~1 , U0|vga|alt_vip_vfr_0|slave|Mux17~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector4~0 , U0|vga|alt_vip_vfr_0|slave|Selector4~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector4~1 , U0|vga|alt_vip_vfr_0|slave|Selector4~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][14]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][14] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux17~3 , U0|vga|alt_vip_vfr_0|slave|Mux17~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector4~2 , U0|vga|alt_vip_vfr_0|slave|Selector4~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector4~3 , U0|vga|alt_vip_vfr_0|slave|Selector4~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[14] , U0|vga|alt_vip_vfr_0|slave|av_readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][14] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~31 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~31, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][14] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[14]~271 , U0|mm_interconnect_0|rsp_mux|src_data[14]~271, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[14] , U0|color_change_out|data_out[14], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[18] , U0|color_change_data|read_mux_out[18], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[18] , U0|color_change_data|readdata[18], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[14] , U0|mouse_pos|read_mux_out[14], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[14]~feeder , U0|mouse_pos|readdata[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[14] , U0|mouse_pos|readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[14] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][14] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~19 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][14]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][14] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[14]~270 , U0|mm_interconnect_0|rsp_mux|src_data[14]~270, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[14] , U0|div_freq|data_out[14], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[14] , U0|div_freq|readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[14] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~14 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[14]~268 , U0|mm_interconnect_0|rsp_mux|src_data[14]~268, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[14] , U0|audio|out_data_audio|data_out[14], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[14] , U0|audio|out_data_audio|readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[14] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][14] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~31 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~31, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][14]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][14] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data~4 , U0|mm_interconnect_0|router|src_data~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~5 , U0|mm_interconnect_0|router|src_data[99]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_channel[11]~0 , U0|mm_interconnect_0|router|src_channel[11]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[130]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[130]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[130] , U0|mm_interconnect_0|limiter_pipeline|core|data0[130], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[130] , U0|mm_interconnect_0|limiter_pipeline|core|data1[130], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_wr_strobe~0 , U0|timer|period_l_wr_strobe~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|timer_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|timer_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[15]~1 , U0|timer|period_l_register[15]~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal6~0 , U0|timer|Equal6~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_wr_strobe~1 , U0|timer|period_l_wr_strobe~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_wr_strobe , U0|timer|period_l_wr_strobe, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[15] , U0|timer|period_l_register[15], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[6]~5 , U0|timer|period_l_register[6]~5, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[6] , U0|timer|period_l_register[6], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[0]~8 , U0|timer|period_l_register[0]~8, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[0] , U0|timer|period_l_register[0], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter~8 , U0|timer|internal_counter~8, dds_and_nios_lab, 1
instance = comp, \U0|timer|force_reload~0 , U0|timer|force_reload~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|force_reload~DUPLICATE , U0|timer|force_reload~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_is_running~0 , U0|timer|counter_is_running~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|control_wr_strobe , U0|timer|control_wr_strobe, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[4]~feeder , U0|timer|period_h_register[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal6~1 , U0|timer|Equal6~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_wr_strobe , U0|timer|period_h_wr_strobe, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[4] , U0|timer|period_h_register[4], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[20]~DUPLICATE , U0|timer|internal_counter[20]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal0~1 , U0|timer|Equal0~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~9 , U0|timer|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~13 , U0|timer|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[8]~feeder , U0|cpu|M_st_data[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[8] , U0|cpu|M_st_data[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[8] , U0|cpu|A_st_data[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[8]~16 , U0|cpu|d_writedata_nxt[8]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[8]~17 , U0|cpu|d_writedata_nxt[8]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[8] , U0|cpu|d_writedata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[8]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[8] , U0|mm_interconnect_0|limiter_pipeline|core|data0[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[8] , U0|mm_interconnect_0|limiter_pipeline|core|data1[8], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[8] , U0|timer|period_h_register[8], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[24] , U0|timer|internal_counter[24], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~17 , U0|timer|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[9] , U0|timer|period_h_register[9], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[25] , U0|timer|internal_counter[25], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~25 , U0|timer|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[10]~feeder , U0|timer|period_h_register[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[10] , U0|timer|period_h_register[10], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[26] , U0|timer|internal_counter[26], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~121 , U0|timer|Add0~121, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[11]~feeder , U0|timer|period_h_register[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[11] , U0|timer|period_h_register[11], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[27] , U0|timer|internal_counter[27], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~125 , U0|timer|Add0~125, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[12]~feeder , U0|timer|period_h_register[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[12] , U0|timer|period_h_register[12], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[28] , U0|timer|internal_counter[28], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~21 , U0|timer|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[13] , U0|timer|period_h_register[13], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[29] , U0|timer|internal_counter[29], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~61 , U0|timer|Add0~61, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[14]~feeder , U0|timer|period_h_register[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[14] , U0|timer|period_h_register[14], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[30] , U0|timer|internal_counter[30], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~69 , U0|timer|Add0~69, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[15] , U0|timer|period_h_register[15], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[31] , U0|timer|internal_counter[31], dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal0~2 , U0|timer|Equal0~2, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[6]~DUPLICATE , U0|timer|internal_counter[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[9]~DUPLICATE , U0|timer|internal_counter[9]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal0~3 , U0|timer|Equal0~3, dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal0~4 , U0|timer|Equal0~4, dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal0~5 , U0|timer|Equal0~5, dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal0~6 , U0|timer|Equal0~6, dds_and_nios_lab, 1
instance = comp, \U0|timer|control_register[1]~feeder , U0|timer|control_register[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|control_register[1] , U0|timer|control_register[1], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_is_running~1 , U0|timer|counter_is_running~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_is_running , U0|timer|counter_is_running, dds_and_nios_lab, 1
instance = comp, \U0|timer|always0~1 , U0|timer|always0~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[0] , U0|timer|internal_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~117 , U0|timer|Add0~117, dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~113 , U0|timer|Add0~113, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[1]~7 , U0|timer|period_l_register[1]~7, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[1]~DUPLICATE , U0|timer|period_l_register[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter~7 , U0|timer|internal_counter~7, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[1] , U0|timer|internal_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~109 , U0|timer|Add0~109, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[2]~6 , U0|timer|period_l_register[2]~6, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[2] , U0|timer|period_l_register[2], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter~6 , U0|timer|internal_counter~6, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[2] , U0|timer|internal_counter[2], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~57 , U0|timer|Add0~57, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[3]~0 , U0|timer|period_l_register[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[3] , U0|timer|period_l_register[3], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter~0 , U0|timer|internal_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[3] , U0|timer|internal_counter[3], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~5 , U0|timer|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[4]~feeder , U0|timer|period_l_register[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[4] , U0|timer|period_l_register[4], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[4] , U0|timer|internal_counter[4], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~1 , U0|timer|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[5]~DUPLICATE , U0|timer|period_l_register[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[5] , U0|timer|internal_counter[5], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~105 , U0|timer|Add0~105, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter~5 , U0|timer|internal_counter~5, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[6] , U0|timer|internal_counter[6], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~29 , U0|timer|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[7] , U0|timer|period_l_register[7], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[7] , U0|timer|internal_counter[7], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~101 , U0|timer|Add0~101, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[8]~4 , U0|timer|period_l_register[8]~4, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[8]~DUPLICATE , U0|timer|period_l_register[8]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter~4 , U0|timer|internal_counter~4, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[8] , U0|timer|internal_counter[8], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~97 , U0|timer|Add0~97, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[9]~3 , U0|timer|period_l_register[9]~3, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[9] , U0|timer|period_l_register[9], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter~3 , U0|timer|internal_counter~3, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[9] , U0|timer|internal_counter[9], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~81 , U0|timer|Add0~81, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[10]~feeder , U0|timer|period_l_register[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[10] , U0|timer|period_l_register[10], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[10] , U0|timer|internal_counter[10], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~85 , U0|timer|Add0~85, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[11] , U0|timer|period_l_register[11], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[11] , U0|timer|internal_counter[11], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~65 , U0|timer|Add0~65, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[12]~feeder , U0|timer|period_l_register[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[12] , U0|timer|period_l_register[12], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[12] , U0|timer|internal_counter[12], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~33 , U0|timer|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[13]~feeder , U0|timer|period_l_register[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[13]~DUPLICATE , U0|timer|period_l_register[13]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[13] , U0|timer|internal_counter[13], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~93 , U0|timer|Add0~93, dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~89 , U0|timer|Add0~89, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter~1 , U0|timer|internal_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[15] , U0|timer|internal_counter[15], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~73 , U0|timer|Add0~73, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[0] , U0|timer|period_h_register[0], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[16] , U0|timer|internal_counter[16], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~77 , U0|timer|Add0~77, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[1] , U0|timer|period_h_register[1], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[17] , U0|timer|internal_counter[17], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~37 , U0|timer|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[2] , U0|timer|period_h_register[2], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[18] , U0|timer|internal_counter[18], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~41 , U0|timer|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[3] , U0|timer|period_h_register[3], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[19] , U0|timer|internal_counter[19], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~45 , U0|timer|Add0~45, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[20] , U0|timer|internal_counter[20], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~49 , U0|timer|Add0~49, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[5] , U0|timer|period_h_register[5], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[21] , U0|timer|internal_counter[21], dds_and_nios_lab, 1
instance = comp, \U0|timer|Add0~53 , U0|timer|Add0~53, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[6]~DUPLICATE , U0|timer|period_h_register[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[22] , U0|timer|internal_counter[22], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[7]~feeder , U0|timer|period_h_register[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[7] , U0|timer|period_h_register[7], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[23] , U0|timer|internal_counter[23], dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal0~0 , U0|timer|Equal0~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|force_reload , U0|timer|force_reload, dds_and_nios_lab, 1
instance = comp, \U0|timer|always0~0 , U0|timer|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[14]~2 , U0|timer|period_l_register[14]~2, dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[14] , U0|timer|period_l_register[14], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter~2 , U0|timer|internal_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[14] , U0|timer|internal_counter[14], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[14]~8 , U0|timer|counter_snapshot[14]~8, dds_and_nios_lab, 1
instance = comp, \U0|timer|snap_strobe~0 , U0|timer|snap_strobe~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[14] , U0|timer|counter_snapshot[14], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[30] , U0|timer|counter_snapshot[30], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[14]~8 , U0|timer|read_mux_out[14]~8, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[14] , U0|timer|readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[14]~274 , U0|mm_interconnect_0|rsp_mux|src_data[14]~274, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[14]~feeder , U0|audio|data_fregen|data_out[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[14] , U0|audio|data_fregen|data_out[14], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[14] , U0|audio|data_fregen|readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[14] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][14] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~31 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~31, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][14] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|woverflow~0 , U0|jtag_uart|woverflow~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|woverflow , U0|jtag_uart|woverflow, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[14]~273 , U0|mm_interconnect_0|rsp_mux|src_data[14]~273, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[14]~275 , U0|mm_interconnect_0|rsp_mux|src_data[14]~275, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[14] , U0|dds_increment|data_out[14], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[14] , U0|dds_increment|readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[14] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \HOLDING_3~0 , HOLDING_3~0, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[14] , U0|keyboard_keys|read_mux_out[14], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[14] , U0|keyboard_keys|readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[14] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][14] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~16 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][14] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[14]~269 , U0|mm_interconnect_0|rsp_mux|src_data[14]~269, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[14]~276 , U0|mm_interconnect_0|rsp_mux|src_data[14]~276, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[14] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[14] , U0|cpu|d_readdata_d1[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~7 , U0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[14] , U0|cpu|A_slow_inst_result[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[14]~feeder , U0|cpu|A_inst_result[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[14] , U0|cpu|A_inst_result[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[30]~feeder , U0|cpu|A_inst_result[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[30] , U0|cpu|A_inst_result[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[14]~74 , U0|cpu|A_wr_data_unfiltered[14]~74, dds_and_nios_lab, 1
instance = comp, \rtl~17 , rtl~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~31 , U0|cpu|A_shift_rot_result~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[14] , U0|cpu|A_shift_rot_result[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[14]~75 , U0|cpu|A_wr_data_unfiltered[14]~75, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[14]~76 , U0|cpu|A_wr_data_unfiltered[14]~76, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[14] , U0|cpu|W_wr_data[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[14]~31 , U0|cpu|D_src1_reg[14]~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[14] , U0|cpu|E_src1[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[12] , U0|cpu|D_pc[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~20 , U0|cpu|F_pc_nxt~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~21 , U0|cpu|F_pc_nxt~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[12]~21 , U0|cpu|M_pipe_flush_waddr_nxt[12]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[14] , U0|cpu|E_pcb[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[12] , U0|cpu|M_pipe_flush_waddr[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[12] , U0|cpu|F_pc[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~97 , U0|cpu|Add3~97, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~28 , U0|cpu|F_pc_nxt~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~29 , U0|cpu|F_pc_nxt~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[13]~25 , U0|cpu|M_pipe_flush_waddr_nxt[13]~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[15] , U0|cpu|E_pcb[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[13] , U0|cpu|M_pipe_flush_waddr[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[13] , U0|cpu|F_pc[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~101 , U0|cpu|Add3~101, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[14]~26 , U0|cpu|M_pipe_flush_waddr_nxt[14]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[14]~DUPLICATE , U0|cpu|D_pc[14]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[16] , U0|cpu|E_pcb[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[14] , U0|cpu|M_pipe_flush_waddr[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[14] , U0|cpu|F_pc[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[14] , U0|cpu|D_pc[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~30 , U0|cpu|F_pc_nxt~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~31 , U0|cpu|F_pc_nxt~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[14]~DUPLICATE , U0|cpu|F_pc[14]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~85 , U0|cpu|Add3~85, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[15] , U0|cpu|D_pc_plus_one[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[15] , U0|cpu|D_pc[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~22 , U0|cpu|F_pc_nxt~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~23 , U0|cpu|F_pc_nxt~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[15] , U0|cpu|E_extra_pc[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[15]~22 , U0|cpu|M_pipe_flush_waddr_nxt[15]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[17] , U0|cpu|E_pcb[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[15] , U0|cpu|M_pipe_flush_waddr[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[15] , U0|cpu|F_pc[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~73 , U0|cpu|Add3~73, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~16 , U0|cpu|F_pc_nxt~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~17 , U0|cpu|F_pc_nxt~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[16]~19 , U0|cpu|M_pipe_flush_waddr_nxt[16]~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[18] , U0|cpu|E_pcb[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[16] , U0|cpu|M_pipe_flush_waddr[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[16] , U0|cpu|F_pc[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add3~77 , U0|cpu|Add3~77, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[17] , U0|cpu|D_pc_plus_one[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[23]~DUPLICATE , U0|cpu|D_iw[23]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[17] , U0|cpu|D_pc[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~18 , U0|cpu|F_pc_nxt~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~19 , U0|cpu|F_pc_nxt~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[17]~20 , U0|cpu|M_pipe_flush_waddr_nxt[17]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[19]~feeder , U0|cpu|E_pcb[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[19] , U0|cpu|E_pcb[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[17] , U0|cpu|M_pipe_flush_waddr[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[17] , U0|cpu|F_pc[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[18] , U0|cpu|D_pc_plus_one[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[18] , U0|cpu|E_extra_pc[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[20]~17 , U0|cpu|E_alu_result[20]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[20]~35 , U0|cpu|D_src2_reg[20]~35, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[20]~14 , U0|cpu|D_src2[20]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[20]~15 , U0|cpu|D_src2[20]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[20]~DUPLICATE , U0|cpu|E_src2[20]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[20] , U0|cpu|M_src2[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[20] , U0|cpu|A_mul_src2[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[4] , U0|cpu|A_mul_src2[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[13]~feeder , U0|cpu|A_mul_partial_prod[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[13] , U0|cpu|A_mul_partial_prod[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[13] , U0|cpu|A_mul_result[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[13]~DUPLICATE , U0|cpu|A_mul_result[13]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \rtl~18 , rtl~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~26 , U0|cpu|A_shift_rot_result~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[13] , U0|cpu|A_shift_rot_result[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[13]~62 , U0|cpu|A_wr_data_unfiltered[13]~62, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[13]~63 , U0|cpu|A_wr_data_unfiltered[13]~63, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[16] , U0|cpu|W_wr_data[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[16]~60 , U0|cpu|D_src2_reg[16]~60, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[16]~63 , U0|cpu|D_src2_reg[16]~63, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[16] , U0|cpu|E_src2_reg[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[16] , U0|cpu|M_st_data[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[16]~11 , U0|cpu|M_dc_st_data[16]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[16] , U0|cpu|A_dc_st_data[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[16] , U0|cpu|A_st_data[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[16]~16 , U0|cpu|dc_data_wr_port_data[16]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[21] , U0|cpu|A_dc_rd_data[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[21]~feeder , U0|cpu|A_dc_xfer_wr_data[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[21] , U0|cpu|A_dc_xfer_wr_data[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[16]~32 , U0|cpu|d_writedata_nxt[16]~32, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[16]~33 , U0|cpu|d_writedata_nxt[16]~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[16] , U0|cpu|d_writedata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[16]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[16] , U0|mm_interconnect_0|limiter_pipeline|core|data0[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[16] , U0|mm_interconnect_0|limiter_pipeline|core|data1[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~12 , U0|mm_interconnect_0|cmd_mux_006|src_payload~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[16] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[19]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[19] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~10 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[16] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[16]~9 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[16]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[23] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][23] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[23]~41 , U0|mm_interconnect_0|rsp_mux|src_data[23]~41, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[23] , U0|audio|out_data_audio|data_out[23], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[23] , U0|audio|out_data_audio|readdata[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[23] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][23] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~3 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][23] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[23] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[23] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[23]~feeder , U0|dds_increment|data_out[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[23] , U0|dds_increment|data_out[23], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[23] , U0|dds_increment|readdata[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[23] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[23]~43 , U0|mm_interconnect_0|rsp_mux|src_data[23]~43, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~10 , U0|vga|alt_vip_vfr_0|slave|av_readdata~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~8 , U0|vga|alt_vip_vfr_0|slave|av_readdata~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][23]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][23]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~7 , U0|vga|alt_vip_vfr_0|slave|av_readdata~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][23]~DUPLICATE , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][23]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][23]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~6 , U0|vga|alt_vip_vfr_0|slave|av_readdata~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~9 , U0|vga|alt_vip_vfr_0|slave|av_readdata~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata~11 , U0|vga|alt_vip_vfr_0|slave|av_readdata~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[23] , U0|vga|alt_vip_vfr_0|slave|av_readdata[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][23] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~3 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][23]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][23] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[23] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[23] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[23] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[23]~45 , U0|mm_interconnect_0|rsp_mux|src_data[23]~45, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[23]~feeder , U0|div_freq|data_out[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[23] , U0|div_freq|data_out[23], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[23] , U0|div_freq|readdata[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[23] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[23] , U0|audio|data_fregen|data_out[23], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[23] , U0|audio|data_fregen|readdata[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[23] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][23] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~3 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][23]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][23] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[23] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[23] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[23]~42 , U0|mm_interconnect_0|rsp_mux|src_data[23]~42, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[23] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[23] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[23]~44 , U0|mm_interconnect_0|rsp_mux|src_data[23]~44, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[23]~46 , U0|mm_interconnect_0|rsp_mux|src_data[23]~46, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[23] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[23] , U0|cpu|d_readdata_d1[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[0] , U0|cpu|A_mem_baddr[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld16 , U0|cpu|M_ctrl_ld16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_ld16 , U0|cpu|A_ctrl_ld16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_data_sign_bit~0 , U0|cpu|A_slow_ld_data_sign_bit~0, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[7] , U0|div_freq|data_out[7], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[7] , U0|div_freq|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[7] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[4]~0 , Cursor_inst|cur_Y[4]~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[7] , Cursor_inst|cur_Y[7], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~42 , Cursor_inst|Add7~42, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~1 , Cursor_inst|Add7~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[0] , Cursor_inst|cur_Y[0], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~5 , Cursor_inst|Add7~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[1] , Cursor_inst|cur_Y[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~9 , Cursor_inst|Add7~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[2]~feeder , Cursor_inst|cur_Y[2]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[2]~DUPLICATE , Cursor_inst|cur_Y[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~21 , Cursor_inst|Add7~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[3]~feeder , Cursor_inst|cur_Y[3]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[3] , Cursor_inst|cur_Y[3], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~25 , Cursor_inst|Add7~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[4] , Cursor_inst|cur_Y[4], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~29 , Cursor_inst|Add7~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[5]~feeder , Cursor_inst|cur_Y[5]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[5]~DUPLICATE , Cursor_inst|cur_Y[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~33 , Cursor_inst|Add7~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[6] , Cursor_inst|cur_Y[6], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~37 , Cursor_inst|Add7~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[7]~DUPLICATE , Cursor_inst|cur_Y[7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[7] , U0|mouse_pos|read_mux_out[7], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[7] , U0|mouse_pos|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[7] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[7]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][7] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~1 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][7]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][7] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~33 , U0|mm_interconnect_0|rsp_mux|src_data[7]~33, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[7] , U0|dds_increment|data_out[7], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[7] , U0|dds_increment|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[7] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][7]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][7]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux24~0 , U0|vga|alt_vip_vfr_0|slave|Mux24~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux24~2 , U0|vga|alt_vip_vfr_0|slave|Mux24~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][7]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][7]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux24~1 , U0|vga|alt_vip_vfr_0|slave|Mux24~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector11~0 , U0|vga|alt_vip_vfr_0|slave|Selector11~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][7]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][7]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux24~3 , U0|vga|alt_vip_vfr_0|slave|Mux24~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][7] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector11~1 , U0|vga|alt_vip_vfr_0|slave|Selector11~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector11~2 , U0|vga|alt_vip_vfr_0|slave|Selector11~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector11~3 , U0|vga|alt_vip_vfr_0|slave|Selector11~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[7] , U0|vga|alt_vip_vfr_0|slave|av_readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[7]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][7] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~2 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][7]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][7] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~34 , U0|mm_interconnect_0|rsp_mux|src_data[7]~34, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7] , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , U0|jtag_uart|the_DE1_SoC_QSYS_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[7]~feeder , U0|audio|out_data_audio|data_out[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[7] , U0|audio|out_data_audio|data_out[7], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[7] , U0|audio|out_data_audio|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[7]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[7] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[7]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][7] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~2 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][7] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~36 , U0|mm_interconnect_0|rsp_mux|src_data[7]~36, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[3]~DUPLICATE , U0|color_change_out|data_out[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[7] , U0|color_change_data|read_mux_out[7], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[7] , U0|color_change_data|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[7] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[7] , U0|color_change_out|data_out[7], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[11] , U0|color_change_data|read_mux_out[11], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[11] , U0|color_change_data|readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~37 , U0|mm_interconnect_0|rsp_mux|src_data[7]~37, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[7]~feeder , U0|audio|data_fregen|data_out[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[7] , U0|audio|data_fregen|data_out[7], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[7] , U0|audio|data_fregen|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[7] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[7]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][7] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~2 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][7] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~38 , U0|mm_interconnect_0|rsp_mux|src_data[7]~38, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~39 , U0|mm_interconnect_0|rsp_mux|src_data[7]~39, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[7]~feeder , U0|timer|counter_snapshot[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[7] , U0|timer|counter_snapshot[7], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[23] , U0|timer|counter_snapshot[23], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[7]~48 , U0|timer|read_mux_out[7]~48, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[7] , U0|timer|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[7] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~7 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~31 , U0|mm_interconnect_0|rsp_mux|src_data[7]~31, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal17~0 , U0|mm_interconnect_0|router|Equal17~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[132]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[132]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[132] , U0|mm_interconnect_0|limiter_pipeline|core|data0[132], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[132] , U0|mm_interconnect_0|limiter_pipeline|core|data1[132], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|signal_selector_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|always0~1 , U0|signal_selector|always0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|signal_selector_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|signal_selector_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|signal_selector_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|signal_selector_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|signal_selector_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|signal_selector_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|signal_selector_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \HOLDING_F1~0 , HOLDING_F1~0, dds_and_nios_lab, 1
instance = comp, \HOLDING_F2~0 , HOLDING_F2~0, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[7] , U0|keyboard_keys|read_mux_out[7], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[7] , U0|keyboard_keys|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[7] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[7]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][7] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~1 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][7]~feeder , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][7] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[7]~feeder , U0|signal_selector|data_out[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|always0~2 , U0|signal_selector|always0~2, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[7] , U0|signal_selector|data_out[7], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|readdata[7] , U0|signal_selector|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[7] , U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~32 , U0|mm_interconnect_0|rsp_mux|src_data[7]~32, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~40 , U0|mm_interconnect_0|rsp_mux|src_data[7]~40, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[7] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[7] , U0|cpu|d_readdata_d1[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_data_fill_bit~0 , U0|cpu|A_slow_ld_data_fill_bit~0, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[13] , U0|div_freq|data_out[13], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[13] , U0|div_freq|readdata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[13] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \HOLDING_4~0 , HOLDING_4~0, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[13] , U0|keyboard_keys|read_mux_out[13], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[13] , U0|keyboard_keys|readdata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[13] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][13] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~9 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][13] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[13]~153 , U0|mm_interconnect_0|rsp_mux|src_data[13]~153, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[13]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[13] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[13] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][13] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[13]~155 , U0|mm_interconnect_0|rsp_mux|src_data[13]~155, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[13]~feeder , U0|audio|data_fregen|data_out[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[13] , U0|audio|data_fregen|data_out[13], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[13] , U0|audio|data_fregen|readdata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[13] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][13] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~16 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][13]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][13] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[13]~156 , U0|mm_interconnect_0|rsp_mux|src_data[13]~156, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[13]~DUPLICATE , U0|dds_increment|data_out[13]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[13] , U0|dds_increment|readdata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[13] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[13] , U0|mouse_pos|read_mux_out[13], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[13] , U0|mouse_pos|readdata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[13] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][13] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~10 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][13]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][13] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[13]~154 , U0|mm_interconnect_0|rsp_mux|src_data[13]~154, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[13] , U0|timer|counter_snapshot[13], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[29]~feeder , U0|timer|counter_snapshot[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[29] , U0|timer|counter_snapshot[29], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[13] , U0|timer|period_l_register[13], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[13]~28 , U0|timer|read_mux_out[13]~28, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[13] , U0|timer|readdata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[13] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[13]~152 , U0|mm_interconnect_0|rsp_mux|src_data[13]~152, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[13] , U0|audio|out_data_audio|data_out[13], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[13] , U0|audio|out_data_audio|readdata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[13] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][13] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~16 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][13] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[13]~151 , U0|mm_interconnect_0|rsp_mux|src_data[13]~151, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[13]~157 , U0|mm_interconnect_0|rsp_mux|src_data[13]~157, dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[17]~DUPLICATE , U0|color_change_data|readdata[17]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][13]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][13]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux18~0 , U0|vga|alt_vip_vfr_0|slave|Mux18~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][13]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux18~2 , U0|vga|alt_vip_vfr_0|slave|Mux18~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][13]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][13]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][13]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux18~1 , U0|vga|alt_vip_vfr_0|slave|Mux18~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector5~0 , U0|vga|alt_vip_vfr_0|slave|Selector5~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector5~1 , U0|vga|alt_vip_vfr_0|slave|Selector5~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][13] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux18~3 , U0|vga|alt_vip_vfr_0|slave|Mux18~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector5~2 , U0|vga|alt_vip_vfr_0|slave|Selector5~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector5~3 , U0|vga|alt_vip_vfr_0|slave|Selector5~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[13] , U0|vga|alt_vip_vfr_0|slave|av_readdata[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][13] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~16 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][13]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][13] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[13]~150 , U0|mm_interconnect_0|rsp_mux|src_data[13]~150, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[13] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[13]~158 , U0|mm_interconnect_0|rsp_mux|src_data[13]~158, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[13] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[13] , U0|cpu|d_readdata_d1[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~4 , U0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[13] , U0|cpu|A_slow_inst_result[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[13]~61 , U0|cpu|A_wr_data_unfiltered[13]~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[13]~55 , U0|cpu|D_src2_reg[13]~55, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[13]~feeder , U0|cpu|W_wr_data[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[13] , U0|cpu|W_wr_data[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[13]~105 , U0|cpu|D_src2_reg[13]~105, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[13] , U0|cpu|E_src2_reg[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[13] , U0|cpu|M_st_data[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[13]~16 , U0|cpu|M_dc_st_data[13]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[13] , U0|cpu|A_dc_st_data[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[13]~21 , U0|cpu|dc_data_wr_port_data[13]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[20] , U0|cpu|A_dc_rd_data[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[20]~feeder , U0|cpu|A_dc_xfer_wr_data[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[20] , U0|cpu|A_dc_xfer_wr_data[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[7]~14 , U0|cpu|d_writedata_nxt[7]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[7]~15 , U0|cpu|d_writedata_nxt[7]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[7] , U0|cpu|d_writedata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[7]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[7]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[7] , U0|mm_interconnect_0|limiter_pipeline|core|data0[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[7] , U0|mm_interconnect_0|limiter_pipeline|core|data1[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~17 , U0|mm_interconnect_0|cmd_mux_006|src_payload~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[7] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[7]~15 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[7]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[17] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][17] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[17]~26 , U0|mm_interconnect_0|rsp_mux_001|src_data[17]~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[17] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[17]~feeder , U0|cpu|i_readdata_d1[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[17] , U0|cpu|i_readdata_d1[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[18]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[18] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18]~DUPLICATE , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][18] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[18]~25 , U0|mm_interconnect_0|rsp_mux_001|src_data[18]~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[18] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[18]~feeder , U0|cpu|i_readdata_d1[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[18] , U0|cpu|i_readdata_d1[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[19]~24 , U0|mm_interconnect_0|rsp_mux_001|src_data[19]~24, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[19] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[19] , U0|cpu|i_readdata_d1[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[20] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[20] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[20]~23 , U0|mm_interconnect_0|rsp_mux_001|src_data[20]~23, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[20] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[20]~feeder , U0|cpu|i_readdata_d1[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[20] , U0|cpu|i_readdata_d1[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[21] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[21] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[21]~22 , U0|mm_interconnect_0|rsp_mux_001|src_data[21]~22, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[21] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[21]~feeder , U0|cpu|i_readdata_d1[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[21] , U0|cpu|i_readdata_d1[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a8 , U0|cpu|DE1_SoC_QSYS_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[19]~26 , U0|cpu|F_iw[19]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[19] , U0|cpu|D_iw[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[13]~feeder , U0|cpu|E_src2[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[13] , U0|cpu|E_src2[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~26 , U0|cpu|E_alu_result~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[13] , U0|cpu|E_alu_result[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[13]~feeder , U0|cpu|M_alu_result[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[13] , U0|cpu|M_alu_result[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[13]~26 , U0|cpu|D_src1_reg[13]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[13] , U0|cpu|E_src1[13], dds_and_nios_lab, 1
instance = comp, \rtl~47 , rtl~47, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[15] , U0|cpu|M_rot_prestep2[15], dds_and_nios_lab, 1
instance = comp, \rtl~16 , rtl~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~30 , U0|cpu|A_shift_rot_result~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[15] , U0|cpu|A_shift_rot_result[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[15]~DUPLICATE , U0|cpu|A_mul_result[15]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[15]~72 , U0|cpu|A_wr_data_unfiltered[15]~72, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[15] , U0|cpu|M_alu_result[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[15]~61 , U0|cpu|D_src2_reg[15]~61, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[15] , U0|cpu|W_wr_data[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[15]~97 , U0|cpu|D_src2_reg[15]~97, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[15] , U0|cpu|E_src2[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~93 , U0|cpu|Add17~93, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~85 , U0|cpu|Add17~85, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[18]~65 , U0|cpu|D_src2_reg[18]~65, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[18]~66 , U0|cpu|D_src2_reg[18]~66, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[18] , U0|cpu|E_src2_reg[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[18] , U0|cpu|M_st_data[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[18]~27 , U0|cpu|M_dc_st_data[18]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[18] , U0|cpu|A_dc_st_data[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[18]~239 , U0|mm_interconnect_0|rsp_mux|src_data[18]~239, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[18]~feeder , U0|div_freq|data_out[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[18] , U0|div_freq|data_out[18], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[18] , U0|div_freq|readdata[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[18] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[18]~feeder , U0|audio|out_data_audio|data_out[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[18] , U0|audio|out_data_audio|data_out[18], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[18] , U0|audio|out_data_audio|readdata[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[18] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][18] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~27 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~27, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][18]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][18] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[18]~241 , U0|mm_interconnect_0|rsp_mux|src_data[18]~241, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[18]~feeder , U0|dds_increment|data_out[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[18] , U0|dds_increment|data_out[18], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[18] , U0|dds_increment|readdata[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[18] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[18]~242 , U0|mm_interconnect_0|rsp_mux|src_data[18]~242, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][18]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][18]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux13~0 , U0|vga|alt_vip_vfr_0|slave|Mux13~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][18]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][18]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux13~1 , U0|vga|alt_vip_vfr_0|slave|Mux13~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][18]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux13~2 , U0|vga|alt_vip_vfr_0|slave|Mux13~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector0~2 , U0|vga|alt_vip_vfr_0|slave|Selector0~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][18]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][18]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux13~3 , U0|vga|alt_vip_vfr_0|slave|Mux13~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][18] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector0~3 , U0|vga|alt_vip_vfr_0|slave|Selector0~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector0~4 , U0|vga|alt_vip_vfr_0|slave|Selector0~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector0~5 , U0|vga|alt_vip_vfr_0|slave|Selector0~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[18] , U0|vga|alt_vip_vfr_0|slave|av_readdata[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][18] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~27 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~27, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][18]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][18] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[18] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[18]~244 , U0|mm_interconnect_0|rsp_mux|src_data[18]~244, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[18]~feeder , U0|audio|data_fregen|data_out[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[18] , U0|audio|data_fregen|data_out[18], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[18] , U0|audio|data_fregen|readdata[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[18] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][18] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~27 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~27, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][18]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][18] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[18]~240 , U0|mm_interconnect_0|rsp_mux|src_data[18]~240, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[18] , U0|mouse_pos|read_mux_out[18], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[18] , U0|mouse_pos|readdata[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[18] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][18] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~17 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][18]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][18] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[18]~243 , U0|mm_interconnect_0|rsp_mux|src_data[18]~243, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[18]~245 , U0|mm_interconnect_0|rsp_mux|src_data[18]~245, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[18] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[18] , U0|cpu|d_readdata_d1[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[18]~32 , U0|cpu|dc_data_wr_port_data[18]~32, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[18] , U0|cpu|A_dc_rd_data[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[18]~feeder , U0|cpu|A_dc_xfer_wr_data[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[18] , U0|cpu|A_dc_xfer_wr_data[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[11] , U0|cpu|A_st_data[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[11]~22 , U0|cpu|d_writedata_nxt[11]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[11]~23 , U0|cpu|d_writedata_nxt[11]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[11] , U0|cpu|d_writedata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[11]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[11] , U0|mm_interconnect_0|limiter_pipeline|core|data0[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[11] , U0|mm_interconnect_0|limiter_pipeline|core|data1[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~28 , U0|mm_interconnect_0|cmd_mux_006|src_payload~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[11] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[11]~27 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[11]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~5 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~22 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[11] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~47 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~47, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[12] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[12]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[12] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[12]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[12] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~48 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~48, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[13] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[13]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[13] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~28 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[10] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[10]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[10] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~49 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[11] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[9] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~43 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~43, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[10] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[8]~24 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[8]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[26]~15 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[26]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[8] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[4]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[4] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~13 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[4] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~22 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[5] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[5]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[5] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[5] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~14 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[5] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~25 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[6] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[6] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[6] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~37 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~38 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~38, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~39 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~39, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[7]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[7] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[7] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[7] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~41 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~41, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[8] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[8]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[8] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[8]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[8] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~42 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~42, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[9] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[9]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[9] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[6]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[6] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[6]~30 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[6]~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[4]~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[4]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[4] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~5 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[4] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[4] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][4] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[4]~1 , U0|mm_interconnect_0|rsp_mux_001|src_data[4]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[4] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[4] , U0|cpu|i_readdata_d1[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[31]~14 , U0|cpu|F_iw[31]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[31] , U0|cpu|D_iw[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_a_rd_port_addr[4]~4 , U0|cpu|rf_a_rd_port_addr[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[18]~11 , U0|cpu|D_src1_reg[18]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[18] , U0|cpu|E_src1[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[19]~25 , U0|cpu|D_src2_reg[19]~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[19]~4 , U0|cpu|D_src2[19]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[19]~5 , U0|cpu|D_src2[19]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[19] , U0|cpu|E_src2[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[19] , U0|cpu|M_src2[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[19] , U0|cpu|A_mul_src2[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[3] , U0|cpu|A_mul_src2[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[18] , U0|cpu|A_mul_partial_prod[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[18] , U0|cpu|A_mul_result[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[18] , U0|cpu|M_rot_prestep2[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[10] , U0|cpu|M_rot_prestep2[10], dds_and_nios_lab, 1
instance = comp, \rtl~29 , rtl~29, dds_and_nios_lab, 1
instance = comp, \rtl~89 , rtl~89, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_mask[2] , U0|cpu|M_rot_mask[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~11 , U0|cpu|A_shift_rot_result~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[18] , U0|cpu|A_shift_rot_result[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[18]~feeder , U0|cpu|A_slow_inst_result[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[18] , U0|cpu|A_slow_inst_result[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[18]~29 , U0|cpu|A_wr_data_unfiltered[18]~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[18]~feeder , U0|cpu|A_inst_result[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[18] , U0|cpu|A_inst_result[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[18]~30 , U0|cpu|A_wr_data_unfiltered[18]~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[18] , U0|cpu|W_wr_data[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[18]~28 , U0|cpu|D_src2_reg[18]~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[18]~6 , U0|cpu|D_src2[18]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[18]~27 , U0|cpu|D_src2_reg[18]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[18]~7 , U0|cpu|D_src2[18]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[18] , U0|cpu|E_src2[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[18] , U0|cpu|M_src2[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[18]~feeder , U0|cpu|A_mul_src2[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[18] , U0|cpu|A_mul_src2[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[2] , U0|cpu|A_mul_src2[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[12] , U0|cpu|A_mul_partial_prod[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[12] , U0|cpu|A_mul_result[12], dds_and_nios_lab, 1
instance = comp, \rtl~19 , rtl~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~27 , U0|cpu|A_shift_rot_result~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[12] , U0|cpu|A_shift_rot_result[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[12]~65 , U0|cpu|A_wr_data_unfiltered[12]~65, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[12]~66 , U0|cpu|A_wr_data_unfiltered[12]~66, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[2]~24 , U0|cpu|D_src2_reg[2]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[2] , U0|cpu|E_src2_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[10]~feeder , U0|cpu|M_st_data[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[10] , U0|cpu|M_st_data[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[10] , U0|cpu|A_st_data[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[10] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][10]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][10]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux21~0 , U0|vga|alt_vip_vfr_0|slave|Mux21~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][10]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][10]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux21~1 , U0|vga|alt_vip_vfr_0|slave|Mux21~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][10]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux21~2 , U0|vga|alt_vip_vfr_0|slave|Mux21~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector8~0 , U0|vga|alt_vip_vfr_0|slave|Selector8~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][10]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][10]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux21~3 , U0|vga|alt_vip_vfr_0|slave|Mux21~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][10] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector8~1 , U0|vga|alt_vip_vfr_0|slave|Selector8~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector8~2 , U0|vga|alt_vip_vfr_0|slave|Selector8~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector8~3 , U0|vga|alt_vip_vfr_0|slave|Selector8~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[10] , U0|vga|alt_vip_vfr_0|slave|av_readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][10] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~7 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][10]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][10] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[10]~71 , U0|mm_interconnect_0|rsp_mux|src_data[10]~71, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[10] , U0|mouse_pos|read_mux_out[10], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[10] , U0|mouse_pos|readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[10]~DUPLICATE , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[10]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[10] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][10] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~3 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][10]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][10] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[10]~70 , U0|mm_interconnect_0|rsp_mux|src_data[10]~70, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[10]~feeder , U0|audio|out_data_audio|data_out[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[10] , U0|audio|out_data_audio|data_out[10], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[10] , U0|audio|out_data_audio|readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[10] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][10] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~7 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][10] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[10] , U0|timer|counter_snapshot[10], dds_and_nios_lab, 1
instance = comp, \U0|timer|internal_counter[26]~DUPLICATE , U0|timer|internal_counter[26]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[26] , U0|timer|counter_snapshot[26], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[10]~40 , U0|timer|read_mux_out[10]~40, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[10] , U0|timer|readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[10]~74 , U0|mm_interconnect_0|rsp_mux|src_data[10]~74, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[10] , U0|audio|data_fregen|data_out[10], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[10] , U0|audio|data_fregen|readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[10] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][10] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~7 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][10]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][10] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate~feeder , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate~feeder, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate1 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate2 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|always2~1 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|always2~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|t_pause~0 , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|t_pause~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|t_pause , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|t_pause, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|ien_AE~0 , U0|jtag_uart|ien_AE~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|ac~0 , U0|jtag_uart|ac~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|ac , U0|jtag_uart|ac, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[10]~73 , U0|mm_interconnect_0|rsp_mux|src_data[10]~73, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[10]~75 , U0|mm_interconnect_0|rsp_mux|src_data[10]~75, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[10] , U0|div_freq|data_out[10], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[10] , U0|div_freq|readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[10] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~10 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[10]~68 , U0|mm_interconnect_0|rsp_mux|src_data[10]~68, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[10]~feeder , U0|dds_increment|data_out[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[10] , U0|dds_increment|data_out[10], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[10] , U0|dds_increment|readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[10] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \HOLDING_7~0 , HOLDING_7~0, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[10] , U0|keyboard_keys|read_mux_out[10], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[10] , U0|keyboard_keys|readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[10] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][10] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~3 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][10] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[10]~69 , U0|mm_interconnect_0|rsp_mux|src_data[10]~69, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[10]~76 , U0|mm_interconnect_0|rsp_mux|src_data[10]~76, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[10] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[10] , U0|cpu|d_readdata_d1[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[10]~6 , U0|cpu|M_dc_st_data[10]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[10] , U0|cpu|A_dc_st_data[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[10]~11 , U0|cpu|dc_data_wr_port_data[10]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[16] , U0|cpu|A_dc_rd_data[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[16]~feeder , U0|cpu|A_dc_xfer_wr_data[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[16] , U0|cpu|A_dc_xfer_wr_data[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[10]~20 , U0|cpu|d_writedata_nxt[10]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[10]~21 , U0|cpu|d_writedata_nxt[10]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[10] , U0|cpu|d_writedata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[10]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[10]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[10] , U0|mm_interconnect_0|limiter_pipeline|core|data0[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[10] , U0|mm_interconnect_0|limiter_pipeline|core|data1[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~22 , U0|mm_interconnect_0|cmd_mux_006|src_payload~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[10] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[10]~20 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[10]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~19 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[9] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[9]~14 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[9]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[14] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][14] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[14]~272 , U0|mm_interconnect_0|rsp_mux|src_data[14]~272, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[14]~20 , U0|mm_interconnect_0|rsp_mux_001|src_data[14]~20, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[14] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[14]~feeder , U0|cpu|i_readdata_d1[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[14] , U0|cpu|i_readdata_d1[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[20]~25 , U0|cpu|F_iw[20]~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[20] , U0|cpu|D_iw[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[12] , U0|cpu|E_extra_pc[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~25 , U0|cpu|E_alu_result~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[14] , U0|cpu|E_alu_result[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[14]~62 , U0|cpu|D_src2_reg[14]~62, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[14]~93 , U0|cpu|D_src2_reg[14]~93, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[14] , U0|cpu|E_src2_reg[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[14] , U0|cpu|M_st_data[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[14] , U0|cpu|A_st_data[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[14]~31 , U0|cpu|M_dc_st_data[14]~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[14] , U0|cpu|A_dc_st_data[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[14]~36 , U0|cpu|dc_data_wr_port_data[14]~36, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[14] , U0|cpu|A_dc_rd_data[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[14]~feeder , U0|cpu|A_dc_xfer_wr_data[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[14] , U0|cpu|A_dc_xfer_wr_data[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[5]~10 , U0|cpu|d_writedata_nxt[5]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[5]~11 , U0|cpu|d_writedata_nxt[5]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[5] , U0|cpu|d_writedata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[5]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[5]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[5] , U0|mm_interconnect_0|limiter_pipeline|core|data0[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[5] , U0|mm_interconnect_0|limiter_pipeline|core|data1[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~4 , U0|mm_interconnect_0|cmd_mux_006|src_payload~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[5] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[5]~22 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[5]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[19] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[19] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~12 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[20] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[20] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|break_on_reset~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|break_on_reset~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|break_on_reset , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|break_on_reset, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|jtag_break~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|jtag_break~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|jtag_break , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|jtag_break, dds_and_nios_lab, 1
instance = comp, \U0|cpu|hbreak_req~0 , U0|cpu|hbreak_req~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_hbreak_req , U0|cpu|E_hbreak_req, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[10]~1 , U0|cpu|M_pipe_flush_waddr[10]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[23] , U0|cpu|M_pipe_flush_waddr[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[23] , U0|cpu|F_pc[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[23] , U0|cpu|D_pc_plus_one[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[23] , U0|cpu|E_extra_pc[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[25]~12 , U0|cpu|E_alu_result[25]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[25] , U0|cpu|E_alu_result[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[25] , U0|cpu|M_alu_result[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[25]~DUPLICATE , U0|cpu|A_inst_result[25]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_align_sh16 , U0|cpu|A_ld_align_sh16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~0 , U0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[9] , U0|cpu|A_slow_inst_result[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[9]~3 , U0|cpu|A_wr_data_unfiltered[9]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[9]~5 , U0|cpu|A_wr_data_unfiltered[9]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[27]~26 , U0|cpu|D_src2[27]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[27]~47 , U0|cpu|D_src2_reg[27]~47, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[27]~27 , U0|cpu|D_src2[27]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[27] , U0|cpu|E_src2[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[27] , U0|cpu|E_alu_result[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[27] , U0|cpu|M_alu_result[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[16]~feeder , U0|cpu|A_dc_actual_tag[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[16] , U0|cpu|A_dc_actual_tag[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[16] , U0|cpu|A_dc_wb_tag[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[16]~4 , U0|cpu|d_address_tag_field_nxt[16]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[16] , U0|cpu|d_address_tag_field[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[15]~feeder , U0|cpu|A_dc_actual_tag[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[15] , U0|cpu|A_dc_actual_tag[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[15] , U0|cpu|A_dc_wb_tag[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[15]~5 , U0|cpu|d_address_tag_field_nxt[15]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[15] , U0|cpu|d_address_tag_field[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[14] , U0|cpu|A_dc_actual_tag[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[14] , U0|cpu|A_dc_wb_tag[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[14]~6 , U0|cpu|d_address_tag_field_nxt[14]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[14] , U0|cpu|d_address_tag_field[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[13] , U0|cpu|A_dc_actual_tag[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[13] , U0|cpu|A_dc_wb_tag[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[13]~7 , U0|cpu|d_address_tag_field_nxt[13]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[13] , U0|cpu|d_address_tag_field[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[12]~feeder , U0|cpu|A_dc_actual_tag[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[12] , U0|cpu|A_dc_actual_tag[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[12] , U0|cpu|A_dc_wb_tag[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[12]~8 , U0|cpu|d_address_tag_field_nxt[12]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[12] , U0|cpu|d_address_tag_field[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[11]~feeder , U0|cpu|A_dc_actual_tag[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[11] , U0|cpu|A_dc_actual_tag[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[11] , U0|cpu|A_dc_wb_tag[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[11]~9 , U0|cpu|d_address_tag_field_nxt[11]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[11] , U0|cpu|d_address_tag_field[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal1~1 , U0|mm_interconnect_0|router|Equal1~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal2~1 , U0|mm_interconnect_0|router|Equal2~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal3~0 , U0|mm_interconnect_0|router|Equal3~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal2~2 , U0|mm_interconnect_0|router|Equal2~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_channel[25]~2 , U0|mm_interconnect_0|router|src_channel[25]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[144]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[144]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[144] , U0|mm_interconnect_0|limiter_pipeline|core|data0[144], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[144] , U0|mm_interconnect_0|limiter_pipeline|core|data1[144], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_010|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent|m0_read~0 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent|m0_read~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|din_s1~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|din_s1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_valid , U0|mm_interconnect_0|crosser_025|clock_xer|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[8] , U0|color_change_out|data_out[8], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[12] , U0|color_change_data|read_mux_out[12], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[12] , U0|color_change_data|readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[12] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux19~1 , U0|vga|alt_vip_vfr_0|slave|Mux19~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][12]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][12]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux19~2 , U0|vga|alt_vip_vfr_0|slave|Mux19~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector6~0 , U0|vga|alt_vip_vfr_0|slave|Selector6~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][12]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][12]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux19~0 , U0|vga|alt_vip_vfr_0|slave|Mux19~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector6~1 , U0|vga|alt_vip_vfr_0|slave|Selector6~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][12]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][12]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][12] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux19~3 , U0|vga|alt_vip_vfr_0|slave|Mux19~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector6~2 , U0|vga|alt_vip_vfr_0|slave|Selector6~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector6~3 , U0|vga|alt_vip_vfr_0|slave|Selector6~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[12] , U0|vga|alt_vip_vfr_0|slave|av_readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][12] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~20 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~20, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][12]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][12] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[12]~184 , U0|mm_interconnect_0|rsp_mux|src_data[12]~184, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~12 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[12] , U0|div_freq|data_out[12], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[12] , U0|div_freq|readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[12] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[12]~181 , U0|mm_interconnect_0|rsp_mux|src_data[12]~181, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[12]~DUPLICATE , U0|dds_increment|data_out[12]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[12] , U0|dds_increment|readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[12] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \HOLDING_5~0 , HOLDING_5~0, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[12] , U0|keyboard_keys|read_mux_out[12], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[12] , U0|keyboard_keys|readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[12] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][12] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~11 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][12]~feeder , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][12] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[12]~182 , U0|mm_interconnect_0|rsp_mux|src_data[12]~182, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[12] , U0|mouse_pos|read_mux_out[12], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[12] , U0|mouse_pos|readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[12] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][12] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~12 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][12]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][12] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[12]~183 , U0|mm_interconnect_0|rsp_mux|src_data[12]~183, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[12]~feeder , U0|timer|counter_snapshot[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[12] , U0|timer|counter_snapshot[12], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[28] , U0|timer|counter_snapshot[28], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[12]~20 , U0|timer|read_mux_out[12]~20, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[12] , U0|timer|readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[12]~feeder , U0|audio|out_data_audio|data_out[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[12] , U0|audio|out_data_audio|data_out[12], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[12] , U0|audio|out_data_audio|readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[12] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][12] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~20 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~20, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][12]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][12] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[12]~187 , U0|mm_interconnect_0|rsp_mux|src_data[12]~187, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[12]~feeder , U0|audio|data_fregen|data_out[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[12] , U0|audio|data_fregen|data_out[12], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[12] , U0|audio|data_fregen|readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[12] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][12] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~20 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~20, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][12]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][12] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[12]~186 , U0|mm_interconnect_0|rsp_mux|src_data[12]~186, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[12]~188 , U0|mm_interconnect_0|rsp_mux|src_data[12]~188, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[12]~189 , U0|mm_interconnect_0|rsp_mux|src_data[12]~189, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[12] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[12] , U0|cpu|d_readdata_d1[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~5 , U0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[12] , U0|cpu|A_slow_inst_result[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[12]~64 , U0|cpu|A_wr_data_unfiltered[12]~64, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[12]~56 , U0|cpu|D_src2_reg[12]~56, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[12] , U0|cpu|W_wr_data[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[12]~101 , U0|cpu|D_src2_reg[12]~101, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[12] , U0|cpu|E_src2_reg[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[12] , U0|cpu|M_st_data[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[12]~20 , U0|cpu|M_dc_st_data[12]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[12] , U0|cpu|A_dc_st_data[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[12]~25 , U0|cpu|dc_data_wr_port_data[12]~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[27]~feeder , U0|cpu|A_inst_result[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[27] , U0|cpu|A_inst_result[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[11]~feeder , U0|cpu|A_inst_result[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[11] , U0|cpu|A_inst_result[11], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[11] , U0|color_change_out|data_out[11], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[15] , U0|color_change_data|read_mux_out[15], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[15] , U0|color_change_data|readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[11] , U0|mouse_pos|read_mux_out[11], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[11] , U0|mouse_pos|readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[11]~feeder , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[11] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][11] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~15 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][11]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][11] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[11]~216 , U0|mm_interconnect_0|rsp_mux|src_data[11]~216, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[11] , U0|div_freq|data_out[11], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[11] , U0|div_freq|readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[11] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[11]~214 , U0|mm_interconnect_0|rsp_mux|src_data[11]~214, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[11] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector7~1 , U0|vga|alt_vip_vfr_0|slave|Selector7~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux20~3 , U0|vga|alt_vip_vfr_0|slave|Mux20~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector7~2 , U0|vga|alt_vip_vfr_0|slave|Selector7~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux20~1 , U0|vga|alt_vip_vfr_0|slave|Mux20~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux20~2 , U0|vga|alt_vip_vfr_0|slave|Mux20~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector7~0 , U0|vga|alt_vip_vfr_0|slave|Selector7~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][11]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][11] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux20~0 , U0|vga|alt_vip_vfr_0|slave|Mux20~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector7~3 , U0|vga|alt_vip_vfr_0|slave|Selector7~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[11] , U0|vga|alt_vip_vfr_0|slave|av_readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][11] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~24 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~24, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][11] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[11]~217 , U0|mm_interconnect_0|rsp_mux|src_data[11]~217, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[11]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[11] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][11] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[11]~218 , U0|mm_interconnect_0|rsp_mux|src_data[11]~218, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[11]~feeder , U0|audio|data_fregen|data_out[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[11] , U0|audio|data_fregen|data_out[11], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[11] , U0|audio|data_fregen|readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[11] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][11] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~24 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~24, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][11]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][11] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[11]~feeder , U0|audio|out_data_audio|data_out[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[11] , U0|audio|out_data_audio|data_out[11], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[11] , U0|audio|out_data_audio|readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[11] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][11] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~24 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~24, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][11]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][11] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[11] , U0|timer|counter_snapshot[11], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[27] , U0|timer|counter_snapshot[27], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[11]~16 , U0|timer|read_mux_out[11]~16, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[11] , U0|timer|readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[11] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[11]~219 , U0|mm_interconnect_0|rsp_mux|src_data[11]~219, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[11]~220 , U0|mm_interconnect_0|rsp_mux|src_data[11]~220, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[11]~feeder , U0|dds_increment|data_out[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[11] , U0|dds_increment|data_out[11], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[11] , U0|dds_increment|readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[11] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[11], dds_and_nios_lab, 1
instance = comp, \HOLDING_2~0 , HOLDING_2~0, dds_and_nios_lab, 1
instance = comp, \HOLDING_6~0 , HOLDING_6~0, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[11] , U0|keyboard_keys|read_mux_out[11], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[11] , U0|keyboard_keys|readdata[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[11]~DUPLICATE , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[11]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[11] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][11] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~13 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][11] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[11]~215 , U0|mm_interconnect_0|rsp_mux|src_data[11]~215, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[11]~221 , U0|mm_interconnect_0|rsp_mux|src_data[11]~221, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[11] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[11]~feeder , U0|cpu|d_readdata_d1[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[11]~DUPLICATE , U0|cpu|d_readdata_d1[11]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~3 , U0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[11] , U0|cpu|A_slow_inst_result[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[11]~58 , U0|cpu|A_wr_data_unfiltered[11]~58, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[11]~54 , U0|cpu|D_src2_reg[11]~54, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[11] , U0|cpu|W_wr_data[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[11]~109 , U0|cpu|D_src2_reg[11]~109, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[11] , U0|cpu|E_src2_reg[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[11] , U0|cpu|M_st_data[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[11]~24 , U0|cpu|M_dc_st_data[11]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[11] , U0|cpu|A_dc_st_data[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[11] , U0|cpu|d_readdata_d1[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[11]~29 , U0|cpu|dc_data_wr_port_data[11]~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[12] , U0|cpu|A_dc_rd_data[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[12]~feeder , U0|cpu|A_dc_xfer_wr_data[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[12] , U0|cpu|A_dc_xfer_wr_data[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[6]~12 , U0|cpu|d_writedata_nxt[6]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[6]~13 , U0|cpu|d_writedata_nxt[6]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[6] , U0|cpu|d_writedata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[6]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[6] , U0|mm_interconnect_0|limiter_pipeline|core|data0[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[6] , U0|mm_interconnect_0|limiter_pipeline|core|data1[6], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[6] , U0|color_change_out|data_out[6], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[10] , U0|color_change_data|read_mux_out[10], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[10] , U0|color_change_data|readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux25~2 , U0|vga|alt_vip_vfr_0|slave|Mux25~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][6]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][6]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux25~1 , U0|vga|alt_vip_vfr_0|slave|Mux25~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector12~0 , U0|vga|alt_vip_vfr_0|slave|Selector12~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][6]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux25~0 , U0|vga|alt_vip_vfr_0|slave|Mux25~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][6]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector12~1 , U0|vga|alt_vip_vfr_0|slave|Selector12~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][6]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][6] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux25~3 , U0|vga|alt_vip_vfr_0|slave|Mux25~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector12~2 , U0|vga|alt_vip_vfr_0|slave|Selector12~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector12~3 , U0|vga|alt_vip_vfr_0|slave|Selector12~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[6] , U0|vga|alt_vip_vfr_0|slave|av_readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[6]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][6] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~30 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][6]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][6] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[6]~259 , U0|mm_interconnect_0|rsp_mux|src_data[6]~259, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[2] , U0|color_change_out|data_out[2], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[6] , U0|color_change_data|read_mux_out[6], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[6] , U0|color_change_data|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[6] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[6]~feeder , U0|signal_selector|data_out[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[6] , U0|signal_selector|data_out[6], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|readdata[6] , U0|signal_selector|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[6] , U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~6 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[6]~261 , U0|mm_interconnect_0|rsp_mux|src_data[6]~261, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[22]~feeder , U0|timer|counter_snapshot[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[22] , U0|timer|counter_snapshot[22], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_h_register[6] , U0|timer|period_h_register[6], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[6]~7 , U0|timer|counter_snapshot[6]~7, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[6] , U0|timer|counter_snapshot[6], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[6]~12 , U0|timer|read_mux_out[6]~12, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[6] , U0|timer|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[6] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[6]~feeder , U0|audio|out_data_audio|data_out[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[6] , U0|audio|out_data_audio|data_out[6], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[6] , U0|audio|out_data_audio|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[6] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[6]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][6] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~30 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][6]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][6] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[6]~260 , U0|mm_interconnect_0|rsp_mux|src_data[6]~260, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[6]~feeder , U0|audio|data_fregen|data_out[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[6] , U0|audio|data_fregen|data_out[6], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[6] , U0|audio|data_fregen|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[6] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][6] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~30 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][6]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][6] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[6]~264 , U0|mm_interconnect_0|rsp_mux|src_data[6]~264, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[6]~265 , U0|mm_interconnect_0|rsp_mux|src_data[6]~265, dds_and_nios_lab, 1
instance = comp, \HOLDING_N~0 , HOLDING_N~0, dds_and_nios_lab, 1
instance = comp, \HOLDING_N~1 , HOLDING_N~1, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[6] , U0|keyboard_keys|read_mux_out[6], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[6] , U0|keyboard_keys|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[6] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[6]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][6] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~15 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][6] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[6] , U0|div_freq|data_out[6], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[6] , U0|div_freq|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[6] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[6]~262 , U0|mm_interconnect_0|rsp_mux|src_data[6]~262, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[6]~feeder , U0|dds_increment|data_out[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[6] , U0|dds_increment|data_out[6], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[6] , U0|dds_increment|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[6] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[6] , U0|mouse_pos|read_mux_out[6], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[6] , U0|mouse_pos|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[6] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[6]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][6] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~18 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][6]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][6] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[6]~263 , U0|mm_interconnect_0|rsp_mux|src_data[6]~263, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[6]~266 , U0|mm_interconnect_0|rsp_mux|src_data[6]~266, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[6]~267 , U0|mm_interconnect_0|rsp_mux|src_data[6]~267, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[6] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[6] , U0|cpu|d_readdata_d1[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[6]~35 , U0|cpu|dc_data_wr_port_data[6]~35, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[11] , U0|cpu|A_dc_rd_data[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[11]~feeder , U0|cpu|A_dc_xfer_wr_data[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[11] , U0|cpu|A_dc_xfer_wr_data[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[4]~8 , U0|cpu|d_writedata_nxt[4]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[4]~9 , U0|cpu|d_writedata_nxt[4]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[4] , U0|cpu|d_writedata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[4]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[4]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[4] , U0|mm_interconnect_0|limiter_pipeline|core|data0[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[4] , U0|mm_interconnect_0|limiter_pipeline|core|data1[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~3 , U0|mm_interconnect_0|cmd_mux_006|src_payload~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[4] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[4]~11 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[4]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[3]~3 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~6 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][3] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~200 , U0|mm_interconnect_0|rsp_mux|src_data[3]~200, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[3]~2 , U0|mm_interconnect_0|rsp_mux_001|src_data[3]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[3] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[3] , U0|cpu|i_readdata_d1[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[30]~15 , U0|cpu|F_iw[30]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[30] , U0|cpu|D_iw[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_a_rd_port_addr[3]~3 , U0|cpu|rf_a_rd_port_addr[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[15]~30 , U0|cpu|D_src1_reg[15]~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[15] , U0|cpu|E_src1[15], dds_and_nios_lab, 1
instance = comp, \rtl~52 , rtl~52, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[22] , U0|cpu|M_rot_prestep2[22], dds_and_nios_lab, 1
instance = comp, \rtl~9 , rtl~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~23 , U0|cpu|A_shift_rot_result~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[6] , U0|cpu|A_shift_rot_result[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[6] , U0|cpu|A_mul_result[6], dds_and_nios_lab, 1
instance = comp, \rtl~1 , rtl~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[6] , U0|cpu|A_slow_inst_result[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[6]~feeder , U0|cpu|A_inst_result[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[6] , U0|cpu|A_inst_result[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[6]~53 , U0|cpu|A_wr_data_unfiltered[6]~53, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[6]~54 , U0|cpu|A_wr_data_unfiltered[6]~54, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[3] , U0|cpu|W_wr_data[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[3]~21 , U0|cpu|D_src2_reg[3]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[3]~22 , U0|cpu|D_src2_reg[3]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[3] , U0|cpu|E_src2_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[3] , U0|cpu|M_st_data[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[3]~22 , U0|cpu|M_dc_st_data[3]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[3] , U0|cpu|A_dc_st_data[3], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[3] , U0|dds_increment|data_out[3], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[3] , U0|dds_increment|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~203 , U0|mm_interconnect_0|rsp_mux|src_data[3]~203, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[3] , U0|audio|data_fregen|data_out[3], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[3] , U0|audio|data_fregen|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][3] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~22 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~22, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][3]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][3] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~201 , U0|mm_interconnect_0|rsp_mux|src_data[3]~201, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[3]~feeder , U0|audio|out_data_audio|data_out[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[3] , U0|audio|out_data_audio|data_out[3], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[3] , U0|audio|out_data_audio|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][3] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~22 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~22, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][3]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][3] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|timer|control_register[3] , U0|timer|control_register[3], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[19] , U0|timer|counter_snapshot[19], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[3]~5 , U0|timer|read_mux_out[3]~5, dds_and_nios_lab, 1
instance = comp, \U0|timer|Equal6~2 , U0|timer|Equal6~2, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[3]~5 , U0|timer|counter_snapshot[3]~5, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[3] , U0|timer|counter_snapshot[3], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[3]~4 , U0|timer|read_mux_out[3]~4, dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[3] , U0|timer|read_mux_out[3], dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[3] , U0|timer|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~202 , U0|mm_interconnect_0|rsp_mux|src_data[3]~202, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~204 , U0|mm_interconnect_0|rsp_mux|src_data[3]~204, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[3] , U0|signal_selector|data_out[3], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|readdata[3] , U0|signal_selector|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[3] , U0|keyboard_keys|read_mux_out[3], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[3] , U0|keyboard_keys|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][3] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~12 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][3] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~197 , U0|mm_interconnect_0|rsp_mux|src_data[3]~197, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[3] , U0|mouse_pos|read_mux_out[3], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[3] , U0|mouse_pos|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[3]~feeder , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[3]~DUPLICATE , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][3] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~13 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][3]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][3] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|modulation_selector_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|modulation_selector_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|always0~1 , U0|modulation_selector|always0~1, dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|data_out[3] , U0|modulation_selector|data_out[3], dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|readdata[3] , U0|modulation_selector|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|modulation_selector_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~198 , U0|mm_interconnect_0|rsp_mux|src_data[3]~198, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][3]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][3]~DUPLICATE , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux28~0 , U0|vga|alt_vip_vfr_0|slave|Mux28~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][3]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][3]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux28~3 , U0|vga|alt_vip_vfr_0|slave|Mux28~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector15~1 , U0|vga|alt_vip_vfr_0|slave|Selector15~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector15~2 , U0|vga|alt_vip_vfr_0|slave|Selector15~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][3]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux28~1 , U0|vga|alt_vip_vfr_0|slave|Mux28~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][3]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux28~2 , U0|vga|alt_vip_vfr_0|slave|Mux28~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector15~0 , U0|vga|alt_vip_vfr_0|slave|Selector15~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector15~3 , U0|vga|alt_vip_vfr_0|slave|Selector15~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[3] , U0|vga|alt_vip_vfr_0|slave|av_readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][3] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~22 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~22, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][3]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][3] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[3] , U0|div_freq|data_out[3], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[3] , U0|div_freq|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~199 , U0|mm_interconnect_0|rsp_mux|src_data[3]~199, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal18~0 , U0|mm_interconnect_0|router|Equal18~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[131]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[131]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[131] , U0|mm_interconnect_0|limiter_pipeline|core|data0[131], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[131] , U0|mm_interconnect_0|limiter_pipeline|core|data1[131], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent|m0_write~0 , U0|mm_interconnect_0|key_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|key_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|key_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0]~feeder , U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \KEY[3]~input , KEY[3]~input, dds_and_nios_lab, 1
instance = comp, \U0|key|always1~0 , U0|key|always1~0, dds_and_nios_lab, 1
instance = comp, \U0|key|always1~1 , U0|key|always1~1, dds_and_nios_lab, 1
instance = comp, \U0|key|irq_mask[3] , U0|key|irq_mask[3], dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture_wr_strobe~0 , U0|key|edge_capture_wr_strobe~0, dds_and_nios_lab, 1
instance = comp, \U0|key|d1_data_in[3]~feeder , U0|key|d1_data_in[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|key|d1_data_in[3] , U0|key|d1_data_in[3], dds_and_nios_lab, 1
instance = comp, \U0|key|d2_data_in[3] , U0|key|d2_data_in[3], dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture~0 , U0|key|edge_capture~0, dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture[3] , U0|key|edge_capture[3], dds_and_nios_lab, 1
instance = comp, \U0|key|read_mux_out[3]~2 , U0|key|read_mux_out[3]~2, dds_and_nios_lab, 1
instance = comp, \U0|key|readdata[3] , U0|key|readdata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|av_readdata_pre[3] , U0|mm_interconnect_0|key_s1_translator|av_readdata_pre[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[3]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~196 , U0|mm_interconnect_0|rsp_mux|src_data[3]~196, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[3]~205 , U0|mm_interconnect_0|rsp_mux|src_data[3]~205, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[3] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[3] , U0|cpu|d_readdata_d1[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[3] , U0|cpu|A_st_data[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[3]~27 , U0|cpu|dc_data_wr_port_data[3]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[6]~feeder , U0|cpu|A_dc_rd_data[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[6] , U0|cpu|A_dc_rd_data[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[6]~feeder , U0|cpu|A_dc_xfer_wr_data[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[6] , U0|cpu|A_dc_xfer_wr_data[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[9]~18 , U0|cpu|d_writedata_nxt[9]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[9]~19 , U0|cpu|d_writedata_nxt[9]~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[9] , U0|cpu|d_writedata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[9]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[9]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[9] , U0|mm_interconnect_0|limiter_pipeline|core|data0[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[9] , U0|mm_interconnect_0|limiter_pipeline|core|data1[9], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[9]~feeder , U0|color_change_out|data_out[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[9] , U0|color_change_out|data_out[9], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[13] , U0|color_change_data|read_mux_out[13], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[13] , U0|color_change_data|readdata[13], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[9] , Cursor_inst|cur_Y[9], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~13 , Cursor_inst|Add7~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[8]~feeder , Cursor_inst|cur_Y[8]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[8] , Cursor_inst|cur_Y[8], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add7~17 , Cursor_inst|Add7~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[9]~DUPLICATE , Cursor_inst|cur_Y[9]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[9] , U0|mouse_pos|read_mux_out[9], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[9] , U0|mouse_pos|readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[9] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][9] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~0 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][9] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[9]~24 , U0|mm_interconnect_0|rsp_mux|src_data[9]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[9]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[9] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[9] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][9] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[9]~26 , U0|mm_interconnect_0|rsp_mux|src_data[9]~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[9]~feeder , U0|audio|out_data_audio|data_out[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[9] , U0|audio|out_data_audio|data_out[9], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[9] , U0|audio|out_data_audio|readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[9] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][9] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~1 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][9] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[25] , U0|timer|counter_snapshot[25], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[9]~0 , U0|timer|counter_snapshot[9]~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[9] , U0|timer|counter_snapshot[9], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[9]~52 , U0|timer|read_mux_out[9]~52, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[9] , U0|timer|readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[9] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[9]~28 , U0|mm_interconnect_0|rsp_mux|src_data[9]~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[9] , U0|audio|data_fregen|data_out[9], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[9] , U0|audio|data_fregen|readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[9] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][9] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~1 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][9] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|ien_AE~feeder , U0|jtag_uart|ien_AE~feeder, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|ien_AE , U0|jtag_uart|ien_AE, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|LessThan0~0 , U0|jtag_uart|LessThan0~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|LessThan0~1 , U0|jtag_uart|LessThan0~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|fifo_AE , U0|jtag_uart|fifo_AE, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|av_readdata[9] , U0|jtag_uart|av_readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[9]~27 , U0|mm_interconnect_0|rsp_mux|src_data[9]~27, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[9]~29 , U0|mm_interconnect_0|rsp_mux|src_data[9]~29, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[9] , U0|dds_increment|data_out[9], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[9] , U0|dds_increment|readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[9] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \HOLDING_8~0 , HOLDING_8~0, dds_and_nios_lab, 1
instance = comp, \HOLDING_8~1 , HOLDING_8~1, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[9] , U0|keyboard_keys|read_mux_out[9], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[9] , U0|keyboard_keys|readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[9]~DUPLICATE , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[9]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[9] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][9] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~0 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][9] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[9]~23 , U0|mm_interconnect_0|rsp_mux|src_data[9]~23, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[5] , U0|color_change_out|data_out[5], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[9] , U0|color_change_data|read_mux_out[9], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[9] , U0|color_change_data|readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[9] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][9]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][9]~DUPLICATE , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][9]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux22~0 , U0|vga|alt_vip_vfr_0|slave|Mux22~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector9~1 , U0|vga|alt_vip_vfr_0|slave|Selector9~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][9]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][9]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux22~3 , U0|vga|alt_vip_vfr_0|slave|Mux22~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector9~2 , U0|vga|alt_vip_vfr_0|slave|Selector9~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][9]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][9]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux22~2 , U0|vga|alt_vip_vfr_0|slave|Mux22~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][9]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux22~1 , U0|vga|alt_vip_vfr_0|slave|Mux22~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector9~0 , U0|vga|alt_vip_vfr_0|slave|Selector9~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector9~3 , U0|vga|alt_vip_vfr_0|slave|Selector9~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[9] , U0|vga|alt_vip_vfr_0|slave|av_readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][9] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~1 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][9]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][9] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[9]~25 , U0|mm_interconnect_0|rsp_mux|src_data[9]~25, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[9] , U0|div_freq|data_out[9], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[9] , U0|div_freq|readdata[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[9] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[9]~22 , U0|mm_interconnect_0|rsp_mux|src_data[9]~22, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[9]~30 , U0|mm_interconnect_0|rsp_mux|src_data[9]~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[9] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[9] , U0|cpu|d_readdata_d1[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[9]~0 , U0|cpu|M_dc_st_data[9]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[9] , U0|cpu|A_dc_st_data[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[9]~2 , U0|cpu|dc_data_wr_port_data[9]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[8]~12 , U0|cpu|M_dc_st_data[8]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[8] , U0|cpu|A_dc_st_data[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[8]~feeder , U0|audio|out_data_audio|data_out[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[8] , U0|audio|out_data_audio|data_out[8], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[8] , U0|audio|out_data_audio|readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[8] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][8] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~12 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][8]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][8] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|pause_irq~0 , U0|jtag_uart|pause_irq~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|pause_irq , U0|jtag_uart|pause_irq, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add0~21 , U0|jtag_uart|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add0~25 , U0|jtag_uart|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add0~17 , U0|jtag_uart|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add0~1 , U0|jtag_uart|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add0~5 , U0|jtag_uart|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add0~9 , U0|jtag_uart|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|Add0~13 , U0|jtag_uart|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|LessThan1~0 , U0|jtag_uart|LessThan1~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|LessThan1~1 , U0|jtag_uart|LessThan1~1, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|fifo_AF , U0|jtag_uart|fifo_AF, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|ien_AF , U0|jtag_uart|ien_AF, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|av_readdata[8]~0 , U0|jtag_uart|av_readdata[8]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[8]~120 , U0|mm_interconnect_0|rsp_mux|src_data[8]~120, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[8] , U0|mouse_pos|read_mux_out[8], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[8] , U0|mouse_pos|readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[8] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][8] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~8 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][8]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][8] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[8]~feeder , U0|dds_increment|data_out[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[8] , U0|dds_increment|data_out[8], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[8] , U0|dds_increment|readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[8] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[8]~123 , U0|mm_interconnect_0|rsp_mux|src_data[8]~123, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[8]~feeder , U0|audio|data_fregen|data_out[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[8] , U0|audio|data_fregen|data_out[8], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[8] , U0|audio|data_fregen|readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[8] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][8] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~12 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][8] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[8]~125 , U0|mm_interconnect_0|rsp_mux|src_data[8]~125, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~8 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[8]~4 , U0|timer|counter_snapshot[8]~4, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[8] , U0|timer|counter_snapshot[8], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[24]~feeder , U0|timer|counter_snapshot[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[24] , U0|timer|counter_snapshot[24], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[8] , U0|timer|period_l_register[8], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[8]~36 , U0|timer|read_mux_out[8]~36, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[8] , U0|timer|readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[8] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[8]~121 , U0|mm_interconnect_0|rsp_mux|src_data[8]~121, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[8] , U0|div_freq|data_out[8], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[8] , U0|div_freq|readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[8] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \HOLDING_F1~1 , HOLDING_F1~1, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[8] , U0|keyboard_keys|read_mux_out[8], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[8] , U0|keyboard_keys|readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[8] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][8] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~7 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][8] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[8]~122 , U0|mm_interconnect_0|rsp_mux|src_data[8]~122, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[8]~126 , U0|mm_interconnect_0|rsp_mux|src_data[8]~126, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[4] , U0|color_change_out|data_out[4], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[8] , U0|color_change_data|read_mux_out[8], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[8] , U0|color_change_data|readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[8] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector10~1 , U0|vga|alt_vip_vfr_0|slave|Selector10~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][8]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux23~3 , U0|vga|alt_vip_vfr_0|slave|Mux23~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector10~2 , U0|vga|alt_vip_vfr_0|slave|Selector10~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][8]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][8]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux23~0 , U0|vga|alt_vip_vfr_0|slave|Mux23~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux23~1 , U0|vga|alt_vip_vfr_0|slave|Mux23~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][8]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][8] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux23~2 , U0|vga|alt_vip_vfr_0|slave|Mux23~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector10~0 , U0|vga|alt_vip_vfr_0|slave|Selector10~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector10~3 , U0|vga|alt_vip_vfr_0|slave|Selector10~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[8] , U0|vga|alt_vip_vfr_0|slave|av_readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][8] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~12 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][8]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][8] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[8]~119 , U0|mm_interconnect_0|rsp_mux|src_data[8]~119, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[8]~127 , U0|mm_interconnect_0|rsp_mux|src_data[8]~127, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[8] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[8]~feeder , U0|cpu|d_readdata_d1[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[8] , U0|cpu|d_readdata_d1[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[8]~17 , U0|cpu|dc_data_wr_port_data[8]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[7]~2 , U0|cpu|M_dc_st_data[7]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[7] , U0|cpu|A_dc_st_data[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[7]~6 , U0|cpu|dc_data_wr_port_data[7]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[5]~14 , U0|cpu|M_dc_st_data[5]~14, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[1]~feeder , U0|color_change_out|data_out[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[1] , U0|color_change_out|data_out[1], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[5] , U0|color_change_data|read_mux_out[5], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[5] , U0|color_change_data|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[5] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[5] , U0|audio|data_fregen|data_out[5], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[5] , U0|audio|data_fregen|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[5]~DUPLICATE , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[5] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][5] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~14 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][5] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[5]~139 , U0|mm_interconnect_0|rsp_mux|src_data[5]~139, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[5]~140 , U0|mm_interconnect_0|rsp_mux|src_data[5]~140, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[5] , U0|dds_increment|data_out[5], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[5] , U0|dds_increment|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[5] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[5] , Cursor_inst|cur_Y[5], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[5] , U0|mouse_pos|read_mux_out[5], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[5] , U0|mouse_pos|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[5] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[5]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][5] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~9 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][5]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][5] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[5]~138 , U0|mm_interconnect_0|rsp_mux|src_data[5]~138, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[5]~feeder , U0|div_freq|data_out[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[5] , U0|div_freq|data_out[5], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[5] , U0|div_freq|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[5] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[5] , U0|keyboard_keys|read_mux_out[5], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[5] , U0|keyboard_keys|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[5] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[5]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][5] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~8 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][5] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[5]~137 , U0|mm_interconnect_0|rsp_mux|src_data[5]~137, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[5]~feeder , U0|signal_selector|data_out[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[5] , U0|signal_selector|data_out[5], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|readdata[5] , U0|signal_selector|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[5] , U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[5]~136 , U0|mm_interconnect_0|rsp_mux|src_data[5]~136, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[5] , U0|timer|counter_snapshot[5], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[21] , U0|timer|counter_snapshot[21], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[5] , U0|timer|period_l_register[5], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[5]~32 , U0|timer|read_mux_out[5]~32, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[5] , U0|timer|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[5] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[5]~feeder , U0|audio|out_data_audio|data_out[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[5] , U0|audio|out_data_audio|data_out[5], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[5] , U0|audio|out_data_audio|readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[5] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[5]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][5] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~14 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][5]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][5] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[5]~135 , U0|mm_interconnect_0|rsp_mux|src_data[5]~135, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[5]~141 , U0|mm_interconnect_0|rsp_mux|src_data[5]~141, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][5]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux26~1 , U0|vga|alt_vip_vfr_0|slave|Mux26~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector13~1 , U0|vga|alt_vip_vfr_0|slave|Selector13~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][5]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux26~4 , U0|vga|alt_vip_vfr_0|slave|Mux26~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector13~2 , U0|vga|alt_vip_vfr_0|slave|Selector13~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][5]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][5]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][5]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux26~2 , U0|vga|alt_vip_vfr_0|slave|Mux26~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][5]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][5]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][5]~DUPLICATE , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux26~3 , U0|vga|alt_vip_vfr_0|slave|Mux26~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector13~0 , U0|vga|alt_vip_vfr_0|slave|Selector13~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector13~3 , U0|vga|alt_vip_vfr_0|slave|Selector13~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[5] , U0|vga|alt_vip_vfr_0|slave|av_readdata[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[5]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][5] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~14 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][5]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][5] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[5]~134 , U0|mm_interconnect_0|rsp_mux|src_data[5]~134, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[5]~142 , U0|mm_interconnect_0|rsp_mux|src_data[5]~142, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[5] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[5] , U0|cpu|d_readdata_d1[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[5] , U0|cpu|A_dc_st_data[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[5]~19 , U0|cpu|dc_data_wr_port_data[5]~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[13]~feeder , U0|cpu|A_inst_result[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[13] , U0|cpu|A_inst_result[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_inst_result[5]~2 , U0|cpu|M_inst_result[5]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[8] , U0|cpu|E_iw[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[8] , U0|cpu|M_iw[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_op_wrctl , U0|cpu|E_op_wrctl, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_wrctl_inst , U0|cpu|M_ctrl_wrctl_inst, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[7] , U0|cpu|E_iw[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[7] , U0|cpu|M_iw[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ienable_reg_irq0_nxt~0 , U0|cpu|A_ienable_reg_irq0_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ienable_reg_irq0~0 , U0|cpu|A_ienable_reg_irq0~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ienable_reg_irq5 , U0|cpu|A_ienable_reg_irq5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal4~0 , U0|mm_interconnect_0|router|Equal4~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[143]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[143]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[143] , U0|mm_interconnect_0|limiter_pipeline|core|data0[143], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[143] , U0|mm_interconnect_0|limiter_pipeline|core|data1[143], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent|m0_write~0 , U0|mm_interconnect_0|color_change_interrupt_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|color_change_interrupt_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|color_change_interrupt_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|color_change_interrupt_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|color_change_interrupt_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|color_change_interrupt_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|color_change_interrupt_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|color_change_interrupt_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|color_change_interrupt|always1~0 , U0|color_change_interrupt|always1~0, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|edge_capture_wr_strobe~0 , U0|lfsr_clk_interrupt_gen|edge_capture_wr_strobe~0, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~1 , generate_5Hz|Div_Clk|Add0~1, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|reset_capture~feeder , generate_5Hz|Div_Clk|reset_capture~feeder, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|reset_capture , generate_5Hz|Div_Clk|reset_capture, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|reset_sync1 , generate_5Hz|Div_Clk|reset_sync1, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|reset_sync2 , generate_5Hz|Div_Clk|reset_sync2, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|reset_sync3 , generate_5Hz|Div_Clk|reset_sync3, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|reset_negedge_sync , generate_5Hz|Div_Clk|reset_negedge_sync, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Equal0~6 , generate_5Hz|Div_Clk|Equal0~6, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[0] , generate_5Hz|Div_Clk|count_reg[0], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~81 , generate_5Hz|Div_Clk|Add0~81, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[1] , generate_5Hz|Div_Clk|count_reg[1], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~5 , generate_5Hz|Div_Clk|Add0~5, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[2] , generate_5Hz|Div_Clk|count_reg[2], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~29 , generate_5Hz|Div_Clk|Add0~29, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[3] , generate_5Hz|Div_Clk|count_reg[3], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~25 , generate_5Hz|Div_Clk|Add0~25, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[4] , generate_5Hz|Div_Clk|count_reg[4], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~21 , generate_5Hz|Div_Clk|Add0~21, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[5] , generate_5Hz|Div_Clk|count_reg[5], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~17 , generate_5Hz|Div_Clk|Add0~17, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[6] , generate_5Hz|Div_Clk|count_reg[6], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~13 , generate_5Hz|Div_Clk|Add0~13, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[7] , generate_5Hz|Div_Clk|count_reg[7], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~9 , generate_5Hz|Div_Clk|Add0~9, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[8] , generate_5Hz|Div_Clk|count_reg[8], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~53 , generate_5Hz|Div_Clk|Add0~53, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[9] , generate_5Hz|Div_Clk|count_reg[9], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~49 , generate_5Hz|Div_Clk|Add0~49, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[10] , generate_5Hz|Div_Clk|count_reg[10], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~45 , generate_5Hz|Div_Clk|Add0~45, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[11] , generate_5Hz|Div_Clk|count_reg[11], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~41 , generate_5Hz|Div_Clk|Add0~41, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[12] , generate_5Hz|Div_Clk|count_reg[12], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~37 , generate_5Hz|Div_Clk|Add0~37, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[13] , generate_5Hz|Div_Clk|count_reg[13], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~33 , generate_5Hz|Div_Clk|Add0~33, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[14] , generate_5Hz|Div_Clk|count_reg[14], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~77 , generate_5Hz|Div_Clk|Add0~77, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[15] , generate_5Hz|Div_Clk|count_reg[15], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~73 , generate_5Hz|Div_Clk|Add0~73, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[16] , generate_5Hz|Div_Clk|count_reg[16], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~69 , generate_5Hz|Div_Clk|Add0~69, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[17] , generate_5Hz|Div_Clk|count_reg[17], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~65 , generate_5Hz|Div_Clk|Add0~65, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[18] , generate_5Hz|Div_Clk|count_reg[18], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~61 , generate_5Hz|Div_Clk|Add0~61, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[19] , generate_5Hz|Div_Clk|count_reg[19], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~57 , generate_5Hz|Div_Clk|Add0~57, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[20] , generate_5Hz|Div_Clk|count_reg[20], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~125 , generate_5Hz|Div_Clk|Add0~125, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[21] , generate_5Hz|Div_Clk|count_reg[21], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~121 , generate_5Hz|Div_Clk|Add0~121, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[22] , generate_5Hz|Div_Clk|count_reg[22], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~117 , generate_5Hz|Div_Clk|Add0~117, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[23] , generate_5Hz|Div_Clk|count_reg[23], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~113 , generate_5Hz|Div_Clk|Add0~113, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[24] , generate_5Hz|Div_Clk|count_reg[24], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~109 , generate_5Hz|Div_Clk|Add0~109, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[25] , generate_5Hz|Div_Clk|count_reg[25], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~105 , generate_5Hz|Div_Clk|Add0~105, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[26] , generate_5Hz|Div_Clk|count_reg[26], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Equal0~4 , generate_5Hz|Div_Clk|Equal0~4, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~101 , generate_5Hz|Div_Clk|Add0~101, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[27] , generate_5Hz|Div_Clk|count_reg[27], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~97 , generate_5Hz|Div_Clk|Add0~97, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[28] , generate_5Hz|Div_Clk|count_reg[28], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~93 , generate_5Hz|Div_Clk|Add0~93, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[29] , generate_5Hz|Div_Clk|count_reg[29], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~89 , generate_5Hz|Div_Clk|Add0~89, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[30] , generate_5Hz|Div_Clk|count_reg[30], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Add0~85 , generate_5Hz|Div_Clk|Add0~85, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|count_reg[31] , generate_5Hz|Div_Clk|count_reg[31], dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Equal0~3 , generate_5Hz|Div_Clk|Equal0~3, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Equal0~0 , generate_5Hz|Div_Clk|Equal0~0, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Equal0~1 , generate_5Hz|Div_Clk|Equal0~1, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Equal0~2 , generate_5Hz|Div_Clk|Equal0~2, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|Equal0~5 , generate_5Hz|Div_Clk|Equal0~5, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|tc_reg_temp~0 , generate_5Hz|Div_Clk|tc_reg_temp~0, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|tc_reg_temp , generate_5Hz|Div_Clk|tc_reg_temp, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|tc_reg~0 , generate_5Hz|Div_Clk|tc_reg~0, dds_and_nios_lab, 1
instance = comp, \generate_5Hz|Div_Clk|tc_reg , generate_5Hz|Div_Clk|tc_reg, dds_and_nios_lab, 1
instance = comp, \color_sync|sync_srl16_inferred[0] , color_sync|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \color_sync|sync_srl16_inferred[1] , color_sync|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~1 , Generate_LCD_scope_Clk|Div_Clk|Add0~1, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|reset_capture~feeder , Generate_LCD_scope_Clk|Div_Clk|reset_capture~feeder, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|reset_capture , Generate_LCD_scope_Clk|Div_Clk|reset_capture, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|reset_sync1~feeder , Generate_LCD_scope_Clk|Div_Clk|reset_sync1~feeder, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|reset_sync1 , Generate_LCD_scope_Clk|Div_Clk|reset_sync1, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|reset_sync2~feeder , Generate_LCD_scope_Clk|Div_Clk|reset_sync2~feeder, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|reset_sync2 , Generate_LCD_scope_Clk|Div_Clk|reset_sync2, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|reset_sync3~feeder , Generate_LCD_scope_Clk|Div_Clk|reset_sync3~feeder, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|reset_sync3 , Generate_LCD_scope_Clk|Div_Clk|reset_sync3, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|reset_negedge_sync , Generate_LCD_scope_Clk|Div_Clk|reset_negedge_sync, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Equal0~6 , Generate_LCD_scope_Clk|Div_Clk|Equal0~6, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[0] , Generate_LCD_scope_Clk|Div_Clk|count_reg[0], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~81 , Generate_LCD_scope_Clk|Div_Clk|Add0~81, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[1] , Generate_LCD_scope_Clk|Div_Clk|count_reg[1], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~5 , Generate_LCD_scope_Clk|Div_Clk|Add0~5, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[2] , Generate_LCD_scope_Clk|Div_Clk|count_reg[2], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~29 , Generate_LCD_scope_Clk|Div_Clk|Add0~29, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[3] , Generate_LCD_scope_Clk|Div_Clk|count_reg[3], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~25 , Generate_LCD_scope_Clk|Div_Clk|Add0~25, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[4] , Generate_LCD_scope_Clk|Div_Clk|count_reg[4], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~21 , Generate_LCD_scope_Clk|Div_Clk|Add0~21, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[5] , Generate_LCD_scope_Clk|Div_Clk|count_reg[5], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~17 , Generate_LCD_scope_Clk|Div_Clk|Add0~17, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[6] , Generate_LCD_scope_Clk|Div_Clk|count_reg[6], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~13 , Generate_LCD_scope_Clk|Div_Clk|Add0~13, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[7] , Generate_LCD_scope_Clk|Div_Clk|count_reg[7], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~9 , Generate_LCD_scope_Clk|Div_Clk|Add0~9, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[8] , Generate_LCD_scope_Clk|Div_Clk|count_reg[8], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Equal0~0 , Generate_LCD_scope_Clk|Div_Clk|Equal0~0, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~53 , Generate_LCD_scope_Clk|Div_Clk|Add0~53, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[9] , Generate_LCD_scope_Clk|Div_Clk|count_reg[9], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~49 , Generate_LCD_scope_Clk|Div_Clk|Add0~49, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[10] , Generate_LCD_scope_Clk|Div_Clk|count_reg[10], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~45 , Generate_LCD_scope_Clk|Div_Clk|Add0~45, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[11] , Generate_LCD_scope_Clk|Div_Clk|count_reg[11], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~41 , Generate_LCD_scope_Clk|Div_Clk|Add0~41, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[12] , Generate_LCD_scope_Clk|Div_Clk|count_reg[12], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~37 , Generate_LCD_scope_Clk|Div_Clk|Add0~37, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[13] , Generate_LCD_scope_Clk|Div_Clk|count_reg[13], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~33 , Generate_LCD_scope_Clk|Div_Clk|Add0~33, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[14] , Generate_LCD_scope_Clk|Div_Clk|count_reg[14], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~77 , Generate_LCD_scope_Clk|Div_Clk|Add0~77, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[15] , Generate_LCD_scope_Clk|Div_Clk|count_reg[15], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~73 , Generate_LCD_scope_Clk|Div_Clk|Add0~73, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[16] , Generate_LCD_scope_Clk|Div_Clk|count_reg[16], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~69 , Generate_LCD_scope_Clk|Div_Clk|Add0~69, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[17] , Generate_LCD_scope_Clk|Div_Clk|count_reg[17], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~65 , Generate_LCD_scope_Clk|Div_Clk|Add0~65, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[18] , Generate_LCD_scope_Clk|Div_Clk|count_reg[18], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~61 , Generate_LCD_scope_Clk|Div_Clk|Add0~61, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[19] , Generate_LCD_scope_Clk|Div_Clk|count_reg[19], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~57 , Generate_LCD_scope_Clk|Div_Clk|Add0~57, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[20] , Generate_LCD_scope_Clk|Div_Clk|count_reg[20], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~125 , Generate_LCD_scope_Clk|Div_Clk|Add0~125, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[21] , Generate_LCD_scope_Clk|Div_Clk|count_reg[21], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~121 , Generate_LCD_scope_Clk|Div_Clk|Add0~121, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[22] , Generate_LCD_scope_Clk|Div_Clk|count_reg[22], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~117 , Generate_LCD_scope_Clk|Div_Clk|Add0~117, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[23] , Generate_LCD_scope_Clk|Div_Clk|count_reg[23], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~113 , Generate_LCD_scope_Clk|Div_Clk|Add0~113, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[24] , Generate_LCD_scope_Clk|Div_Clk|count_reg[24], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~109 , Generate_LCD_scope_Clk|Div_Clk|Add0~109, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[25] , Generate_LCD_scope_Clk|Div_Clk|count_reg[25], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~105 , Generate_LCD_scope_Clk|Div_Clk|Add0~105, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[26] , Generate_LCD_scope_Clk|Div_Clk|count_reg[26], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~101 , Generate_LCD_scope_Clk|Div_Clk|Add0~101, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[27] , Generate_LCD_scope_Clk|Div_Clk|count_reg[27], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~97 , Generate_LCD_scope_Clk|Div_Clk|Add0~97, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[28] , Generate_LCD_scope_Clk|Div_Clk|count_reg[28], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~93 , Generate_LCD_scope_Clk|Div_Clk|Add0~93, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[29] , Generate_LCD_scope_Clk|Div_Clk|count_reg[29], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~89 , Generate_LCD_scope_Clk|Div_Clk|Add0~89, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[30] , Generate_LCD_scope_Clk|Div_Clk|count_reg[30], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Add0~85 , Generate_LCD_scope_Clk|Div_Clk|Add0~85, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|count_reg[31] , Generate_LCD_scope_Clk|Div_Clk|count_reg[31], dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Equal0~3 , Generate_LCD_scope_Clk|Div_Clk|Equal0~3, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Equal0~4 , Generate_LCD_scope_Clk|Div_Clk|Equal0~4, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Equal0~1 , Generate_LCD_scope_Clk|Div_Clk|Equal0~1, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Equal0~2 , Generate_LCD_scope_Clk|Div_Clk|Equal0~2, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|Equal0~5 , Generate_LCD_scope_Clk|Div_Clk|Equal0~5, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|tc_reg_temp~0 , Generate_LCD_scope_Clk|Div_Clk|tc_reg_temp~0, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|tc_reg_temp , Generate_LCD_scope_Clk|Div_Clk|tc_reg_temp, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|tc_reg~0 , Generate_LCD_scope_Clk|Div_Clk|tc_reg~0, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|tc_reg~feeder , Generate_LCD_scope_Clk|Div_Clk|tc_reg~feeder, dds_and_nios_lab, 1
instance = comp, \Generate_LCD_scope_Clk|Div_Clk|tc_reg , Generate_LCD_scope_Clk|Div_Clk|tc_reg, dds_and_nios_lab, 1
instance = comp, \sampler_sync|sync_srl16_inferred[0]~feeder , sampler_sync|sync_srl16_inferred[0]~feeder, dds_and_nios_lab, 1
instance = comp, \sampler_sync|sync_srl16_inferred[0] , sampler_sync|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sampler_sync|sync_srl16_inferred[1] , sampler_sync|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \color_interrupt_flag~0 , color_interrupt_flag~0, dds_and_nios_lab, 1
instance = comp, \U0|color_change_interrupt|d1_data_in , U0|color_change_interrupt|d1_data_in, dds_and_nios_lab, 1
instance = comp, \U0|color_change_interrupt|d2_data_in , U0|color_change_interrupt|d2_data_in, dds_and_nios_lab, 1
instance = comp, \U0|color_change_interrupt|edge_capture~0 , U0|color_change_interrupt|edge_capture~0, dds_and_nios_lab, 1
instance = comp, \U0|color_change_interrupt|edge_capture , U0|color_change_interrupt|edge_capture, dds_and_nios_lab, 1
instance = comp, \U0|color_change_interrupt|always1~1 , U0|color_change_interrupt|always1~1, dds_and_nios_lab, 1
instance = comp, \U0|color_change_interrupt|irq_mask , U0|color_change_interrupt|irq_mask, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq5_nxt , U0|cpu|A_ipending_reg_irq5_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq5 , U0|cpu|A_ipending_reg_irq5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_control_reg_rddata_muxed[5]~3 , U0|cpu|D_control_reg_rddata_muxed[5]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_control_reg_rddata[5] , U0|cpu|E_control_reg_rddata[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_control_reg_rddata[5] , U0|cpu|M_control_reg_rddata[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[5] , U0|cpu|A_inst_result[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[5]~19 , U0|cpu|A_wr_data_unfiltered[5]~19, dds_and_nios_lab, 1
instance = comp, \rtl~2 , rtl~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[5] , U0|cpu|A_slow_inst_result[5], dds_and_nios_lab, 1
instance = comp, \rtl~10 , rtl~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~6 , U0|cpu|A_shift_rot_result~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[5] , U0|cpu|A_shift_rot_result[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[5]~20 , U0|cpu|A_wr_data_unfiltered[5]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[4] , U0|cpu|W_wr_data[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[4]~17 , U0|cpu|D_src2_reg[4]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[4]~18 , U0|cpu|D_src2_reg[4]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[4] , U0|cpu|E_src2_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[4] , U0|cpu|M_st_data[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[4] , U0|cpu|A_st_data[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[4]~18 , U0|cpu|M_dc_st_data[4]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[4] , U0|cpu|A_dc_st_data[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][4]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][4]~DUPLICATE , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux27~2 , U0|vga|alt_vip_vfr_0|slave|Mux27~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][4]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][4]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][4]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux27~1 , U0|vga|alt_vip_vfr_0|slave|Mux27~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector14~0 , U0|vga|alt_vip_vfr_0|slave|Selector14~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][4]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][4]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux27~0 , U0|vga|alt_vip_vfr_0|slave|Mux27~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector14~1 , U0|vga|alt_vip_vfr_0|slave|Selector14~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][4]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux27~3 , U0|vga|alt_vip_vfr_0|slave|Mux27~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector14~2 , U0|vga|alt_vip_vfr_0|slave|Selector14~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector14~3 , U0|vga|alt_vip_vfr_0|slave|Selector14~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[4] , U0|vga|alt_vip_vfr_0|slave|av_readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][4] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~18 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][4]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][4] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[4]~165 , U0|mm_interconnect_0|rsp_mux|src_data[4]~165, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[0] , U0|color_change_out|data_out[0], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[4] , U0|color_change_data|read_mux_out[4], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[4] , U0|color_change_data|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[4] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[4]~feeder , U0|div_freq|data_out[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[4] , U0|div_freq|data_out[4], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[4] , U0|div_freq|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[4] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \HOLDING_SPACE~0 , HOLDING_SPACE~0, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[4] , U0|keyboard_keys|read_mux_out[4], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[4] , U0|keyboard_keys|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[4] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][4] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~10 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][4]~feeder , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][4] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[4]~168 , U0|mm_interconnect_0|rsp_mux|src_data[4]~168, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[4]~feeder , U0|audio|data_fregen|data_out[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[4] , U0|audio|data_fregen|data_out[4], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[4] , U0|audio|data_fregen|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[4] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][4] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~18 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][4]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][4] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[4]~170 , U0|mm_interconnect_0|rsp_mux|src_data[4]~170, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[4]~171 , U0|mm_interconnect_0|rsp_mux|src_data[4]~171, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[4]~feeder , U0|signal_selector|data_out[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[4] , U0|signal_selector|data_out[4], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|readdata[4] , U0|signal_selector|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[4] , U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[4]~167 , U0|mm_interconnect_0|rsp_mux|src_data[4]~167, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[4]~feeder , U0|dds_increment|data_out[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[4] , U0|dds_increment|data_out[4], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[4] , U0|dds_increment|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[4] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[4] , U0|mouse_pos|read_mux_out[4], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[4] , U0|mouse_pos|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[4] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][4] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~11 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][4] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[4]~169 , U0|mm_interconnect_0|rsp_mux|src_data[4]~169, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[4]~feeder , U0|audio|out_data_audio|data_out[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[4] , U0|audio|out_data_audio|data_out[4], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[4] , U0|audio|out_data_audio|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[4] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][4] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~18 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][4]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][4] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[4] , U0|timer|counter_snapshot[4], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[20] , U0|timer|counter_snapshot[20], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[4]~24 , U0|timer|read_mux_out[4]~24, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[4] , U0|timer|readdata[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[4] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[4]~166 , U0|mm_interconnect_0|rsp_mux|src_data[4]~166, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[4]~172 , U0|mm_interconnect_0|rsp_mux|src_data[4]~172, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[4]~173 , U0|mm_interconnect_0|rsp_mux|src_data[4]~173, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[4] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[4] , U0|cpu|d_readdata_d1[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[4]~23 , U0|cpu|dc_data_wr_port_data[4]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0 , U0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_data_ram_ld_align_sign_bit_16_hi , U0|cpu|M_data_ram_ld_align_sign_bit_16_hi, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_data_ram_ld_align_sign_bit~0 , U0|cpu|M_data_ram_ld_align_sign_bit~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_data_ram_ld_align_sign_bit , U0|cpu|A_data_ram_ld_align_sign_bit, dds_and_nios_lab, 1
instance = comp, \rtl~37 , rtl~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~18 , U0|cpu|A_shift_rot_result~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[26] , U0|cpu|A_shift_rot_result[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[26]~feeder , U0|cpu|A_slow_inst_result[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[26] , U0|cpu|A_slow_inst_result[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[26]~43 , U0|cpu|A_wr_data_unfiltered[26]~43, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[26]~feeder , U0|cpu|A_inst_result[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[26] , U0|cpu|A_inst_result[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[26]~44 , U0|cpu|A_wr_data_unfiltered[26]~44, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[26] , U0|cpu|W_wr_data[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[26]~18 , U0|cpu|D_src1_reg[26]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[26]~DUPLICATE , U0|cpu|E_src1[26]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \rtl~50 , rtl~50, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[30] , U0|cpu|M_rot_prestep2[30], dds_and_nios_lab, 1
instance = comp, \rtl~33 , rtl~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~12 , U0|cpu|A_shift_rot_result~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[30] , U0|cpu|A_shift_rot_result[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[30]~feeder , U0|cpu|A_slow_inst_result[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[30] , U0|cpu|A_slow_inst_result[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[30]~31 , U0|cpu|A_wr_data_unfiltered[30]~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~21 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~17 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[30] , U0|cpu|A_mul_partial_prod[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[29] , U0|cpu|A_mul_partial_prod[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~53 , U0|cpu|Add19~53, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[29] , U0|cpu|A_mul_result[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~49 , U0|cpu|Add19~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[30] , U0|cpu|A_mul_result[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[30]~32 , U0|cpu|A_wr_data_unfiltered[30]~32, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[30] , U0|cpu|W_wr_data[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[30]~12 , U0|cpu|D_src1_reg[30]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[30] , U0|cpu|E_src1[30], dds_and_nios_lab, 1
instance = comp, \rtl~43 , rtl~43, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[3] , U0|cpu|M_rot_prestep2[3], dds_and_nios_lab, 1
instance = comp, \rtl~12 , rtl~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~8 , U0|cpu|A_shift_rot_result~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[3] , U0|cpu|A_shift_rot_result[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[19]~DUPLICATE , U0|cpu|d_readdata_d1[19]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \rtl~4 , rtl~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[3] , U0|cpu|A_slow_inst_result[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[19]~DUPLICATE , U0|cpu|A_inst_result[19]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_inst_result[3]~4 , U0|cpu|M_inst_result[3]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ienable_reg_irq3 , U0|cpu|A_ienable_reg_irq3, dds_and_nios_lab, 1
instance = comp, \U0|key|d1_data_in[0]~feeder , U0|key|d1_data_in[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|key|d1_data_in[0] , U0|key|d1_data_in[0], dds_and_nios_lab, 1
instance = comp, \U0|key|d2_data_in[0] , U0|key|d2_data_in[0], dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture~1 , U0|key|edge_capture~1, dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture[0] , U0|key|edge_capture[0], dds_and_nios_lab, 1
instance = comp, \U0|key|irq_mask[2] , U0|key|irq_mask[2], dds_and_nios_lab, 1
instance = comp, \KEY[2]~input , KEY[2]~input, dds_and_nios_lab, 1
instance = comp, \U0|key|d1_data_in[2] , U0|key|d1_data_in[2], dds_and_nios_lab, 1
instance = comp, \U0|key|d2_data_in[2] , U0|key|d2_data_in[2], dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture~3 , U0|key|edge_capture~3, dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture[2] , U0|key|edge_capture[2], dds_and_nios_lab, 1
instance = comp, \U0|key|irq_mask[1]~feeder , U0|key|irq_mask[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|key|irq_mask[1] , U0|key|irq_mask[1], dds_and_nios_lab, 1
instance = comp, \U0|key|irq_mask[0] , U0|key|irq_mask[0], dds_and_nios_lab, 1
instance = comp, \KEY[1]~input , KEY[1]~input, dds_and_nios_lab, 1
instance = comp, \U0|key|d1_data_in[1] , U0|key|d1_data_in[1], dds_and_nios_lab, 1
instance = comp, \U0|key|d2_data_in[1] , U0|key|d2_data_in[1], dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture~2 , U0|key|edge_capture~2, dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture[1] , U0|key|edge_capture[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq3_nxt~0 , U0|cpu|A_ipending_reg_irq3_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|key|edge_capture[3]~DUPLICATE , U0|key|edge_capture[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq3_nxt~1 , U0|cpu|A_ipending_reg_irq3_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq3 , U0|cpu|A_ipending_reg_irq3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_control_reg_rddata_muxed[3]~5 , U0|cpu|D_control_reg_rddata_muxed[3]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_control_reg_rddata[3] , U0|cpu|E_control_reg_rddata[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_control_reg_rddata[3] , U0|cpu|M_control_reg_rddata[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[3] , U0|cpu|A_inst_result[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[3]~23 , U0|cpu|A_wr_data_unfiltered[3]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[3]~24 , U0|cpu|A_wr_data_unfiltered[3]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[1]~7 , U0|cpu|D_src2_reg[1]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[1] , U0|cpu|E_src2_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[1]~feeder , U0|cpu|M_st_data[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[1] , U0|cpu|M_st_data[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[1]~8 , U0|cpu|M_dc_st_data[1]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[1] , U0|cpu|A_dc_st_data[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[1] , U0|cpu|A_st_data[1], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[1] , U0|keyboard_keys|read_mux_out[1], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[1] , U0|keyboard_keys|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[1]~DUPLICATE , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][1] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~4 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][1]~feeder , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][1] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[1]~feeder , U0|signal_selector|data_out[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[1] , U0|signal_selector|data_out[1], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|readdata[1] , U0|signal_selector|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~78 , U0|mm_interconnect_0|rsp_mux|src_data[1]~78, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[1]~DUPLICATE , Cursor_inst|cur_Y[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[1] , U0|mouse_pos|read_mux_out[1], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[1] , U0|mouse_pos|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][1] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~4 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][1]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][1] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|data_out[1] , U0|modulation_selector|data_out[1], dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|readdata[1] , U0|modulation_selector|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|modulation_selector_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~84 , U0|mm_interconnect_0|rsp_mux|src_data[1]~84, dds_and_nios_lab, 1
instance = comp, \color_flags~0 , color_flags~0, dds_and_nios_lab, 1
instance = comp, \color_flags[1] , color_flags[1], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[1] , U0|color_change_data|read_mux_out[1], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[1] , U0|color_change_data|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[1]~feeder , U0|div_freq|data_out[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[1] , U0|div_freq|data_out[1], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[1] , U0|div_freq|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][1]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][1]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux30~6 , U0|vga|alt_vip_vfr_0|slave|Mux30~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux30~0 , U0|vga|alt_vip_vfr_0|slave|Mux30~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|always32~0 , U0|vga|alt_vip_vfr_0|slave|always32~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|interrupt_enables[0] , U0|vga|alt_vip_vfr_0|slave|interrupt_enables[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|frame_complete~0 , U0|vga|alt_vip_vfr_0|controller|frame_complete~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|frame_complete , U0|vga|alt_vip_vfr_0|controller|frame_complete, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|clear_interrupts , U0|vga|alt_vip_vfr_0|slave|clear_interrupts, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|interrupt_register~0 , U0|vga|alt_vip_vfr_0|slave|interrupt_register~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|interrupt_register[1] , U0|vga|alt_vip_vfr_0|slave|interrupt_register[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector17~0 , U0|vga|alt_vip_vfr_0|slave|Selector17~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux30~4 , U0|vga|alt_vip_vfr_0|slave|Mux30~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][1]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][1]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux30~5 , U0|vga|alt_vip_vfr_0|slave|Mux30~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector17~1 , U0|vga|alt_vip_vfr_0|slave|Selector17~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector17~2 , U0|vga|alt_vip_vfr_0|slave|Selector17~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[1] , U0|vga|alt_vip_vfr_0|slave|av_readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][1] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~8 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][1]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][1] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~85 , U0|mm_interconnect_0|rsp_mux|src_data[1]~85, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~86 , U0|mm_interconnect_0|rsp_mux|src_data[1]~86, dds_and_nios_lab, 1
instance = comp, \U0|key|read_mux_out[1]~0 , U0|key|read_mux_out[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|key|readdata[1] , U0|key|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~77 , U0|mm_interconnect_0|rsp_mux|src_data[1]~77, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][1] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~79 , U0|mm_interconnect_0|rsp_mux|src_data[1]~79, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[1] , U0|audio|out_data_audio|data_out[1], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[1] , U0|audio|out_data_audio|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][1] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~8 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][1]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][1] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[17] , U0|timer|counter_snapshot[17], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[1]~1 , U0|timer|read_mux_out[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[1]~2 , U0|timer|counter_snapshot[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[1] , U0|timer|counter_snapshot[1], dds_and_nios_lab, 1
instance = comp, \U0|timer|period_l_register[1] , U0|timer|period_l_register[1], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[1]~0 , U0|timer|read_mux_out[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[1] , U0|timer|read_mux_out[1], dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[1] , U0|timer|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~81 , U0|mm_interconnect_0|rsp_mux|src_data[1]~81, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[1] , U0|dds_increment|data_out[1], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[1] , U0|dds_increment|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~82 , U0|mm_interconnect_0|rsp_mux|src_data[1]~82, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[1]~feeder , U0|audio|data_fregen|data_out[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[1] , U0|audio|data_fregen|data_out[1], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[1] , U0|audio|data_fregen|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[1] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][1] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~8 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][1] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~80 , U0|mm_interconnect_0|rsp_mux|src_data[1]~80, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~83 , U0|mm_interconnect_0|rsp_mux|src_data[1]~83, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[1]~87 , U0|mm_interconnect_0|rsp_mux|src_data[1]~87, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[1] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[1] , U0|cpu|d_readdata_d1[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[1]~13 , U0|cpu|dc_data_wr_port_data[1]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[10]~feeder , U0|cpu|A_inst_result[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[10] , U0|cpu|A_inst_result[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~1 , U0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[10] , U0|cpu|A_slow_inst_result[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[10]~6 , U0|cpu|A_wr_data_unfiltered[10]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[10]~5 , U0|cpu|D_src2_reg[10]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[10] , U0|cpu|W_wr_data[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[10]~117 , U0|cpu|D_src2_reg[10]~117, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[10] , U0|cpu|E_src2[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_rd_port_addr[8]~8 , U0|cpu|dc_data_rd_port_addr[8]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[17]~feeder , U0|cpu|A_inst_result[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[17] , U0|cpu|A_inst_result[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[9] , U0|cpu|M_rot_prestep2[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[1] , U0|cpu|M_rot_prestep2[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[17] , U0|cpu|M_rot_prestep2[17], dds_and_nios_lab, 1
instance = comp, \rtl~30 , rtl~30, dds_and_nios_lab, 1
instance = comp, \rtl~83 , rtl~83, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_mask[1]~DUPLICATE , U0|cpu|M_rot_mask[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~28 , U0|cpu|A_shift_rot_result~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[17] , U0|cpu|A_shift_rot_result[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[17]~feeder , U0|cpu|A_slow_inst_result[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[17] , U0|cpu|A_slow_inst_result[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[17]~67 , U0|cpu|A_wr_data_unfiltered[17]~67, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[17]~68 , U0|cpu|A_wr_data_unfiltered[17]~68, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[17]~28 , U0|cpu|D_src1_reg[17]~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[17] , U0|cpu|E_src1[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[17]~15 , U0|cpu|E_logic_result[17]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[17]~20 , U0|cpu|E_alu_result[17]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[17]~57 , U0|cpu|D_src2_reg[17]~57, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[17]~28 , U0|cpu|D_src2[17]~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[17]~34 , U0|cpu|D_src2[17]~34, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[17] , U0|cpu|E_src2[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[17] , U0|cpu|M_src2[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[17]~feeder , U0|cpu|A_mul_src2[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[17] , U0|cpu|A_mul_src2[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[1] , U0|cpu|A_mul_src2[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[20] , U0|cpu|A_mul_partial_prod[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[20] , U0|cpu|A_mul_result[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[20]~feeder , U0|cpu|A_slow_inst_result[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[20]~DUPLICATE , U0|cpu|d_readdata_d1[20]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[20] , U0|cpu|A_slow_inst_result[20], dds_and_nios_lab, 1
instance = comp, \rtl~27 , rtl~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~15 , U0|cpu|A_shift_rot_result~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[20] , U0|cpu|A_shift_rot_result[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[20]~37 , U0|cpu|A_wr_data_unfiltered[20]~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[20]~feeder , U0|cpu|A_inst_result[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[20] , U0|cpu|A_inst_result[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[20]~38 , U0|cpu|A_wr_data_unfiltered[20]~38, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[20]~15 , U0|cpu|D_src1_reg[20]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[20] , U0|cpu|E_src1[20], dds_and_nios_lab, 1
instance = comp, \rtl~63 , rtl~63, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[25] , U0|cpu|M_rot_prestep2[25], dds_and_nios_lab, 1
instance = comp, \rtl~22 , rtl~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_mask[1] , U0|cpu|M_rot_mask[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~0 , U0|cpu|A_shift_rot_result~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[9] , U0|cpu|A_shift_rot_result[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[9]~4 , U0|cpu|A_wr_data_unfiltered[9]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[9]~4 , U0|cpu|D_src2_reg[9]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[9] , U0|cpu|W_wr_data[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[9]~121 , U0|cpu|D_src2_reg[9]~121, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[9] , U0|cpu|E_src2[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_rd_port_addr[4]~4 , U0|cpu|dc_tag_rd_port_addr[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[0] , U0|cpu|A_dc_actual_tag[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[0]~feeder , U0|cpu|A_dc_wb_tag[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[0] , U0|cpu|A_dc_wb_tag[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[0]~17 , U0|cpu|d_address_tag_field_nxt[0]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[0] , U0|cpu|d_address_tag_field[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal2~0 , U0|mm_interconnect_0|router|Equal2~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal11~0 , U0|mm_interconnect_0|router|Equal11~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal25~1 , U0|mm_interconnect_0|router|Equal25~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[121]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[121]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[121] , U0|mm_interconnect_0|limiter_pipeline|core|data0[121], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[121] , U0|mm_interconnect_0|limiter_pipeline|core|data1[121], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|take_in_data , U0|mm_interconnect_0|crosser|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_data_fregen_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_valid , U0|mm_interconnect_0|crosser_014|clock_xer|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|rvalid~0 , U0|jtag_uart|rvalid~0, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|rvalid , U0|jtag_uart|rvalid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[15]~feeder , U0|audio|data_fregen|data_out[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[15] , U0|audio|data_fregen|data_out[15], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[15] , U0|audio|data_fregen|readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[15] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][15] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~4 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][15]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][15] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[15]~52 , U0|mm_interconnect_0|rsp_mux|src_data[15]~52, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[15]~feeder , U0|audio|out_data_audio|data_out[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[15] , U0|audio|out_data_audio|data_out[15], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[15] , U0|audio|out_data_audio|readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[15] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][15] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~4 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][15]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][15] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[15]~1 , U0|timer|counter_snapshot[15]~1, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[15] , U0|timer|counter_snapshot[15], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[31] , U0|timer|counter_snapshot[31], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[15]~44 , U0|timer|read_mux_out[15]~44, dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[15] , U0|timer|readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[15]~53 , U0|mm_interconnect_0|rsp_mux|src_data[15]~53, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[15]~54 , U0|mm_interconnect_0|rsp_mux|src_data[15]~54, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[15] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][15]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux16~3 , U0|vga|alt_vip_vfr_0|slave|Mux16~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector3~1 , U0|vga|alt_vip_vfr_0|slave|Selector3~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector3~2 , U0|vga|alt_vip_vfr_0|slave|Selector3~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][15]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][15]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][15]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux16~1 , U0|vga|alt_vip_vfr_0|slave|Mux16~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][15]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux16~2 , U0|vga|alt_vip_vfr_0|slave|Mux16~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector3~0 , U0|vga|alt_vip_vfr_0|slave|Selector3~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][15]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][15]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][15] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux16~0 , U0|vga|alt_vip_vfr_0|slave|Mux16~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector3~3 , U0|vga|alt_vip_vfr_0|slave|Selector3~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[15] , U0|vga|alt_vip_vfr_0|slave|av_readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][15] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~4 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][15] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[15]~50 , U0|mm_interconnect_0|rsp_mux|src_data[15]~50, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[15] , U0|div_freq|data_out[15], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[15] , U0|div_freq|readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[15] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~15 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[15]~47 , U0|mm_interconnect_0|rsp_mux|src_data[15]~47, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[15] , U0|mouse_pos|read_mux_out[15], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[15] , U0|mouse_pos|readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[15] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][15] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~2 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][15]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][15] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[15]~49 , U0|mm_interconnect_0|rsp_mux|src_data[15]~49, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[15]~feeder , U0|dds_increment|data_out[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[15] , U0|dds_increment|data_out[15], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[15] , U0|dds_increment|readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[15] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \HOLDING_2~1 , HOLDING_2~1, dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[15] , U0|keyboard_keys|read_mux_out[15], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[15] , U0|keyboard_keys|readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[15]~DUPLICATE , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[15]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][15] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[15] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~2 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][15] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[15]~48 , U0|mm_interconnect_0|rsp_mux|src_data[15]~48, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[15]~55 , U0|mm_interconnect_0|rsp_mux|src_data[15]~55, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[15] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[15] , U0|cpu|d_readdata_d1[15], dds_and_nios_lab, 1
instance = comp, \rtl~0 , rtl~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[7] , U0|cpu|A_slow_inst_result[7], dds_and_nios_lab, 1
instance = comp, \rtl~8 , rtl~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~22 , U0|cpu|A_shift_rot_result~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[7] , U0|cpu|A_shift_rot_result[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[7]~feeder , U0|cpu|A_inst_result[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[7] , U0|cpu|A_inst_result[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[23]~DUPLICATE , U0|cpu|A_inst_result[23]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[7]~51 , U0|cpu|A_wr_data_unfiltered[7]~51, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[7]~52 , U0|cpu|A_wr_data_unfiltered[7]~52, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[7] , U0|cpu|W_wr_data[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[7]~22 , U0|cpu|D_src1_reg[7]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[7] , U0|cpu|E_src1[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_rd_port_addr[5]~5 , U0|cpu|dc_data_rd_port_addr[5]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[4]~feeder , U0|cpu|A_dc_rd_data[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[4] , U0|cpu|A_dc_rd_data[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[4]~feeder , U0|cpu|A_dc_xfer_wr_data[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[4] , U0|cpu|A_dc_xfer_wr_data[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[3]~6 , U0|cpu|d_writedata_nxt[3]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[3]~7 , U0|cpu|d_writedata_nxt[3]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[3] , U0|cpu|d_writedata[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[3]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[3] , U0|mm_interconnect_0|limiter_pipeline|core|data0[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[3] , U0|mm_interconnect_0|limiter_pipeline|core|data1[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~0 , U0|mm_interconnect_0|cmd_mux_006|src_payload~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[3]~8 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[3]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[7] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[7] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][7] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[7]~35 , U0|mm_interconnect_0|rsp_mux|src_data[7]~35, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[7]~feeder , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[7]~30 , U0|mm_interconnect_0|rsp_mux_001|src_data[7]~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[7] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[7] , U0|cpu|i_readdata_d1[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 , U0|cpu|DE1_SoC_QSYS_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[7]~32 , U0|cpu|F_iw[7]~32, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[7] , U0|cpu|D_iw[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[1]~feeder , U0|cpu|E_src2[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[1] , U0|cpu|E_src2[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[1]~0 , U0|cpu|E_logic_result[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[1] , U0|cpu|E_alu_result[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[1] , U0|cpu|M_alu_result[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ld_align_sh16~0 , U0|cpu|M_ld_align_sh16~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_align_sh16~DUPLICATE , U0|cpu|A_ld_align_sh16~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \rtl~3 , rtl~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[4] , U0|cpu|A_slow_inst_result[4], dds_and_nios_lab, 1
instance = comp, \rtl~11 , rtl~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~7 , U0|cpu|A_shift_rot_result~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[4] , U0|cpu|A_shift_rot_result[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_inst_result[4]~3 , U0|cpu|M_inst_result[4]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal11~1 , U0|mm_interconnect_0|router|Equal11~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[138]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[138]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[138] , U0|mm_interconnect_0|limiter_pipeline|core|data0[138], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[138] , U0|mm_interconnect_0|limiter_pipeline|core|data1[138], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent|m0_write~0 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter[0]~DUPLICATE , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|wait_latency_counter[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|always1~0 , U0|lfsr_clk_interrupt_gen|always1~0, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|always1~1 , U0|lfsr_clk_interrupt_gen|always1~1, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|irq_mask , U0|lfsr_clk_interrupt_gen|irq_mask, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ienable_reg_irq4 , U0|cpu|A_ienable_reg_irq4, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|d1_data_in~feeder , U0|lfsr_clk_interrupt_gen|d1_data_in~feeder, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|d1_data_in , U0|lfsr_clk_interrupt_gen|d1_data_in, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|d2_data_in , U0|lfsr_clk_interrupt_gen|d2_data_in, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|edge_capture~0 , U0|lfsr_clk_interrupt_gen|edge_capture~0, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|edge_capture , U0|lfsr_clk_interrupt_gen|edge_capture, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq4_nxt , U0|cpu|A_ipending_reg_irq4_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq4 , U0|cpu|A_ipending_reg_irq4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_control_reg_rddata_muxed[4]~4 , U0|cpu|D_control_reg_rddata_muxed[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_control_reg_rddata[4] , U0|cpu|E_control_reg_rddata[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_control_reg_rddata[4] , U0|cpu|M_control_reg_rddata[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[4] , U0|cpu|A_inst_result[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[4]~21 , U0|cpu|A_wr_data_unfiltered[4]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[4] , U0|cpu|A_mul_result[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[4]~22 , U0|cpu|A_wr_data_unfiltered[4]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[4]~7 , U0|cpu|D_src1_reg[4]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[4] , U0|cpu|E_src1[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~29 , U0|cpu|Add17~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~25 , U0|cpu|Add17~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_rd_port_addr[3]~3 , U0|cpu|dc_data_rd_port_addr[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[9]~feeder , U0|cpu|A_inst_result[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[9] , U0|cpu|A_inst_result[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_inst_result[1]~0 , U0|cpu|M_inst_result[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ienable_reg_irq1 , U0|cpu|A_ienable_reg_irq1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[1]~5 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[1]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq1_nxt~0 , U0|cpu|A_ipending_reg_irq1_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq1 , U0|cpu|A_ipending_reg_irq1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_control_reg_rddata_muxed[1]~0 , U0|cpu|D_control_reg_rddata_muxed[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_control_reg_rddata[1] , U0|cpu|E_control_reg_rddata[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_control_reg_rddata[1] , U0|cpu|M_control_reg_rddata[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[1] , U0|cpu|A_inst_result[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[1]~9 , U0|cpu|A_wr_data_unfiltered[1]~9, dds_and_nios_lab, 1
instance = comp, \rtl~14 , rtl~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~2 , U0|cpu|A_shift_rot_result~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[1] , U0|cpu|A_shift_rot_result[1], dds_and_nios_lab, 1
instance = comp, \rtl~6 , rtl~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[1] , U0|cpu|A_slow_inst_result[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[1]~11 , U0|cpu|A_wr_data_unfiltered[1]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[1]~2 , U0|cpu|D_src1_reg[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[1] , U0|cpu|E_src1[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~33 , U0|cpu|Add17~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_rd_port_addr[0]~0 , U0|cpu|dc_data_rd_port_addr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[31]~feeder , U0|cpu|A_inst_result[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[31]~DUPLICATE , U0|cpu|A_inst_result[31]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \rtl~32 , rtl~32, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~5 , U0|cpu|A_shift_rot_result~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[31] , U0|cpu|A_shift_rot_result[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[31]~feeder , U0|cpu|A_slow_inst_result[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[31] , U0|cpu|A_slow_inst_result[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[31]~17 , U0|cpu|A_wr_data_unfiltered[31]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~5 , U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[31] , U0|cpu|A_mul_partial_prod[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add19~21 , U0|cpu|Add19~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[31] , U0|cpu|A_mul_result[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[31]~18 , U0|cpu|A_wr_data_unfiltered[31]~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[31] , U0|cpu|W_wr_data[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[31]~5 , U0|cpu|D_src1_reg[31]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[31] , U0|cpu|E_src1[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_fill_bit~0 , U0|cpu|E_rot_fill_bit~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_fill_bit , U0|cpu|M_rot_fill_bit, dds_and_nios_lab, 1
instance = comp, \rtl~23 , rtl~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~24 , U0|cpu|A_shift_rot_result~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[8] , U0|cpu|A_shift_rot_result[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[8]~56 , U0|cpu|A_wr_data_unfiltered[8]~56, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[8]~53 , U0|cpu|D_src2_reg[8]~53, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[8] , U0|cpu|W_wr_data[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[8]~113 , U0|cpu|D_src2_reg[8]~113, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[8] , U0|cpu|E_src2[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~3 , U0|cpu|E_alu_result~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~33 , U0|cpu|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~29 , U0|cpu|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~17 , U0|cpu|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~25 , U0|cpu|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~21 , U0|cpu|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~13 , U0|cpu|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add0~9 , U0|cpu|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[6] , U0|cpu|D_br_taken_waddr_partial[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[6]~feeder , U0|cpu|E_extra_pc[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[6] , U0|cpu|D_pc_plus_one[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[6] , U0|cpu|E_extra_pc[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[8] , U0|cpu|E_alu_result[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[8] , U0|cpu|M_alu_result[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[8] , U0|cpu|A_mem_baddr[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_addr[6]~6 , U0|cpu|dc_data_wr_port_addr[6]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[3] , U0|cpu|A_dc_rd_data[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[3]~feeder , U0|cpu|A_dc_xfer_wr_data[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[3] , U0|cpu|A_dc_xfer_wr_data[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[2] , U0|cpu|M_st_data[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[2] , U0|cpu|A_st_data[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[2]~4 , U0|cpu|d_writedata_nxt[2]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[2]~5 , U0|cpu|d_writedata_nxt[2]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[2] , U0|cpu|d_writedata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[2]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[2] , U0|mm_interconnect_0|limiter_pipeline|core|data0[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[2] , U0|mm_interconnect_0|limiter_pipeline|core|data1[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~5 , U0|mm_interconnect_0|cmd_mux_006|src_payload~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~6 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[2]~4 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[2]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[1]~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[2]~4 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[2]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~7 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[2] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][2] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[2]~3 , U0|mm_interconnect_0|rsp_mux_001|src_data[2]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[2] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[2]~feeder , U0|cpu|i_readdata_d1[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[2] , U0|cpu|i_readdata_d1[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[29]~16 , U0|cpu|F_iw[29]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[29] , U0|cpu|D_iw[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_a_rd_port_addr[2]~2 , U0|cpu|rf_a_rd_port_addr[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[0]~3 , U0|cpu|D_src1_reg[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[0] , U0|cpu|E_src1[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_mem_byte_en[1]~0 , U0|cpu|E_mem_byte_en[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_mem_byte_en[1] , U0|cpu|M_mem_byte_en[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_byteenable_nxt[1]~2 , U0|cpu|d_byteenable_nxt[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_byteenable[1] , U0|cpu|d_byteenable[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[33]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[33]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[33] , U0|mm_interconnect_0|limiter_pipeline|core|data0[33], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[33] , U0|mm_interconnect_0|limiter_pipeline|core|data1[33], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[33] , U0|mm_interconnect_0|cmd_mux_006|src_data[33], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|byteenable[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|byteenable[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_byteenable[1]~3 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_byteenable[1]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[12] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12]~feeder , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][12] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[12]~185 , U0|mm_interconnect_0|rsp_mux|src_data[12]~185, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[12]~21 , U0|mm_interconnect_0|rsp_mux_001|src_data[12]~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[12] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[12]~feeder , U0|cpu|i_readdata_d1[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[12] , U0|cpu|i_readdata_d1[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[7] , U0|cpu|D_br_taken_waddr_partial[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[7]~feeder , U0|cpu|E_extra_pc[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[7] , U0|cpu|D_pc_plus_one[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[7] , U0|cpu|E_extra_pc[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~1 , U0|cpu|E_alu_result~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[9] , U0|cpu|E_alu_result[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[9] , U0|cpu|M_alu_result[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_line[4] , U0|cpu|A_dc_wb_line[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field_nxt[4]~3 , U0|cpu|d_address_line_field_nxt[4]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field[4] , U0|cpu|d_address_line_field[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[45]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[45]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[45] , U0|mm_interconnect_0|limiter_pipeline|core|data0[45], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[45] , U0|mm_interconnect_0|limiter_pipeline|core|data1[45], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[45] , U0|mm_interconnect_0|cmd_mux_006|src_data[45], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[7] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[7]~7 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[7]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[31] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~35 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~35, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[32] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[32], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[32]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[32]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[32] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[32], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[8] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[6]~6 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[6]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[28] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[28]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[28] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~29 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[29] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[29]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[29] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[5] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[3]~3 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~11 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[22] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[22] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~21 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[23] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[23] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[23] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~24 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[24] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[24] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|resetlatch~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|resetlatch~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|resetlatch , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|resetlatch, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~36 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~36, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[33] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[33], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[33] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[33], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[30]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[30] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[30] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~31 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~32 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~32, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~33 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~34 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~34, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[31]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[31] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[29] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~30 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[30] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[30] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[27]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[27] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[27]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[27] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~28 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[28] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[28] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[4] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[2]~2 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[10] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][10] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[10]~72 , U0|mm_interconnect_0|rsp_mux|src_data[10]~72, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[10]~27 , U0|mm_interconnect_0|rsp_mux_001|src_data[10]~27, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[10] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[10]~feeder , U0|cpu|i_readdata_d1[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[10] , U0|cpu|i_readdata_d1[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[8]~31 , U0|cpu|F_iw[8]~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[8] , U0|cpu|D_iw[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[2]~feeder , U0|cpu|E_src2[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[2] , U0|cpu|E_src2[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[1] , U0|cpu|D_br_taken_waddr_partial[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[1]~feeder , U0|cpu|E_extra_pc[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[1] , U0|cpu|D_pc_plus_one[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[1] , U0|cpu|E_extra_pc[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[3] , U0|cpu|E_alu_result[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[3]~feeder , U0|cpu|M_alu_result[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[3] , U0|cpu|M_alu_result[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_offset_field_nxt[1]~1 , U0|cpu|d_address_offset_field_nxt[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_offset_field[1] , U0|cpu|d_address_offset_field[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[39]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[39]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[39] , U0|mm_interconnect_0|limiter_pipeline|core|data0[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[39] , U0|mm_interconnect_0|limiter_pipeline|core|data1[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[39] , U0|mm_interconnect_0|cmd_mux_006|src_data[39], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[1]~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_addr[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[26]~29 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[26]~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[26] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[26] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~27 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[27] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[25]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[25] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~26 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[26] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[24]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[24] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~23 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[25] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[25]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[25] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_error~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_error~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_error , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_error, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~7 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[34] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[34], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[34]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[34]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[34] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[34], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd_d1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~9 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~18 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~18, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[4] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|WideOr0~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~2 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[0]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~3 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[1]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~6 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[2]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[2] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~13 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[3] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[0]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~2 , U0|mm_interconnect_0|cmd_mux_006|src_payload~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[0]~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[16] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[16]~17 , U0|mm_interconnect_0|rsp_mux_001|src_data[16]~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[16] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[16] , U0|cpu|i_readdata_d1[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[22] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[22] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[22]~15 , U0|mm_interconnect_0|rsp_mux_001|src_data[22]~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[22] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[22] , U0|cpu|i_readdata_d1[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[23] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[23] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[23]~12 , U0|mm_interconnect_0|rsp_mux_001|src_data[23]~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[23] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[23] , U0|cpu|i_readdata_d1[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[24] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[24] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[24]~14 , U0|mm_interconnect_0|rsp_mux_001|src_data[24]~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[24] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[24] , U0|cpu|i_readdata_d1[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[25] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[25] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[25]~11 , U0|mm_interconnect_0|rsp_mux_001|src_data[25]~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[25] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[25]~feeder , U0|cpu|i_readdata_d1[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[25] , U0|cpu|i_readdata_d1[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[26] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[26] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[26]~13 , U0|mm_interconnect_0|rsp_mux_001|src_data[26]~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[26] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[26] , U0|cpu|i_readdata_d1[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 , U0|cpu|DE1_SoC_QSYS_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[23]~22 , U0|cpu|F_iw[23]~22, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[23] , U0|cpu|D_iw[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_b_rd_port_addr[1]~1 , U0|cpu|rf_b_rd_port_addr[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[6] , U0|cpu|W_wr_data[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[6] , U0|cpu|M_alu_result[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[6]~51 , U0|cpu|D_src2_reg[6]~51, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[6]~52 , U0|cpu|D_src2_reg[6]~52, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[6] , U0|cpu|E_src2[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~6 , U0|cpu|E_alu_result~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[4] , U0|cpu|D_br_taken_waddr_partial[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[4]~feeder , U0|cpu|E_extra_pc[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[4]~feeder , U0|cpu|D_pc_plus_one[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[4] , U0|cpu|D_pc_plus_one[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[4] , U0|cpu|E_extra_pc[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[6] , U0|cpu|E_alu_result[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[6]~DUPLICATE , U0|cpu|M_alu_result[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[6] , U0|cpu|A_mem_baddr[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_addr[4]~4 , U0|cpu|dc_data_wr_port_addr[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[2]~26 , U0|cpu|M_dc_st_data[2]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[2] , U0|cpu|A_dc_st_data[2], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[2]~feeder , U0|dds_increment|data_out[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[2] , U0|dds_increment|data_out[2], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[2] , U0|dds_increment|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~233 , U0|mm_interconnect_0|rsp_mux|src_data[2]~233, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~230 , U0|mm_interconnect_0|rsp_mux|src_data[2]~230, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[2]~feeder , U0|audio|out_data_audio|data_out[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[2] , U0|audio|out_data_audio|data_out[2], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[2] , U0|audio|out_data_audio|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][2] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~26 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][2]~feeder , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][2] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[18] , U0|timer|counter_snapshot[18], dds_and_nios_lab, 1
instance = comp, \U0|timer|control_register[2] , U0|timer|control_register[2], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[2]~7 , U0|timer|read_mux_out[2]~7, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[2]~6 , U0|timer|counter_snapshot[2]~6, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[2] , U0|timer|counter_snapshot[2], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[2]~6 , U0|timer|read_mux_out[2]~6, dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[2] , U0|timer|read_mux_out[2], dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[2] , U0|timer|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~232 , U0|mm_interconnect_0|rsp_mux|src_data[2]~232, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[2]~feeder , U0|audio|data_fregen|data_out[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[2] , U0|audio|data_fregen|data_out[2], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[2] , U0|audio|data_fregen|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][2] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~26 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][2] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~231 , U0|mm_interconnect_0|rsp_mux|src_data[2]~231, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~234 , U0|mm_interconnect_0|rsp_mux|src_data[2]~234, dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[2] , U0|signal_selector|data_out[2], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|readdata[2] , U0|signal_selector|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[2] , U0|keyboard_keys|read_mux_out[2], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[2] , U0|keyboard_keys|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[2]~DUPLICATE , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][2] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~14 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][2]~feeder , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][2] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~229 , U0|mm_interconnect_0|rsp_mux|src_data[2]~229, dds_and_nios_lab, 1
instance = comp, \U0|key|read_mux_out[2]~3 , U0|key|read_mux_out[2]~3, dds_and_nios_lab, 1
instance = comp, \U0|key|readdata[2] , U0|key|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|key_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~228 , U0|mm_interconnect_0|rsp_mux|src_data[2]~228, dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|data_out[2] , U0|modulation_selector|data_out[2], dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|readdata[2] , U0|modulation_selector|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|modulation_selector_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_Y[2] , Cursor_inst|cur_Y[2], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[2] , U0|mouse_pos|read_mux_out[2], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[2] , U0|mouse_pos|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][2] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~16 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][2]~feeder , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][2] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~235 , U0|mm_interconnect_0|rsp_mux|src_data[2]~235, dds_and_nios_lab, 1
instance = comp, \color_flags~2 , color_flags~2, dds_and_nios_lab, 1
instance = comp, \color_flags[2] , color_flags[2], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[2] , U0|color_change_data|read_mux_out[2], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[2] , U0|color_change_data|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[2] , U0|div_freq|data_out[2], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[2] , U0|div_freq|readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[2] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux29~0 , U0|vga|alt_vip_vfr_0|slave|Mux29~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux29~2 , U0|vga|alt_vip_vfr_0|slave|Mux29~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][2]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][2]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux29~1 , U0|vga|alt_vip_vfr_0|slave|Mux29~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector16~0 , U0|vga|alt_vip_vfr_0|slave|Selector16~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector16~1 , U0|vga|alt_vip_vfr_0|slave|Selector16~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][2]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][2] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux29~3 , U0|vga|alt_vip_vfr_0|slave|Mux29~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector16~2 , U0|vga|alt_vip_vfr_0|slave|Selector16~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector16~3 , U0|vga|alt_vip_vfr_0|slave|Selector16~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[2] , U0|vga|alt_vip_vfr_0|slave|av_readdata[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][2] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~26 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][2] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~236 , U0|mm_interconnect_0|rsp_mux|src_data[2]~236, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~237 , U0|mm_interconnect_0|rsp_mux|src_data[2]~237, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[2]~238 , U0|mm_interconnect_0|rsp_mux|src_data[2]~238, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[2] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[2] , U0|cpu|d_readdata_d1[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[2]~31 , U0|cpu|dc_data_wr_port_data[2]~31, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[19]~feeder , U0|cpu|A_inst_result[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[19] , U0|cpu|A_inst_result[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[19]~feeder , U0|cpu|A_slow_inst_result[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[19] , U0|cpu|A_slow_inst_result[19], dds_and_nios_lab, 1
instance = comp, \rtl~28 , rtl~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~10 , U0|cpu|A_shift_rot_result~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[19] , U0|cpu|A_shift_rot_result[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[19]~27 , U0|cpu|A_wr_data_unfiltered[19]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[19]~28 , U0|cpu|A_wr_data_unfiltered[19]~28, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[19] , U0|cpu|W_wr_data[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[19]~10 , U0|cpu|D_src1_reg[19]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[19] , U0|cpu|E_src1[19], dds_and_nios_lab, 1
instance = comp, \rtl~53 , rtl~53, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[26] , U0|cpu|M_rot_prestep2[26], dds_and_nios_lab, 1
instance = comp, \rtl~13 , rtl~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~9 , U0|cpu|A_shift_rot_result~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[2] , U0|cpu|A_shift_rot_result[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_inst_result[2]~5 , U0|cpu|M_inst_result[2]~5, dds_and_nios_lab, 1
instance = comp, \U0|timer|status_wr_strobe~0 , U0|timer|status_wr_strobe~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|delayed_unxcounter_is_zeroxx0 , U0|timer|delayed_unxcounter_is_zeroxx0, dds_and_nios_lab, 1
instance = comp, \U0|timer|timeout_occurred~0 , U0|timer|timeout_occurred~0, dds_and_nios_lab, 1
instance = comp, \U0|timer|timeout_occurred , U0|timer|timeout_occurred, dds_and_nios_lab, 1
instance = comp, \U0|timer|control_register[0]~feeder , U0|timer|control_register[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|timer|control_register[0]~DUPLICATE , U0|timer|control_register[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ienable_reg_irq2 , U0|cpu|A_ienable_reg_irq2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq2_nxt , U0|cpu|A_ipending_reg_irq2_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq2 , U0|cpu|A_ipending_reg_irq2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_control_reg_rddata_muxed[2]~6 , U0|cpu|D_control_reg_rddata_muxed[2]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_control_reg_rddata[2] , U0|cpu|E_control_reg_rddata[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_control_reg_rddata[2] , U0|cpu|M_control_reg_rddata[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[2] , U0|cpu|A_inst_result[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[2]~25 , U0|cpu|A_wr_data_unfiltered[2]~25, dds_and_nios_lab, 1
instance = comp, \rtl~5 , rtl~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[2] , U0|cpu|A_slow_inst_result[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[2]~26 , U0|cpu|A_wr_data_unfiltered[2]~26, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[2]~9 , U0|cpu|D_src1_reg[2]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[2] , U0|cpu|E_src1[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~9 , U0|cpu|E_alu_result~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[0] , U0|cpu|D_br_taken_waddr_partial[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[0]~feeder , U0|cpu|E_extra_pc[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[0] , U0|cpu|D_pc_plus_one[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[0] , U0|cpu|E_extra_pc[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[2] , U0|cpu|E_alu_result[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[2] , U0|cpu|M_alu_result[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[2] , U0|cpu|A_mem_baddr[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_offset_field_nxt[0]~2 , U0|cpu|d_address_offset_field_nxt[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_offset_field[0] , U0|cpu|d_address_offset_field[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[38]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[38] , U0|mm_interconnect_0|limiter_pipeline|core|data0[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[38] , U0|mm_interconnect_0|limiter_pipeline|core|data1[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[38] , U0|mm_interconnect_0|cmd_mux_006|src_data[38], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|Equal0~2 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|Equal0~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|take_action_ocireg~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|take_action_ocireg~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_ready~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_ready , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|monitor_ready, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|ir_out[0]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|ir_out[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|ir_out[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|ir_out[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~11, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_phy|virtual_state_sdr~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_phy|virtual_state_sdr~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[16]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[16] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~20 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[17] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[17]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[17] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[10] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonAReg[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_access~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_access~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_access , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_access, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~23 , U0|mm_interconnect_0|cmd_mux_006|src_payload~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[8] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|writedata[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[8]~21 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_data[8]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[15] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][15] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[15]~51 , U0|mm_interconnect_0|rsp_mux|src_data[15]~51, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[15]~feeder , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[15]~18 , U0|mm_interconnect_0|rsp_mux_001|src_data[15]~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[15] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[15] , U0|cpu|i_readdata_d1[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[22]~23 , U0|cpu|F_iw[22]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[22]~DUPLICATE , U0|cpu|D_iw[22]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_b_rd_port_addr[0]~0 , U0|cpu|rf_b_rd_port_addr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[5] , U0|cpu|W_wr_data[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[5]~19 , U0|cpu|D_src2_reg[5]~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[5]~20 , U0|cpu|D_src2_reg[5]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[5] , U0|cpu|E_src2[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~7 , U0|cpu|E_alu_result~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[3] , U0|cpu|D_br_taken_waddr_partial[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[3]~feeder , U0|cpu|E_extra_pc[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[3]~feeder , U0|cpu|D_pc_plus_one[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[3] , U0|cpu|D_pc_plus_one[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[3] , U0|cpu|E_extra_pc[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[5] , U0|cpu|E_alu_result[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[5] , U0|cpu|M_alu_result[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[5] , U0|cpu|A_mem_baddr[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_addr[3]~3 , U0|cpu|dc_data_wr_port_addr[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[1] , U0|cpu|A_dc_rd_data[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[1]~feeder , U0|cpu|A_dc_xfer_wr_data[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[1] , U0|cpu|A_dc_xfer_wr_data[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[0]~DUPLICATE , U0|cpu|M_st_data[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_data[0] , U0|cpu|A_st_data[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[0]~0 , U0|cpu|d_writedata_nxt[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[0]~1 , U0|cpu|d_writedata_nxt[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[0] , U0|cpu|d_writedata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[0]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[0] , U0|mm_interconnect_0|limiter_pipeline|core|data0[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[0] , U0|mm_interconnect_0|limiter_pipeline|core|data1[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[0][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[0][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|enable , U0|vga|alt_vip_vfr_0|slave|enable, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|bank_to_read~0 , U0|vga|alt_vip_vfr_0|controller|bank_to_read~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|bank_to_read , U0|vga|alt_vip_vfr_0|controller|bank_to_read, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][0]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[10][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[10][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][0]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[2][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[2][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux34~0 , U0|vga|alt_vip_vfr_0|controller|Mux34~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][0]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[1][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[1][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux34~1 , U0|vga|alt_vip_vfr_0|controller|Mux34~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][0]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[1]~2 , U0|vga|alt_vip_vfr_0|controller|master_writedata[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[0] , U0|vga|alt_vip_vfr_0|controller|master_writedata[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|enable~0 , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|enable~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|enable , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|enable, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux7~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux7~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[1]~0 , U0|vga|alt_vip_vfr_0|controller|master_writedata[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[1]~1 , U0|vga|alt_vip_vfr_0|controller|master_writedata[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux21~0 , U0|vga|alt_vip_vfr_0|controller|Mux21~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux21~1 , U0|vga|alt_vip_vfr_0|controller|Mux21~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[13] , U0|vga|alt_vip_vfr_0|controller|master_writedata[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][13] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[13] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux22~0 , U0|vga|alt_vip_vfr_0|controller|Mux22~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux22~1 , U0|vga|alt_vip_vfr_0|controller|Mux22~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[12] , U0|vga|alt_vip_vfr_0|controller|master_writedata[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][12] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux24~0 , U0|vga|alt_vip_vfr_0|controller|Mux24~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux24~1 , U0|vga|alt_vip_vfr_0|controller|Mux24~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[10] , U0|vga|alt_vip_vfr_0|controller|master_writedata[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][10]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][10] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux23~0 , U0|vga|alt_vip_vfr_0|controller|Mux23~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux23~1 , U0|vga|alt_vip_vfr_0|controller|Mux23~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[11] , U0|vga|alt_vip_vfr_0|controller|master_writedata[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][11] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux25~0 , U0|vga|alt_vip_vfr_0|controller|Mux25~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux25~1 , U0|vga|alt_vip_vfr_0|controller|Mux25~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][9] , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[9] , U0|vga|alt_vip_vfr_0|controller|master_writedata[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][9]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][9] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~2_NEW_REG506 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~2_NEW_REG506, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux26~0 , U0|vga|alt_vip_vfr_0|controller|Mux26~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux26~1 , U0|vga|alt_vip_vfr_0|controller|Mux26~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[8] , U0|vga|alt_vip_vfr_0|controller|master_writedata[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][8]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][8] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[8]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[8]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[8]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux27~0 , U0|vga|alt_vip_vfr_0|controller|Mux27~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux27~1 , U0|vga|alt_vip_vfr_0|controller|Mux27~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[7] , U0|vga|alt_vip_vfr_0|controller|master_writedata[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][7]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][7] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[7]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[7] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux17~0 , U0|vga|alt_vip_vfr_0|controller|Mux17~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux17~1 , U0|vga|alt_vip_vfr_0|controller|Mux17~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[17] , U0|vga|alt_vip_vfr_0|controller|master_writedata[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][17]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][17] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux20~0 , U0|vga|alt_vip_vfr_0|controller|Mux20~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux20~1 , U0|vga|alt_vip_vfr_0|controller|Mux20~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[14] , U0|vga|alt_vip_vfr_0|controller|master_writedata[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][14]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][14] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux16~0 , U0|vga|alt_vip_vfr_0|controller|Mux16~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux16~1 , U0|vga|alt_vip_vfr_0|controller|Mux16~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[18] , U0|vga|alt_vip_vfr_0|controller|master_writedata[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][18]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][18] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux19~0 , U0|vga|alt_vip_vfr_0|controller|Mux19~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux19~1 , U0|vga|alt_vip_vfr_0|controller|Mux19~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[15] , U0|vga|alt_vip_vfr_0|controller|master_writedata[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][15] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][16]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][16] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~1_NEW_REG510 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~1_NEW_REG510, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][0]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][0] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[0] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux30~0 , U0|vga|alt_vip_vfr_0|controller|Mux30~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux30~1 , U0|vga|alt_vip_vfr_0|controller|Mux30~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[4] , U0|vga|alt_vip_vfr_0|controller|master_writedata[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][4]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][4] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[4] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux32~0 , U0|vga|alt_vip_vfr_0|controller|Mux32~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux32~1 , U0|vga|alt_vip_vfr_0|controller|Mux32~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[2] , U0|vga|alt_vip_vfr_0|controller|master_writedata[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][2] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[2] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux28~0 , U0|vga|alt_vip_vfr_0|controller|Mux28~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux28~1 , U0|vga|alt_vip_vfr_0|controller|Mux28~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[6] , U0|vga|alt_vip_vfr_0|controller|master_writedata[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][6]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][6] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[6] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux31~0 , U0|vga|alt_vip_vfr_0|controller|Mux31~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux31~1 , U0|vga|alt_vip_vfr_0|controller|Mux31~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[3] , U0|vga|alt_vip_vfr_0|controller|master_writedata[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][3]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][3] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[3] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][5] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux29~0 , U0|vga|alt_vip_vfr_0|controller|Mux29~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux29~1 , U0|vga|alt_vip_vfr_0|controller|Mux29~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[5] , U0|vga|alt_vip_vfr_0|controller|master_writedata[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][5] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[5] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_wrreq , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_wrreq, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[0]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|usedw_calculator|dual_clock_gen:clock_crossed_wrcounter_prev[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|some_delay_gen:shift_register[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|some_delay_gen:shift_register[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[0]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[0]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|Add0~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|Add0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[0]~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:clock_crossed_wrcounter_prev[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|Add2~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|Add2~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:writes_this_read_cycle_delayer|some_delay_gen:shift_register[4][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[4][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:writes_this_read_cycle_delayer|some_delay_gen:shift_register[3][0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[3][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:writes_this_read_cycle_delayer|some_delay_gen:shift_register[3][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[3][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:writes_this_read_cycle_delayer|some_delay_gen:shift_register[2][0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[2][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:writes_this_read_cycle_delayer|some_delay_gen:shift_register[2][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[2][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:writes_this_read_cycle_delayer|some_delay_gen:shift_register[1][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[1][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:writes_this_read_cycle_delayer|some_delay_gen:shift_register[0][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[0][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|Add7~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|Add7~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|rdusedw_reg[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|rdusedw_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_rdreq , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_rdreq, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[1]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|Add1~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|Add1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[1]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|usedw_calculator|wrusedw_reg[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo_rdreq~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo_rdreq~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|usedw_calculator|Add7~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|usedw_calculator|Add7~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|usedw_calculator|rdusedw_reg[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|usedw_calculator|rdusedw_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo_rdreq~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo_rdreq~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[0]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[8] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[9]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[9] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[10] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[11]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[11] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][12]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[3][12]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[12] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[14] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[15] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[16] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[17] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[18] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_length_of_burst[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~5 , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][2] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[2]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[2] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][3] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[3]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[3] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][4]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][4] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[4]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[4] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][5]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][5] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[5]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[5] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][6]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][6] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[6]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[6] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][11] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[11] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][12]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][12] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[12] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][13] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[13] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][14] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[14]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[14] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][15] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[15] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][16] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[16] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][17]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][17] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[17]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[17] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][18]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][18] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[18] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux15~0 , U0|vga|alt_vip_vfr_0|controller|Mux15~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux15~1 , U0|vga|alt_vip_vfr_0|controller|Mux15~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[19] , U0|vga|alt_vip_vfr_0|controller|master_writedata[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][19]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][19] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[19]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[19] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][20]~DUPLICATE , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][20]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux14~0 , U0|vga|alt_vip_vfr_0|controller|Mux14~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux14~1 , U0|vga|alt_vip_vfr_0|controller|Mux14~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[20] , U0|vga|alt_vip_vfr_0|controller|master_writedata[20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][20]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][20] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[20]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[20] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux13~0 , U0|vga|alt_vip_vfr_0|controller|Mux13~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux13~1 , U0|vga|alt_vip_vfr_0|controller|Mux13~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[21] , U0|vga|alt_vip_vfr_0|controller|master_writedata[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][21]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][21] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[21]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[21] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux12~0 , U0|vga|alt_vip_vfr_0|controller|Mux12~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux12~1 , U0|vga|alt_vip_vfr_0|controller|Mux12~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[22] , U0|vga|alt_vip_vfr_0|controller|master_writedata[22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][22]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][22] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[22]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[22] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[3][23] , U0|vga|alt_vip_vfr_0|slave|internal_registers[3][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux11~0 , U0|vga|alt_vip_vfr_0|controller|Mux11~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux11~1 , U0|vga|alt_vip_vfr_0|controller|Mux11~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[23] , U0|vga|alt_vip_vfr_0|controller|master_writedata[23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][23]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][23] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[23]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[23] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux10~0 , U0|vga|alt_vip_vfr_0|controller|Mux10~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux10~1 , U0|vga|alt_vip_vfr_0|controller|Mux10~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[24] , U0|vga|alt_vip_vfr_0|controller|master_writedata[24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][24]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][24] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[24]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[24] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux9~0 , U0|vga|alt_vip_vfr_0|controller|Mux9~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux9~1 , U0|vga|alt_vip_vfr_0|controller|Mux9~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[8][25]~DUPLICATE , U0|vga|alt_vip_vfr_0|slave|internal_registers[8][25]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[25] , U0|vga|alt_vip_vfr_0|controller|master_writedata[25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][25] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[25] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][4]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][4]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][39]~62 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][39]~62, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][19]~31 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][19]~31, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][2]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][2]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[0]~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[0]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[1]~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[1]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[2]~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[2]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[2]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add4~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add4~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[3]~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[3]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add4~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add4~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[4]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[4]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[5]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[5]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|write_count[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|pipeline3_en~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|pipeline3_en~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_valid~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_valid~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[3]_NEW733 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[3]_NEW733, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[3]~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[3]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[2]_NEW731 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[2]_NEW731, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~66 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~66, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~35 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~35, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[2]~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[2]~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[2]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][1]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][1]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][1]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[0]_NEW729 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[0]_NEW729, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[0]~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[4]_NEW735 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[4]_NEW735, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~67 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~67, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~36 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~36, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[4]~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[4]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[4]~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[4]~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~65 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~65, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~34 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~34, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[1]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[1]_NEW727 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[1]_NEW727, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[1]~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][6]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][6]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][6]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[4]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[1]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~78 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~78, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~74 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~74, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~70 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~70, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~66 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~66, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~62 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~62, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~58 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~58, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[5]_NEW612 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[5]_NEW612, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[5]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[5]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[5]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~64 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~64, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][19] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~33 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][19] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][19] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[18]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[18]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[18] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~68 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~68, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][18] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~37 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~37, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][18] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][18] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[17]~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[17]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[17] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][17]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][17]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][17] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][17] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][17] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[16] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~71 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~71, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][16] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~40 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~40, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][16] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][16] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[15]~7 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[15]~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[15] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~70 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~70, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][15] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~39 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~39, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][15] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~8 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][15] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[14]~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[14]~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[14] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~72 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~72, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][14] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~41 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~41, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][14] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~10 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][14] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[13]~8 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[13]~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[13] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][13]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][13]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][13]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][13] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][13] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][13] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[12] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~74 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~74, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][12] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~43 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~43, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][12] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~12 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][12] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[11]~10 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[11]~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[11] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~73 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~73, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][11] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~42 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~42, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][11] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~11 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][11] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[10]~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[10]~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[10] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~76 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~76, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][10] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~45 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][10] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~14 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~14, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][10] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[9]~12 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[9]~12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[9] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~75 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~75, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][9] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~44 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~44, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][9] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][9] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[8]~11 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[8]~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[8] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][8]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][8]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][8] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][8] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][8] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[7]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~69 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~69, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][7] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~38 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~38, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][7] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~7 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][7] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[6]~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[6]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[6]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[6]~7 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[6]~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[6]_NEW600 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[6]_NEW600, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[7] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[7] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[7]~8 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[7]~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[7]_NEW597 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[7]_NEW597, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[7]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~49 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~49, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[8] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[8]_NEW576 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[8]_NEW576, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[8]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[8]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~53 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~53, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[9]_NEW573 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[9]_NEW573, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[9] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~41 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~41, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[10]_NEW582 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[10]_NEW582, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[10] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~45 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[11] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[11]_NEW579 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[11]_NEW579, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[11]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[11]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~33 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[12]_NEW588 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[12]_NEW588, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[12] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~37 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~37, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[13]_NEW585 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[13]_NEW585, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[13] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~25 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[14]_NEW594 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[14]_NEW594, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[14] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~29 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[15] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[15]_NEW591 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[15]_NEW591, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[15]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[15]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[16]_NEW606 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[16]_NEW606, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[16] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[17]_NEW603 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[17]_NEW603, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[17] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add6~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[18]_NEW609 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[18]_NEW609, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[18] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[18]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|new_cmd.len_be[18]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[16]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.len_be[16]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[9]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.len_be[9]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|dont_split_burst , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|dont_split_burst, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW_REG334 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW_REG334, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW_REG332 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW_REG332, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW198 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW198, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW_REG328 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW_REG328, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[0]_NEW_REG472 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[0]_NEW_REG472, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[0]_NEW214 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[0]_NEW214, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~6 , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burst_stalled~0 , U0|mm_interconnect_0|vga_to_sdram_translator|burst_stalled~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burst_stalled , U0|mm_interconnect_0|vga_to_sdram_translator|burst_stalled, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[9]~0 , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[9]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[34]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[34]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[34] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[34], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[34]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[34]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[34] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[34], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[34] , U0|mm_interconnect_0|cmd_mux_010|src_data[34], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|WideOr1 , U0|mm_interconnect_0|cmd_mux_010|WideOr1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count~0 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6]~0 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|cp_ready~0 , U0|mm_interconnect_0|sdram_s1_agent|cp_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[9]~1 , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[9]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[2] , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[7] , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[3] , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~1 , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[3]~DUPLICATE , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add3~1 , U0|mm_interconnect_0|vga_to_sdram_translator|Add3~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~2 , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[4] , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[4]_NEW_REG338 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[4]_NEW_REG338, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[4]_NEW_REG336 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[4]_NEW_REG336, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[4]_NEW206 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[4]_NEW206, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[4]_NEW222 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[4]_NEW222, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[4]_NEW222_NEW_REG653 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[4]_NEW222_NEW_REG653, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[3]_NEW220_NEW_REG649 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[3]_NEW220_NEW_REG649, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[3]_NEW_REG342 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[3]_NEW_REG342, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[3]_NEW_REG340 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[3]_NEW_REG340, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[3]_NEW204 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[3]_NEW204, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[3]_NEW220 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[3]_NEW220, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[3]_NEW220_OTERM650~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[3]_NEW220_OTERM650~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add2~1 , U0|mm_interconnect_0|vga_to_sdram_translator|Add2~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add3~3 , U0|mm_interconnect_0|vga_to_sdram_translator|Add3~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~4 , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[6]~DUPLICATE , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add3~0 , U0|mm_interconnect_0|vga_to_sdram_translator|Add3~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]_NEW224_NEW_REG645 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]_NEW224_NEW_REG645, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[5]_NEW_REG448 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[5]_NEW_REG448, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[5]_NEW_REG450 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[5]_NEW_REG450, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[5]_NEW210 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[5]_NEW210, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]_NEW224 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]_NEW224, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]_NEW224_OTERM646~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]_NEW224_OTERM646~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~0 , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[7]~DUPLICATE , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[7]~0 , U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[7]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~1 , U0|mm_interconnect_0|cmd_mux_010|src_payload~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[2]~DUPLICATE , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~6 , U0|mm_interconnect_0|cmd_mux_010|src_payload~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload[0] , U0|mm_interconnect_0|cmd_mux_010|src_payload[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal2~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal2~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~5 , U0|mm_interconnect_0|cmd_mux_010|src_payload~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[6] , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[4]_NEW222_OTERM654~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[4]_NEW222_OTERM654~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[6]~2 , U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[6]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[4]~DUPLICATE , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[4]~4 , U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[3]~3 , U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[76] , U0|mm_interconnect_0|cmd_mux_010|src_data[76], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg~0 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[1] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~26 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~1 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[2] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~5 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[3] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~9 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[4] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~21 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[5] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~17 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[6] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[62]~9 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[62]~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[57]~7 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[57]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[58]~0 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[58]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[59]~1 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[59]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[59]~2 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[59]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[59]~11 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[59]~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[60]~3 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[60]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[60]~4 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[60]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[60]~12 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[60]~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[61]~10 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[61]~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~13 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[7] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[63]~5 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[63]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[63]~6 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[63]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[63]~8 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[63]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]~feeder , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~49 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~49, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~30 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][18] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][64] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][64], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1]_NEW232 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1]_NEW232, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat_NEW_REG643 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat_NEW_REG643, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1]~0 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_NEW_REG290 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_NEW_REG290, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~13 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[13]~16 , U0|mm_interconnect_0|rsp_mux_001|src_data[13]~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[13] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[13] , U0|cpu|i_readdata_d1[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_regnum_b_cmp_F~0 , U0|cpu|E_regnum_b_cmp_F~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_regnum_b_cmp_F , U0|cpu|E_regnum_b_cmp_F, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_regnum_b_cmp_D , U0|cpu|M_regnum_b_cmp_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_data_depend~1 , U0|cpu|D_data_depend~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|rf_a_rd_port_addr[0]~0 , U0|cpu|rf_a_rd_port_addr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[12]~27 , U0|cpu|D_src1_reg[12]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[12] , U0|cpu|E_src1[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[10]~23 , U0|cpu|M_pipe_flush_waddr_nxt[10]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[12] , U0|cpu|E_pcb[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[10] , U0|cpu|M_pipe_flush_waddr[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[10] , U0|cpu|F_pc[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[10] , U0|cpu|D_pc[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~24 , U0|cpu|F_pc_nxt~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~25 , U0|cpu|F_pc_nxt~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[10]~DUPLICATE , U0|cpu|F_pc[10]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[10] , U0|cpu|D_pc_plus_one[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[10] , U0|cpu|E_extra_pc[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~23 , U0|cpu|E_alu_result~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[12] , U0|cpu|E_alu_result[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[12]~DUPLICATE , U0|cpu|M_alu_result[12]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[1] , U0|cpu|A_dc_actual_tag[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[1] , U0|cpu|A_dc_wb_tag[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[1]~16 , U0|cpu|d_address_tag_field_nxt[1]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[1] , U0|cpu|d_address_tag_field[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal1~3 , U0|mm_interconnect_0|router|Equal1~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[100]~12 , U0|mm_interconnect_0|router|src_data[100]~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[101]~17 , U0|mm_interconnect_0|router|src_data[101]~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_channel[10]~3 , U0|mm_interconnect_0|router|src_channel[10]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[129]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[129]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[129] , U0|mm_interconnect_0|limiter_pipeline|core|data0[129], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[129] , U0|mm_interconnect_0|limiter_pipeline|core|data1[129], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_007|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[71] , U0|mm_interconnect_0|cmd_mux_010|src_data[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[63]~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[63]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[63]~5 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[63]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][63] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][63], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63]_NEW256 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63]_NEW256, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|cp_ready~1 , U0|mm_interconnect_0|sdram_s1_agent|cp_ready~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~4 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~8 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~7 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[62]~4 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[62]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][62] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][62], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62]_NEW258 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62]_NEW258, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~3 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][61] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][61] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61]_NEW260 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61]_NEW260, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59]_NEW264 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59]_NEW264, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][60] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60]_NEW262 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60]_NEW262, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2_RTM0285 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2_RTM0285, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2_NEW_REG282 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2_NEW_REG282, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~7 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]_NEW254 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]_NEW254, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~8 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][57] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57]_NEW252 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57]_NEW252, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~30 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~1 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~5 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~9 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~13 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~17 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~30 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~1 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~5 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3]_NEW238 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3]_NEW238, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~9 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4]_NEW240 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4]_NEW240, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~13 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5]_NEW242 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5]_NEW242, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~17 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6]_NEW244 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6]_NEW244, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~21 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~21 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7]_NEW248 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7]_NEW248, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~25 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~25 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~9 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[8] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~6 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56]_NEW250 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56]_NEW250, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0] , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0]_NEW246 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0]_NEW246, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1_RTM0289 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1_RTM0289, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1_NEW_REG286 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1_NEW_REG286, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]_NEW236 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]_NEW236, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0_NEW_REG292 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0_NEW_REG292, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3_NEW_REG280 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3_NEW_REG280, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~4 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_022|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|take_in_data~1 , U0|mm_interconnect_0|crosser_022|clock_xer|take_in_data~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_ready~0 , U0|mm_interconnect_0|crosser_022|clock_xer|in_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_ready~0 , U0|mm_interconnect_0|crosser_021|clock_xer|in_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~0 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy_NEW234 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy_NEW234, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat_OTERM644~DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat_OTERM644~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~11 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[11]~19 , U0|mm_interconnect_0|rsp_mux_001|src_data[11]~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[11] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[11]~feeder , U0|cpu|i_readdata_d1[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[11] , U0|cpu|i_readdata_d1[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[26]~19 , U0|cpu|F_iw[26]~19, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[26] , U0|cpu|D_iw[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_dst_regnum[4]~4 , U0|cpu|D_dst_regnum[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_dst_regnum[4] , U0|cpu|E_dst_regnum[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dst_regnum[4] , U0|cpu|M_dst_regnum[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dst_regnum_from_M[4] , U0|cpu|A_dst_regnum_from_M[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[7]~49 , U0|cpu|D_src2_reg[7]~49, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[7]~50 , U0|cpu|D_src2_reg[7]~50, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[7] , U0|cpu|E_src2[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~4 , U0|cpu|E_alu_result~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[5] , U0|cpu|D_br_taken_waddr_partial[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[5]~feeder , U0|cpu|E_extra_pc[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[5] , U0|cpu|D_pc_plus_one[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[5] , U0|cpu|E_extra_pc[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[7] , U0|cpu|E_alu_result[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[7]~feeder , U0|cpu|M_alu_result[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[7] , U0|cpu|M_alu_result[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[7] , U0|cpu|A_mem_baddr[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_line[2] , U0|cpu|A_dc_wb_line[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field_nxt[2]~0 , U0|cpu|d_address_line_field_nxt[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field[2] , U0|cpu|d_address_line_field[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal16~0 , U0|mm_interconnect_0|router|Equal16~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[133]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[133]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[133] , U0|mm_interconnect_0|limiter_pipeline|core|data0[133], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[133] , U0|mm_interconnect_0|limiter_pipeline|core|data1[133], dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|always0~0 , U0|modulation_selector|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|modulation_selector_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|modulation_selector_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|modulation_selector_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~0 , U0|mm_interconnect_0|cmd_demux|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|audio_sel_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_sel_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal12~0 , U0|mm_interconnect_0|router|Equal12~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[137]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[137]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[137] , U0|mm_interconnect_0|limiter_pipeline|core|data0[137], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[137] , U0|mm_interconnect_0|limiter_pipeline|core|data1[137], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent|m0_write~0 , U0|mm_interconnect_0|audio_sel_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|audio_sel_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_sel_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|audio_sel_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_sel_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_sel_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|color_change_out_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|always1~0 , U0|mm_interconnect_0|router|always1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[139]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[139]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[139] , U0|mm_interconnect_0|limiter_pipeline|core|data0[139], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[139]~DUPLICATE , U0|mm_interconnect_0|limiter_pipeline|core|data1[139]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|lfsr_val_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|lfsr_val_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[139] , U0|mm_interconnect_0|limiter_pipeline|core|data1[139], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent|m0_write~0 , U0|mm_interconnect_0|lfsr_val_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|lfsr_val_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|lfsr_val_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_translator|wait_latency_counter~0 , U0|mm_interconnect_0|lfsr_val_s1_translator|wait_latency_counter~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|lfsr_val_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|lfsr_val_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~1 , U0|mm_interconnect_0|cmd_demux|WideOr0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_channel[6]~1 , U0|mm_interconnect_0|router|src_channel[6]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[125]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[125]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[125] , U0|mm_interconnect_0|limiter_pipeline|core|data0[125], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[125] , U0|mm_interconnect_0|limiter_pipeline|core|data1[125], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~9 , U0|mm_interconnect_0|cmd_demux|WideOr0~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~10 , U0|mm_interconnect_0|cmd_demux|WideOr0~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal20~0 , U0|mm_interconnect_0|router|Equal20~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[127]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[127]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[127] , U0|mm_interconnect_0|limiter_pipeline|core|data0[127], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[127] , U0|mm_interconnect_0|limiter_pipeline|core|data1[127], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder , U0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|av_waitrequest_generated~0 , U0|mm_interconnect_0|audio_out_pause_s1_translator|av_waitrequest_generated~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[0]~0 , U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[0]~1 , U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter~3 , U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[0]~DUPLICATE , U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_out_pause_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_out_pause_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_019|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle~DUPLICATE , U0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_019|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[0]~2 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0 , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~DUPLICATE , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_005|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~4 , U0|mm_interconnect_0|cmd_demux|WideOr0~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|always1~3 , U0|mm_interconnect_0|router|always1~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[122]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[122]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[122]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[122]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[122] , U0|mm_interconnect_0|limiter_pipeline|core|data0[122], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[122] , U0|mm_interconnect_0|limiter_pipeline|core|data1[122], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder , U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_empty_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_empty_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_empty_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|audio_empty_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|audio_empty_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|audio_empty_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_015|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[0]~2 , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_data_taken~1 , U0|mm_interconnect_0|crosser_001|clock_xer|out_data_taken~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent|m0_write~0 , U0|mm_interconnect_0|audio_empty_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter[0]~0 , U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_empty_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_translator|av_waitrequest_generated~0 , U0|mm_interconnect_0|audio_empty_s1_translator|av_waitrequest_generated~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_001|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~DUPLICATE , U0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~2 , U0|mm_interconnect_0|cmd_demux|WideOr0~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal8~0 , U0|mm_interconnect_0|router|Equal8~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[145]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[145]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[145] , U0|mm_interconnect_0|limiter_pipeline|core|data0[145], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[145] , U0|mm_interconnect_0|limiter_pipeline|core|data1[145], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter[1]~0 , U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[69]~feeder , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[69]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|av_waitrequest_generated~0 , U0|mm_interconnect_0|audio_wrclk_s1_translator|av_waitrequest_generated~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter[1]~1 , U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter~3 , U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_wrclk_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_wrclk_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_wrclk_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_026|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_026|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|out_data_toggle_flopped~DUPLICATE , U0|mm_interconnect_0|crosser_026|clock_xer|out_data_toggle_flopped~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle~DUPLICATE , U0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_026|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[0]~2 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped~0 , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_011|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~7 , U0|mm_interconnect_0|cmd_demux|WideOr0~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|always1~5 , U0|mm_interconnect_0|router|always1~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[123]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[123]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[123] , U0|mm_interconnect_0|limiter_pipeline|core|data0[123], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[123] , U0|mm_interconnect_0|limiter_pipeline|core|data1[123], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~DUPLICATE , U0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_fifo_full_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_fifo_full_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_016|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_016|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[0]~2 , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent|m0_write~0 , U0|mm_interconnect_0|audio_fifo_full_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter[1]~0 , U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_fifo_full_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_translator|av_waitrequest_generated~0 , U0|mm_interconnect_0|audio_fifo_full_s1_translator|av_waitrequest_generated~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|out_data_taken~1 , U0|mm_interconnect_0|crosser_002|clock_xer|out_data_taken~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_002|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_002|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder , U0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_fifo_used_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_fifo_used_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped~DUPLICATE , U0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_017|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[0]~2 , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent|m0_write~0 , U0|mm_interconnect_0|audio_fifo_used_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter[0]~0 , U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_fifo_used_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_translator|av_waitrequest_generated~0 , U0|mm_interconnect_0|audio_fifo_used_s1_translator|av_waitrequest_generated~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~1 , U0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|always1~4 , U0|mm_interconnect_0|router|always1~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[124]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[124]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[124] , U0|mm_interconnect_0|limiter_pipeline|core|data0[124], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[124] , U0|mm_interconnect_0|limiter_pipeline|core|data1[124], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_003|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~3 , U0|mm_interconnect_0|cmd_demux|WideOr0~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal19~0 , U0|mm_interconnect_0|router|Equal19~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[128]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[128]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[128] , U0|mm_interconnect_0|limiter_pipeline|core|data0[128], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[128] , U0|mm_interconnect_0|limiter_pipeline|core|data1[128], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~DUPLICATE , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_006|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71]~feeder , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~DUPLICATE , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter[0]~0 , U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|av_waitrequest_generated~0 , U0|mm_interconnect_0|audio_out_stop_s1_translator|av_waitrequest_generated~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter[0]~1 , U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter~3 , U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_out_stop_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_out_stop_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_out_stop_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_020|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle~DUPLICATE , U0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_020|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[0]~2 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0 , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1~feeder , U0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~5 , U0|mm_interconnect_0|cmd_demux|WideOr0~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal7~0 , U0|mm_interconnect_0|router|Equal7~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[146]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[146]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[146] , U0|mm_interconnect_0|limiter_pipeline|core|data0[146], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[146] , U0|mm_interconnect_0|limiter_pipeline|core|data1[146], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1~feeder , U0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[69] , U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[69]~feeder , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[69]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[69] , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[69], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[71] , U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[71] , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|audio_wrreq_s1_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|audio_wrreq_s1_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_027|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem_used[1] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem_used[0]~0 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem_used[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem_used[0] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|in_data_toggle~0 , U0|mm_interconnect_0|crosser_027|clock_xer|in_data_toggle~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_027|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|take_in_data~0 , U0|mm_interconnect_0|crosser_027|clock_xer|take_in_data~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[1]~0 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent|m0_write~0 , U0|mm_interconnect_0|audio_wrreq_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter[1] , U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter~1 , U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter[1]~DUPLICATE , U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter[1]~0 , U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter~2 , U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter[0] , U0|mm_interconnect_0|audio_wrreq_s1_translator|wait_latency_counter[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_taken~0 , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped~0 , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , U0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_012|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~6 , U0|mm_interconnect_0|cmd_demux|WideOr0~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~8 , U0|mm_interconnect_0|cmd_demux|WideOr0~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|WideOr0~11 , U0|mm_interconnect_0|cmd_demux|WideOr0~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[115]~0 , U0|mm_interconnect_0|limiter_pipeline|core|data1[115]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[115] , U0|mm_interconnect_0|limiter_pipeline|core|data1[115], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[115]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[115]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[115] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[115], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[115] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[115], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[115] , U0|mm_interconnect_0|cmd_mux_010|src_data[115], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][97] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][97], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~9 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[9]~28 , U0|mm_interconnect_0|rsp_mux_001|src_data[9]~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[9] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[9] , U0|cpu|i_readdata_d1[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[21]~24 , U0|cpu|F_iw[21]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[21] , U0|cpu|D_iw[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[31]~2 , U0|cpu|D_src2[31]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[31]~15 , U0|cpu|D_src2_reg[31]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[31]~3 , U0|cpu|D_src2[31]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[31] , U0|cpu|E_src2[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[31]~DUPLICATE , U0|cpu|E_src1[31]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~45 , U0|cpu|Add17~45, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add17~37 , U0|cpu|Add17~37, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_br_mispredict~0 , U0|cpu|E_br_mispredict~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_data[1] , U0|cpu|E_bht_data[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_br_mispredict , U0|cpu|E_br_mispredict, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_mispredict , U0|cpu|M_br_mispredict, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_mispredict~_wirecell , U0|cpu|M_br_mispredict~_wirecell, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_br_result~2 , U0|cpu|E_br_result~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_cond_taken_history[7]~0 , U0|cpu|M_br_cond_taken_history[7]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_cond_taken_history[0] , U0|cpu|M_br_cond_taken_history[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[0]~1 , U0|cpu|M_pipe_flush_waddr_nxt[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[2] , U0|cpu|E_pcb[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[0] , U0|cpu|M_pipe_flush_waddr[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr_nxt[0] , U0|cpu|F_bht_ptr_nxt[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr[0] , U0|cpu|F_bht_ptr[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_bht_ptr[0] , U0|cpu|D_bht_ptr[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[0]~feeder , U0|cpu|E_bht_ptr[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[0] , U0|cpu|E_bht_ptr[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[0]~feeder , U0|cpu|M_bht_ptr_unfiltered[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[0] , U0|cpu|M_bht_ptr_unfiltered[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_data_rd_addr_nxt[1]~2 , U0|cpu|F_ic_data_rd_addr_nxt[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[1]~2 , U0|cpu|M_pipe_flush_waddr_nxt[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[3]~feeder , U0|cpu|E_pcb[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[3] , U0|cpu|E_pcb[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[1] , U0|cpu|M_pipe_flush_waddr[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_cond_taken_history[1] , U0|cpu|M_br_cond_taken_history[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr_nxt[1] , U0|cpu|F_bht_ptr_nxt[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr[1] , U0|cpu|F_bht_ptr[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_bht_ptr[1] , U0|cpu|D_bht_ptr[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[1] , U0|cpu|E_bht_ptr[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[1]~feeder , U0|cpu|M_bht_ptr_unfiltered[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[1] , U0|cpu|M_bht_ptr_unfiltered[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_cond_taken_history[2] , U0|cpu|M_br_cond_taken_history[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[2]~DUPLICATE , U0|cpu|D_br_taken_waddr_partial[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_data_rd_addr_nxt[2]~4 , U0|cpu|F_ic_data_rd_addr_nxt[2]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[2] , U0|cpu|D_br_taken_waddr_partial[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[2]~feeder , U0|cpu|E_extra_pc[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[2] , U0|cpu|D_pc_plus_one[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[2] , U0|cpu|E_extra_pc[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[2]~3 , U0|cpu|M_pipe_flush_waddr_nxt[2]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[4] , U0|cpu|E_pcb[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[2] , U0|cpu|M_pipe_flush_waddr[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr_nxt[2] , U0|cpu|F_bht_ptr_nxt[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr[2] , U0|cpu|F_bht_ptr[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_bht_ptr[2] , U0|cpu|D_bht_ptr[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[2]~feeder , U0|cpu|E_bht_ptr[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[2] , U0|cpu|E_bht_ptr[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[2] , U0|cpu|M_bht_ptr_unfiltered[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_cond_taken_history[3] , U0|cpu|M_br_cond_taken_history[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[0]~2 , U0|cpu|F_ic_tag_rd_addr_nxt[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[3]~4 , U0|cpu|M_pipe_flush_waddr_nxt[3]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[5]~DUPLICATE , U0|cpu|E_pcb[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[3] , U0|cpu|M_pipe_flush_waddr[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr_nxt[3] , U0|cpu|F_bht_ptr_nxt[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr[3] , U0|cpu|F_bht_ptr[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_bht_ptr[3] , U0|cpu|D_bht_ptr[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[3] , U0|cpu|E_bht_ptr[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[3]~feeder , U0|cpu|M_bht_ptr_unfiltered[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[3] , U0|cpu|M_bht_ptr_unfiltered[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[1]~4 , U0|cpu|F_ic_tag_rd_addr_nxt[1]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_cond_taken_history[4] , U0|cpu|M_br_cond_taken_history[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[4]~5 , U0|cpu|M_pipe_flush_waddr_nxt[4]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[4]~DUPLICATE , U0|cpu|D_pc[4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[6]~feeder , U0|cpu|E_pcb[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[6] , U0|cpu|E_pcb[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[4] , U0|cpu|M_pipe_flush_waddr[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr_nxt[4] , U0|cpu|F_bht_ptr_nxt[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr[4] , U0|cpu|F_bht_ptr[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_bht_ptr[4] , U0|cpu|D_bht_ptr[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[4]~feeder , U0|cpu|E_bht_ptr[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[4] , U0|cpu|E_bht_ptr[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[4] , U0|cpu|M_bht_ptr_unfiltered[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_cond_taken_history[5] , U0|cpu|M_br_cond_taken_history[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[2]~6 , U0|cpu|F_ic_tag_rd_addr_nxt[2]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr_nxt[5] , U0|cpu|F_bht_ptr_nxt[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr[5] , U0|cpu|F_bht_ptr[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_bht_ptr[5] , U0|cpu|D_bht_ptr[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[5] , U0|cpu|E_bht_ptr[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[5]~feeder , U0|cpu|M_bht_ptr_unfiltered[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[5] , U0|cpu|M_bht_ptr_unfiltered[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[6]~7 , U0|cpu|M_pipe_flush_waddr_nxt[6]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[8] , U0|cpu|E_pcb[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[6] , U0|cpu|M_pipe_flush_waddr[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[3]~8 , U0|cpu|F_ic_tag_rd_addr_nxt[3]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_cond_taken_history[6] , U0|cpu|M_br_cond_taken_history[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr_nxt[6] , U0|cpu|F_bht_ptr_nxt[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr[6] , U0|cpu|F_bht_ptr[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_bht_ptr[6] , U0|cpu|D_bht_ptr[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[6] , U0|cpu|E_bht_ptr[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[6]~feeder , U0|cpu|M_bht_ptr_unfiltered[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[6] , U0|cpu|M_bht_ptr_unfiltered[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[4]~10 , U0|cpu|F_ic_tag_rd_addr_nxt[4]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[7]~8 , U0|cpu|M_pipe_flush_waddr_nxt[7]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[9] , U0|cpu|E_pcb[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[7] , U0|cpu|M_pipe_flush_waddr[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_br_cond_taken_history[7] , U0|cpu|M_br_cond_taken_history[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr_nxt[7] , U0|cpu|F_bht_ptr_nxt[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_bht_ptr[7] , U0|cpu|F_bht_ptr[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_bht_ptr[7] , U0|cpu|D_bht_ptr[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[7]~feeder , U0|cpu|E_bht_ptr[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_ptr[7] , U0|cpu|E_bht_ptr[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_ptr_unfiltered[7] , U0|cpu|M_bht_ptr_unfiltered[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 , U0|cpu|DE1_SoC_QSYS_cpu_bht|the_altsyncram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_bht_data[0] , U0|cpu|E_bht_data[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_data[0] , U0|cpu|M_bht_data[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_data[1] , U0|cpu|M_bht_data[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_bht_wr_data_unfiltered[1]~0 , U0|cpu|M_bht_wr_data_unfiltered[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_br_uncond~0 , U0|cpu|F_ctrl_br_uncond~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_br_uncond , U0|cpu|D_ctrl_br_uncond, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_br~0 , U0|cpu|F_ctrl_br~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_br , U0|cpu|D_ctrl_br, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_pred_taken~0 , U0|cpu|D_br_pred_taken~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[1]~0 , U0|cpu|F_ic_tag_rd_addr_nxt[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[0] , U0|cpu|F_pc[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_data_rd_addr_nxt[0]~0 , U0|cpu|F_ic_data_rd_addr_nxt[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_data_rd_addr_nxt[0]~1 , U0|cpu|F_ic_data_rd_addr_nxt[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[9] , U0|cpu|D_br_taken_waddr_partial[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[9]~feeder , U0|cpu|E_extra_pc[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[9]~feeder , U0|cpu|D_pc_plus_one[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[9] , U0|cpu|D_pc_plus_one[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[9] , U0|cpu|E_extra_pc[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[9]~10 , U0|cpu|M_pipe_flush_waddr_nxt[9]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[11] , U0|cpu|E_pcb[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[9] , U0|cpu|M_pipe_flush_waddr[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[6]~14 , U0|cpu|F_ic_tag_rd_addr_nxt[6]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[6]~15 , U0|cpu|F_ic_tag_rd_addr_nxt[6]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[9] , U0|cpu|F_pc[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[9] , U0|cpu|D_pc[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt~0 , U0|cpu|ic_tag_wraddress_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_line[6] , U0|cpu|ic_fill_line[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[25]~20 , U0|cpu|F_iw[25]~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[25] , U0|cpu|D_iw[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_dst_regnum[3]~1 , U0|cpu|D_dst_regnum[3]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_dst_regnum[3]~DUPLICATE , U0|cpu|E_dst_regnum[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dst_regnum[3] , U0|cpu|M_dst_regnum[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dst_regnum_from_M[3] , U0|cpu|A_dst_regnum_from_M[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[16]~29 , U0|cpu|D_src1_reg[16]~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[16] , U0|cpu|E_src1[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[16]~59 , U0|cpu|D_src2_reg[16]~59, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[16]~29 , U0|cpu|D_src2[16]~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2[16]~30 , U0|cpu|D_src2[16]~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[16]~DUPLICATE , U0|cpu|E_src2[16]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_src2[16] , U0|cpu|M_src2[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[16] , U0|cpu|A_mul_src2[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_src2[0] , U0|cpu|A_mul_src2[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_partial_prod[11] , U0|cpu|A_mul_partial_prod[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[11] , U0|cpu|A_mul_result[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[11]~DUPLICATE , U0|cpu|A_mul_result[11]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \rtl~20 , rtl~20, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~25 , U0|cpu|A_shift_rot_result~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[11] , U0|cpu|A_shift_rot_result[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[11]~59 , U0|cpu|A_wr_data_unfiltered[11]~59, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[11]~60 , U0|cpu|A_wr_data_unfiltered[11]~60, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[11]~25 , U0|cpu|D_src1_reg[11]~25, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[11] , U0|cpu|E_src1[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~24 , U0|cpu|E_alu_result~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[11] , U0|cpu|E_alu_result[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[11]~feeder , U0|cpu|M_alu_result[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[11] , U0|cpu|M_alu_result[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_baddr[11] , U0|cpu|A_mem_baddr[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_tag_wr_port_data[0]~14 , U0|cpu|dc_tag_wr_port_data[0]~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[2] , U0|cpu|A_dc_actual_tag[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[2] , U0|cpu|A_dc_wb_tag[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[2]~3 , U0|cpu|d_address_tag_field_nxt[2]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[2] , U0|cpu|d_address_tag_field[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[3] , U0|cpu|A_dc_actual_tag[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[3]~feeder , U0|cpu|A_dc_wb_tag[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[3] , U0|cpu|A_dc_wb_tag[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[3]~2 , U0|cpu|d_address_tag_field_nxt[3]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[3] , U0|cpu|d_address_tag_field[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_actual_tag[4] , U0|cpu|A_dc_actual_tag[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_tag[4] , U0|cpu|A_dc_wb_tag[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field_nxt[4]~1 , U0|cpu|d_address_tag_field_nxt[4]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_tag_field[4] , U0|cpu|d_address_tag_field[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal1~0 , U0|mm_interconnect_0|router|Equal1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|Equal27~1 , U0|mm_interconnect_0|router|Equal27~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[102]~14 , U0|mm_interconnect_0|router|src_data[102]~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[102]~15 , U0|mm_interconnect_0|router|src_data[102]~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[101]~13 , U0|mm_interconnect_0|router|src_data[101]~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[102]~29 , U0|mm_interconnect_0|router|src_data[102]~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0 , U0|mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~0 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[0][118]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[0][118]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~3 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~2 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_026|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1]~2 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~4 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~5 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~6 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~1 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~14 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~15 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[1][118]~feeder , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[1][118]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped , U0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~11 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~12 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~7 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_endofpacket , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_endofpacket, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~9 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[0][118]~feeder , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[0][118]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~10 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|always0~0 , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem[1][118] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem[1][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem~0 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[1]~1 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem_used[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem[0][118] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem[0][118], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~8 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0]~13 , U0|mm_interconnect_0|rsp_mux|src_payload[0]~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_payload[0] , U0|mm_interconnect_0|rsp_mux|src_payload[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[117] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted , U0|mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[4]~0 , U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[4]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0] , U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~1 , U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~DUPLICATE , U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|Add0~3 , U0|mm_interconnect_0|cpu_data_master_limiter|Add0~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[1] , U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[2] , U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|Add0~2 , U0|mm_interconnect_0|cpu_data_master_limiter|Add0~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[2]~DUPLICATE , U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|Add0~1 , U0|mm_interconnect_0|cpu_data_master_limiter|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[3] , U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|Add0~0 , U0|mm_interconnect_0|cpu_data_master_limiter|Add0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[4] , U0|mm_interconnect_0|cpu_data_master_limiter|pending_response_count[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~0 , U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~2 , U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~1 , U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~3 , U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses , U0|mm_interconnect_0|cpu_data_master_limiter|has_pending_responses, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0 , U0|mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|save_dest_id~0 , U0|mm_interconnect_0|cpu_data_master_limiter|save_dest_id~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[101]~19 , U0|mm_interconnect_0|router|src_data[101]~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[101]~18 , U0|mm_interconnect_0|router|src_data[101]~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[101]~20 , U0|mm_interconnect_0|router|src_data[101]~20, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[101]~21 , U0|mm_interconnect_0|router|src_data[101]~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data~23 , U0|mm_interconnect_0|router|src_data~23, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data~22 , U0|mm_interconnect_0|router|src_data~22, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data~24 , U0|mm_interconnect_0|router|src_data~24, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[103]~25 , U0|mm_interconnect_0|router|src_data[103]~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[103]~26 , U0|mm_interconnect_0|router|src_data[103]~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[4] , U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~16 , U0|mm_interconnect_0|router|src_data[99]~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[101]~30 , U0|mm_interconnect_0|router|src_data[101]~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[2] , U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|Equal0~3 , U0|mm_interconnect_0|cpu_data_master_limiter|Equal0~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[100]~10 , U0|mm_interconnect_0|router|src_data[100]~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[100]~0 , U0|mm_interconnect_0|router|src_data[100]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[100]~11 , U0|mm_interconnect_0|router|src_data[100]~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~9 , U0|mm_interconnect_0|router|src_data[99]~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[100]~28 , U0|mm_interconnect_0|router|src_data[100]~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[1] , U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|Equal0~1 , U0|mm_interconnect_0|cpu_data_master_limiter|Equal0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~3 , U0|mm_interconnect_0|router|src_data[99]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~6 , U0|mm_interconnect_0|router|src_data[99]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~2 , U0|mm_interconnect_0|router|src_data[99]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~31 , U0|mm_interconnect_0|router|src_data[99]~31, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~1 , U0|mm_interconnect_0|router|src_data[99]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~7 , U0|mm_interconnect_0|router|src_data[99]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~8 , U0|mm_interconnect_0|router|src_data[99]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router|src_data[99]~27 , U0|mm_interconnect_0|router|src_data[99]~27, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[0] , U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|Equal0~0 , U0|mm_interconnect_0|cpu_data_master_limiter|Equal0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|save_dest_id~1 , U0|mm_interconnect_0|cpu_data_master_limiter|save_dest_id~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[3] , U0|mm_interconnect_0|cpu_data_master_limiter|last_dest_id[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|Equal0~2 , U0|mm_interconnect_0|cpu_data_master_limiter|Equal0~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id , U0|mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|full1~0 , U0|mm_interconnect_0|limiter_pipeline|core|full1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|full1 , U0|mm_interconnect_0|limiter_pipeline|core|full1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|read_latency_shift_reg~1 , U0|mm_interconnect_0|color_change_out_s1_translator|read_latency_shift_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|color_change_out_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|audio_sel_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_translator|read_latency_shift_reg[0]~DUPLICATE , U0|mm_interconnect_0|lfsr_val_s1_translator|read_latency_shift_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|WideOr1~0 , U0|mm_interconnect_0|rsp_mux|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|WideOr1~1 , U0|mm_interconnect_0|rsp_mux|WideOr1~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|WideOr1~3 , U0|mm_interconnect_0|rsp_mux|WideOr1~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|WideOr1~4 , U0|mm_interconnect_0|rsp_mux|WideOr1~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|WideOr1~5 , U0|mm_interconnect_0|rsp_mux|WideOr1~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|WideOr1~6 , U0|mm_interconnect_0|rsp_mux|WideOr1~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|WideOr1~2 , U0|mm_interconnect_0|rsp_mux|WideOr1~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|WideOr1~7 , U0|mm_interconnect_0|rsp_mux|WideOr1~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|WideOr1 , U0|mm_interconnect_0|rsp_mux|WideOr1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|full1 , U0|mm_interconnect_0|limiter_pipeline_001|core|full1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_fifo_full_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[70]~feeder , U0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|modulation_selector_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~1 , U0|mm_interconnect_0|rsp_mux|src_data[70]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[1][70]~feeder , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[1][70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_empty_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[70]~feeder , U0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|signal_selector_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~0 , U0|mm_interconnect_0|rsp_mux|src_data[70]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|color_change_interrupt_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|mouse_pos_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~14 , U0|mm_interconnect_0|rsp_mux|src_data[70]~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~15 , U0|mm_interconnect_0|rsp_mux|src_data[70]~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[0][70]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[0][70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[70]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~4 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][70]~feeder , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_sel_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~3 , U0|mm_interconnect_0|rsp_mux|src_data[70]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~2 , U0|mm_interconnect_0|rsp_mux|src_data[70]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[70]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~4 , U0|mm_interconnect_0|rsp_mux|src_data[70]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~5 , U0|mm_interconnect_0|rsp_mux|src_data[70]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~6 , U0|mm_interconnect_0|rsp_mux|src_data[70]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|color_change_out_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][52]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][52]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][52]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][52]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][52]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][52]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][52] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][52]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][52] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][52] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][52] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][52] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][52] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][52] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][52] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~9 , U0|mm_interconnect_0|rsp_mux|src_data[70]~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[70]~feeder , U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|lfsr_val_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~7 , U0|mm_interconnect_0|rsp_mux|src_data[70]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[0][70]~feeder , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[0][70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|color_change_data_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[70]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~10 , U0|mm_interconnect_0|rsp_mux|src_data[70]~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|dds_increment_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~8 , U0|mm_interconnect_0|rsp_mux|src_data[70]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[70]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|audio_fifo_used_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[70]~feeder , U0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[70]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem[1][70] , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem[1][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem[0][70] , U0|mm_interconnect_0|div_freq_s1_agent_rsp_fifo|mem[0][70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~11 , U0|mm_interconnect_0|rsp_mux|src_data[70]~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~12 , U0|mm_interconnect_0|rsp_mux|src_data[70]~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70]~13 , U0|mm_interconnect_0|rsp_mux|src_data[70]~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[70] , U0|mm_interconnect_0|rsp_mux|src_data[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[70] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~0 , U0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdatavalid_d1 , U0|cpu|d_readdatavalid_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt[3]~1 , U0|cpu|A_dc_rd_data_cnt[3]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_dp_offset[0] , U0|cpu|A_dc_fill_dp_offset[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_dp_offset_nxt[0]~2 , U0|cpu|A_dc_fill_dp_offset_nxt[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_dp_offset[0]~DUPLICATE , U0|cpu|A_dc_fill_dp_offset[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_dp_offset_nxt[1]~0 , U0|cpu|A_dc_fill_dp_offset_nxt[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_dp_offset[1] , U0|cpu|A_dc_fill_dp_offset[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_addr[1]~1 , U0|cpu|dc_data_wr_port_addr[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[29]~feeder , U0|cpu|A_inst_result[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[29] , U0|cpu|A_inst_result[29], dds_and_nios_lab, 1
instance = comp, \rtl~34 , rtl~34, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~13 , U0|cpu|A_shift_rot_result~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[29] , U0|cpu|A_shift_rot_result[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[29]~feeder , U0|cpu|A_slow_inst_result[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[29] , U0|cpu|A_slow_inst_result[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[29]~33 , U0|cpu|A_wr_data_unfiltered[29]~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[29]~34 , U0|cpu|A_wr_data_unfiltered[29]~34, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[29] , U0|cpu|W_wr_data[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[29]~13 , U0|cpu|D_src1_reg[29]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[29] , U0|cpu|E_src1[29], dds_and_nios_lab, 1
instance = comp, \rtl~51 , rtl~51, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_prestep2[2] , U0|cpu|M_rot_prestep2[2], dds_and_nios_lab, 1
instance = comp, \rtl~21 , rtl~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~1 , U0|cpu|A_shift_rot_result~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[10] , U0|cpu|A_shift_rot_result[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[10]~7 , U0|cpu|A_wr_data_unfiltered[10]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[10]~8 , U0|cpu|A_wr_data_unfiltered[10]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[10]~1 , U0|cpu|D_src1_reg[10]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[10] , U0|cpu|E_src1[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_br_taken_waddr_partial[8] , U0|cpu|D_br_taken_waddr_partial[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[8]~feeder , U0|cpu|E_extra_pc[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc_plus_one[8] , U0|cpu|D_pc_plus_one[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_extra_pc[8] , U0|cpu|E_extra_pc[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[8]~9 , U0|cpu|M_pipe_flush_waddr_nxt[8]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[10] , U0|cpu|E_pcb[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[8] , U0|cpu|M_pipe_flush_waddr[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[5]~12 , U0|cpu|F_ic_tag_rd_addr_nxt[5]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[5]~13 , U0|cpu|F_ic_tag_rd_addr_nxt[5]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[8] , U0|cpu|F_pc[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[8] , U0|cpu|D_pc[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt~6 , U0|cpu|ic_tag_wraddress_nxt~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_line[5] , U0|cpu|ic_fill_line[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[18]~27 , U0|cpu|F_iw[18]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[18] , U0|cpu|D_iw[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_dst_regnum[1]~0 , U0|cpu|D_dst_regnum[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_dst_regnum[1]~feeder , U0|cpu|E_dst_regnum[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_dst_regnum[1] , U0|cpu|E_dst_regnum[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dst_regnum[1] , U0|cpu|M_dst_regnum[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dst_regnum_from_M[1] , U0|cpu|A_dst_regnum_from_M[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[9]~0 , U0|cpu|D_src1_reg[9]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[9] , U0|cpu|E_src1[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[4]~11 , U0|cpu|F_ic_tag_rd_addr_nxt[4]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[7] , U0|cpu|F_pc[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[7] , U0|cpu|D_pc[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt~5 , U0|cpu|ic_tag_wraddress_nxt~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_line[4] , U0|cpu|ic_fill_line[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[10]~29 , U0|cpu|F_iw[10]~29, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[10] , U0|cpu|D_iw[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[4]~feeder , U0|cpu|E_src2[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[4] , U0|cpu|E_src2[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~5 , U0|cpu|E_alu_result~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[4] , U0|cpu|E_alu_result[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[4] , U0|cpu|M_alu_result[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal262~1 , U0|cpu|Equal262~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal262~0 , U0|cpu|Equal262~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal262~2 , U0|cpu|Equal262~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_A_dc_line_match_d1 , U0|cpu|M_A_dc_line_match_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld_st_nxt , U0|cpu|M_ctrl_ld_st_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld_st , U0|cpu|M_ctrl_ld_st, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_valid_mem_d1~0 , U0|cpu|M_valid_mem_d1~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_valid_mem_d1 , U0|cpu|M_valid_mem_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_need_extra_stall_nxt , U0|cpu|A_dc_fill_need_extra_stall_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_need_extra_stall , U0|cpu|A_dc_fill_need_extra_stall, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt_nxt[0]~3 , U0|cpu|A_dc_rd_data_cnt_nxt[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt[3]~0 , U0|cpu|A_dc_rd_data_cnt[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt[0] , U0|cpu|A_dc_rd_data_cnt[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt[0]~DUPLICATE , U0|cpu|A_dc_rd_data_cnt[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt_nxt[1]~2 , U0|cpu|A_dc_rd_data_cnt_nxt[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt[1] , U0|cpu|A_dc_rd_data_cnt[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt_nxt[2]~1 , U0|cpu|A_dc_rd_data_cnt_nxt[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt[2] , U0|cpu|A_dc_rd_data_cnt[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt_nxt[3]~0 , U0|cpu|A_dc_rd_data_cnt_nxt[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data_cnt[3] , U0|cpu|A_dc_rd_data_cnt[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_bypass_done , U0|cpu|A_ld_bypass_done, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_last_transfer_d1 , U0|cpu|A_dc_rd_last_transfer_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_active_nxt~0 , U0|cpu|A_dc_fill_active_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_fill_active , U0|cpu|A_dc_fill_active, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_addr[0]~0 , U0|cpu|dc_data_wr_port_addr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[0]~feeder , U0|cpu|A_dc_rd_data[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_data[0] , U0|cpu|A_dc_rd_data[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[0]~feeder , U0|cpu|A_dc_xfer_wr_data[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_wr_data[0] , U0|cpu|A_dc_xfer_wr_data[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[1]~2 , U0|cpu|d_writedata_nxt[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata_nxt[1]~3 , U0|cpu|d_writedata_nxt[1]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_writedata[1] , U0|cpu|d_writedata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[1]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[1]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[1] , U0|mm_interconnect_0|limiter_pipeline|core|data0[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[1] , U0|mm_interconnect_0|limiter_pipeline|core|data1[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][1]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[9][1] , U0|vga|alt_vip_vfr_0|slave|internal_registers[9][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux33~0 , U0|vga|alt_vip_vfr_0|controller|Mux33~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux33~1 , U0|vga|alt_vip_vfr_0|controller|Mux33~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[1] , U0|vga|alt_vip_vfr_0|controller|master_writedata[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|interrupt_enables[0]~0 , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|interrupt_enables[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|interrupt_enables[0] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|interrupt_enables[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|interrupt_register~0 , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|interrupt_register~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|interrupt_register[1] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|interrupt_register[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[1]~1 , U0|vga|alt_vip_vfr_0|controller|state[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[1] , U0|vga|alt_vip_vfr_0|controller|state[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[0]~2 , U0|vga|alt_vip_vfr_0|controller|state[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|state[0]~DUPLICATE , U0|vga|alt_vip_vfr_0|controller|state[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux18~0 , U0|vga|alt_vip_vfr_0|controller|Mux18~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Mux18~1 , U0|vga|alt_vip_vfr_0|controller|Mux18~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|master_writedata[16] , U0|vga|alt_vip_vfr_0|controller|master_writedata[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~4 , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][16] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][15] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][14] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][13] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][12] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][11] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][10] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][9] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][8] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][7] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][6] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][5] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][4] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][3] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][2] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][1] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][0] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~37 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~41 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~29 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~61 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~61, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~65 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~65, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~69 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~69, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~9 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~13 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~17 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~45 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~49 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~49, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~33 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~21 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~25 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~53 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~53, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~57 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~57, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~73 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~73, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~73_RTM011 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~73_RTM011, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~73_NEW_REG8 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~73_NEW_REG8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[0]_NEW144 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[0]_NEW144, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[0] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~33 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~37 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~37, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[1]_NEW142 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[1]_NEW142, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[1] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~25 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[2]_NEW140 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[2]_NEW140, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[2] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~57 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~57, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[3]_NEW138 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[3]_NEW138, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[3] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~61 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~61, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[4]_NEW136 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[4]_NEW136, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[4] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~65 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~65, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[5]_NEW134 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[5]_NEW134, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[5] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~5 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[6] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[6]_NEW146 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[6]_NEW146, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[6]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~9 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[7]_NEW132 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[7]_NEW132, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[7] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~13 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[8] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[8]_NEW130 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[8]_NEW130, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[8]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[8]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~41 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~41, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[9]_NEW128 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[9]_NEW128, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[9] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~45 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[10]_NEW126 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[10]_NEW126, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[10] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~29 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[11]_NEW124 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[11]_NEW124, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[11] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~17 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[12]_NEW122 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[12]_NEW122, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[12] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~21_RTM063 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~21_RTM063, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~21_NEW_REG60 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~21_NEW_REG60, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~21 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[13]_NEW120 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[13]_NEW120, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[13] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~29_RTM055 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~29_RTM055, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~29_NEW_REG52 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~29_NEW_REG52, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~33_RTM051 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~33_RTM051, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~33_NEW_REG48 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~33_NEW_REG48, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~37_RTM047 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~37_RTM047, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~37_NEW_REG44 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~37_NEW_REG44, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~41_RTM043 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~41_RTM043, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~41_NEW_REG40 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~41_NEW_REG40, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~2 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~3 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~25_RTM059 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~25_RTM059, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~25_NEW_REG56 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~25_NEW_REG56, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~45_RTM039 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~45_RTM039, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~45_NEW_REG36 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~45_NEW_REG36, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~49_RTM035 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~49_RTM035, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~49_NEW_REG32 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~49_NEW_REG32, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~4 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~5 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~69 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~69, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~73 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~73, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[17]_NEW112 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[17]_NEW112, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[17] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~1 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[18]_NEW148 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[18]_NEW148, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[18] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][18] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][17] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[2][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~77 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~77, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~1 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~5 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~5_RTM079 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~5_RTM079, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~5_NEW_REG76 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~5_NEW_REG76, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~13_RTM071 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~13_RTM071, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~13_NEW_REG68 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~13_NEW_REG68, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~17_RTM067 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~17_RTM067, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~17_NEW_REG64 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~17_NEW_REG64, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~9_RTM075 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~9_RTM075, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~9_NEW_REG72 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~9_NEW_REG72, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~1_RTM083 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~1_RTM083, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~1_NEW_REG80 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~1_NEW_REG80, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~1 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[1]~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~49 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~49, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~53 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add1~53, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[15]_NEW116 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[15]_NEW116, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[15] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[16]_NEW114 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[16]_NEW114, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[16] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~77_RTM07 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~77_RTM07, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~77_NEW_REG4 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~77_NEW_REG4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~8 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~9 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~10 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~11 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~12 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux6~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux6~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux1~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux1~1 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|discard_remaining_data_of_read_word , U0|vga|alt_vip_vfr_0|prc|prc_core|discard_remaining_data_of_read_word, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|always0~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux0~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|internal_output_is_valid , U0|vga|alt_vip_vfr_0|prc|prc_core|internal_output_is_valid, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|always0~3 , U0|vga|alt_vip_vfr_0|prc|prc_core|always0~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux4~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux4~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_eop_out , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_eop_out, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|eop_out_d1 , U0|vga|alt_vip_vfr_0|prc|prc_core|eop_out_d1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|eop_out~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|eop_out~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|do_control_packet~0 , U0|vga|alt_vip_vfr_0|controller|do_control_packet~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|do_control_packet , U0|vga|alt_vip_vfr_0|controller|do_control_packet, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|state[2] , U0|vga|alt_vip_vfr_0|encoder|state[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|state[1]~DUPLICATE , U0|vga|alt_vip_vfr_0|encoder|state[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|state[3] , U0|vga|alt_vip_vfr_0|encoder|state[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|Mux1~1 , U0|vga|alt_vip_vfr_0|encoder|Mux1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|Mux1~0 , U0|vga|alt_vip_vfr_0|encoder|Mux1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|Mux1~2 , U0|vga|alt_vip_vfr_0|encoder|Mux1~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|state[2]~DUPLICATE , U0|vga|alt_vip_vfr_0|encoder|state[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|Mux2~0 , U0|vga|alt_vip_vfr_0|encoder|Mux2~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|state[1] , U0|vga|alt_vip_vfr_0|encoder|state[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|Mux3~0 , U0|vga|alt_vip_vfr_0|encoder|Mux3~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|state[0] , U0|vga|alt_vip_vfr_0|encoder|state[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|state[3]~0 , U0|vga|alt_vip_vfr_0|encoder|state[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_valid~0 , U0|vga|alt_vip_vfr_0|encoder|control_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_valid~0_NEW_REG466 , U0|vga|alt_vip_vfr_0|encoder|control_valid~0_NEW_REG466, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|Equal5~0_RTM0465 , U0|vga|alt_vip_vfr_0|encoder|Equal5~0_RTM0465, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|Equal5~0_NEW_REG462 , U0|vga|alt_vip_vfr_0|encoder|Equal5~0_NEW_REG462, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|int_ready_reg , U0|vga|alt_vip_vfr_0|outputter|int_ready_reg, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_valid~1 , U0|vga|alt_vip_vfr_0|encoder|control_valid~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|sop_out_d1 , U0|vga|alt_vip_vfr_0|prc|prc_core|sop_out_d1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux33~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux33~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_sop_out , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_sop_out, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|sop_out~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|sop_out~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_sop~0 , U0|vga|alt_vip_vfr_0|encoder|dout_sop~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_sop_NEW230 , U0|vga|alt_vip_vfr_0|outputter|dout_sop_NEW230, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_eop~0 , U0|vga|alt_vip_vfr_0|encoder|dout_eop~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_eop , U0|vga|alt_vip_vfr_0|outputter|dout_eop, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_eop_NEW226 , U0|vga|alt_vip_vfr_0|outputter|dout_eop_NEW226, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|synced_int_nxt~0_NEW_REG268 , U0|vga|alt_vip_vfr_0|outputter|synced_int_nxt~0_NEW_REG268, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[0]~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[0]~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[1]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[1]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[2]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[2]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[3]~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[3]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[4]~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[4]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[3]~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[5]~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[5]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|wrpointer[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|wrpointer[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[0]~7 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[0]~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[1]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[2]~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[3]~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[3]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[4]~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[4]~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[4]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[5]~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|perform_discard_delay0 , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|perform_discard_delay0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|perform_discard_delay1 , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|perform_discard_delay1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|outputs_waiting_delay0~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|outputs_waiting_delay0~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|outputs_waiting_delay0 , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|outputs_waiting_delay0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|outputs_waiting_delay1 , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|outputs_waiting_delay1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][23]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][23]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][12] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|comb~0_NEW_REG0 , U0|vga|alt_vip_vfr_0|prc|comb~0_NEW_REG0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[23]~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[23]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[23]~1 , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[23]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[12] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[12] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[12]~12 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[12]~12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[23]~2 , U0|vga|alt_vip_vfr_0|outputter|dout_data[23]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[12] , U0|vga|alt_vip_vfr_0|outputter|dout_data[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[10]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|Decoder0~0 , U0|vga|alt_vip_vfr_0|controller|Decoder0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[10] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[42] , U0|vga|alt_vip_vfr_0|encoder|control_data[42], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][2]~DUPLICATE , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[2]~feeder , U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[2] , U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[66] , U0|vga|alt_vip_vfr_0|encoder|control_data[66], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[8]~3 , U0|vga|alt_vip_vfr_0|outputter|dout_data[8]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[6]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[6] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[18] , U0|vga|alt_vip_vfr_0|encoder|control_data[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[8]~4 , U0|vga|alt_vip_vfr_0|outputter|dout_data[8]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[18]~10 , U0|vga|alt_vip_vfr_0|encoder|dout_data[18]~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[18] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][18] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[18]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[18] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[18]~18 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[18]~18, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[8]~1 , U0|vga|alt_vip_vfr_0|outputter|dout_data[8]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[18] , U0|vga|alt_vip_vfr_0|outputter|dout_data[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[15] , U0|vga|alt_vip_vfr_0|outputter|dout_data[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][15]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][15] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[15]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[15] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[15] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[15]~15 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[15]~15, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[15]_NEW747 , U0|vga|alt_vip_vfr_0|outputter|dout_data[15]_NEW747, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][16] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[16] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[16] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[16]~16 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[16]~16, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[16] , U0|vga|alt_vip_vfr_0|outputter|dout_data[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[4]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][4] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[4] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[16] , U0|vga|alt_vip_vfr_0|encoder|control_data[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][0]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[7][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[7][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[0]~feeder , U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][0]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[14][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[14][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[0] , U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[64]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[64]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[64] , U0|vga|alt_vip_vfr_0|encoder|control_data[64], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[8]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[8] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[40] , U0|vga|alt_vip_vfr_0|encoder|control_data[40], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[16]~8 , U0|vga|alt_vip_vfr_0|encoder|dout_data[16]~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[16]_NEW631 , U0|vga|alt_vip_vfr_0|outputter|dout_data[16]_NEW631, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[14] , U0|vga|alt_vip_vfr_0|outputter|dout_data[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][14]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][14] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[14] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[14] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[14]~14 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[14]~14, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[14]_NEW750 , U0|vga|alt_vip_vfr_0|outputter|dout_data[14]_NEW750, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[1]~feeder , U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[1] , U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[65]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[65]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[65] , U0|vga|alt_vip_vfr_0|encoder|control_data[65], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[5]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[5] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[17]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[17] , U0|vga|alt_vip_vfr_0|encoder|control_data[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[9]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[9] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[41] , U0|vga|alt_vip_vfr_0|encoder|control_data[41], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[17]~9 , U0|vga|alt_vip_vfr_0|encoder|dout_data[17]~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[17] , U0|vga|alt_vip_vfr_0|outputter|dout_data[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][17]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][17] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[17] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[17] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[17]~17 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[17]~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[17]_NEW629 , U0|vga|alt_vip_vfr_0|outputter|dout_data[17]_NEW629, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~3_RTM0772 , U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~3_RTM0772, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~3_NEW_REG769 , U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~3_NEW_REG769, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[13] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][13] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[13]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[13] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[13]~13 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[13]~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[13] , U0|vga|alt_vip_vfr_0|outputter|dout_data[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[7]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[7] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[19] , U0|vga|alt_vip_vfr_0|encoder|control_data[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[3]~feeder , U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[3] , U0|vga|alt_vip_vfr_0|controller|interlaced_of_next_vid_packet[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[67]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[67]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[67] , U0|vga|alt_vip_vfr_0|encoder|control_data[67], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[11]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[11] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[43] , U0|vga|alt_vip_vfr_0|encoder|control_data[43], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[19]~11 , U0|vga|alt_vip_vfr_0|encoder|dout_data[19]~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[19] , U0|vga|alt_vip_vfr_0|outputter|dout_data[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][19]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][19] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[19] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[19] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[19]~19 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[19]~19, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[19]_NEW633 , U0|vga|alt_vip_vfr_0|outputter|dout_data[19]_NEW633, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][20] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[20] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[20] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[20]~20 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[20]~20, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[20] , U0|vga|alt_vip_vfr_0|outputter|dout_data[20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[20]_NEW762 , U0|vga|alt_vip_vfr_0|outputter|dout_data[20]_NEW762, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[22] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][22] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[22]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[22] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[22]~22 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[22]~22, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[22] , U0|vga|alt_vip_vfr_0|outputter|dout_data[22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[22]_NEW756 , U0|vga|alt_vip_vfr_0|outputter|dout_data[22]_NEW756, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][23]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][23] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[23] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[23] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[23]~23 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[23]~23, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[23] , U0|vga|alt_vip_vfr_0|outputter|dout_data[23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[23]_NEW753 , U0|vga|alt_vip_vfr_0|outputter|dout_data[23]_NEW753, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[21] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][21]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][21] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[21] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[21]~21 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[21]~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[21] , U0|vga|alt_vip_vfr_0|outputter|dout_data[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[21]_NEW759 , U0|vga|alt_vip_vfr_0|outputter|dout_data[21]_NEW759, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~2_RTM0768 , U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~2_RTM0768, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~2_NEW_REG765 , U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~2_NEW_REG765, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~4 , U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[12]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[12] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[0]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[0] , U0|vga|alt_vip_vfr_0|encoder|control_data[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[8]~0 , U0|vga|alt_vip_vfr_0|outputter|dout_data[8]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[5][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[5][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[0]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[12][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[12][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[0] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[24] , U0|vga|alt_vip_vfr_0|encoder|control_data[24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[4]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[4] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[48] , U0|vga|alt_vip_vfr_0|encoder|control_data[48], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[0]~0 , U0|vga|alt_vip_vfr_0|encoder|dout_data[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[0] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][0] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][0]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~1 , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|Equal1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][0] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux31~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux31~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[0] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[0]~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[0] , U0|vga|alt_vip_vfr_0|outputter|dout_data[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][5]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][5] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[5] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[5] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[5]~5 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[5]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[5] , U0|vga|alt_vip_vfr_0|outputter|dout_data[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[7]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[7] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[51]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[51]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[51] , U0|vga|alt_vip_vfr_0|encoder|control_data[51], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[15]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[15] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[3]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[3] , U0|vga|alt_vip_vfr_0|encoder|control_data[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[3]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[3] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[27] , U0|vga|alt_vip_vfr_0|encoder|control_data[27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[3]~3 , U0|vga|alt_vip_vfr_0|encoder|dout_data[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][3] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][3]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][3] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux28~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux28~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[3] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[3] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[3]~3 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[3] , U0|vga|alt_vip_vfr_0|outputter|dout_data[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[14]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[14] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[2]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[2] , U0|vga|alt_vip_vfr_0|encoder|control_data[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[6]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[6] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[50] , U0|vga|alt_vip_vfr_0|encoder|control_data[50], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[2]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[2] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[26] , U0|vga|alt_vip_vfr_0|encoder|control_data[26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[2]~2 , U0|vga|alt_vip_vfr_0|encoder|dout_data[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][2]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][2] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][2] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux29~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux29~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[2] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[2] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[2]~2 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[2] , U0|vga|alt_vip_vfr_0|outputter|dout_data[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[4] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][4] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[4] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[4]~4 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[4]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[4] , U0|vga|alt_vip_vfr_0|outputter|dout_data[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[1]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[1] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[25]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[25] , U0|vga|alt_vip_vfr_0|encoder|control_data[25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[13]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[13] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[1] , U0|vga|alt_vip_vfr_0|encoder|control_data[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[5]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[5] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[49] , U0|vga|alt_vip_vfr_0|encoder|control_data[49], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[1]~1 , U0|vga|alt_vip_vfr_0|encoder|dout_data[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][1] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][1]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][1] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[1][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux30~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux30~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[1] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[1] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[1]~1 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[1] , U0|vga|alt_vip_vfr_0|outputter|dout_data[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~0 , U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[6] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][6] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[6] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[6]~6 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[6]~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[6] , U0|vga|alt_vip_vfr_0|outputter|dout_data[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[13]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[13] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[33] , U0|vga|alt_vip_vfr_0|encoder|control_data[33], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[9]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[9] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[9]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[9] , U0|vga|alt_vip_vfr_0|encoder|control_data[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[1]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[1] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[57]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[57] , U0|vga|alt_vip_vfr_0|encoder|control_data[57], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[9]~5 , U0|vga|alt_vip_vfr_0|encoder|dout_data[9]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][9]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][9] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[9] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[9] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[9]~9 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[9]~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[9] , U0|vga|alt_vip_vfr_0|outputter|dout_data[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[2]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[2] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[58] , U0|vga|alt_vip_vfr_0|encoder|control_data[58], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[14]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[14] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[34] , U0|vga|alt_vip_vfr_0|encoder|control_data[34], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[10]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[10] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[10]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[10] , U0|vga|alt_vip_vfr_0|encoder|control_data[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[10]~6 , U0|vga|alt_vip_vfr_0|encoder|dout_data[10]~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][10] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[10] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[10] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[10]~10 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[10]~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[10] , U0|vga|alt_vip_vfr_0|outputter|dout_data[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[12]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[12] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[32]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[32]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[32] , U0|vga|alt_vip_vfr_0|encoder|control_data[32], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[8]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[8] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[8]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[8] , U0|vga|alt_vip_vfr_0|encoder|control_data[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[0]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[13][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[13][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[0] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[56] , U0|vga|alt_vip_vfr_0|encoder|control_data[56], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[8]~4 , U0|vga|alt_vip_vfr_0|encoder|dout_data[8]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][8]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][8] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[8] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[8] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[8]~8 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[8]~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[8] , U0|vga|alt_vip_vfr_0|outputter|dout_data[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[15]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[15] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[35]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[35]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[35] , U0|vga|alt_vip_vfr_0|encoder|control_data[35], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[6][3] , U0|vga|alt_vip_vfr_0|slave|internal_registers[6][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[3]~feeder , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[3] , U0|vga|alt_vip_vfr_0|controller|height_of_next_vid_packet[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[59]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[59]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[59] , U0|vga|alt_vip_vfr_0|encoder|control_data[59], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[11]~feeder , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[11] , U0|vga|alt_vip_vfr_0|controller|width_of_next_vid_packet[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[11]~feeder , U0|vga|alt_vip_vfr_0|encoder|control_data[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|control_data[11] , U0|vga|alt_vip_vfr_0|encoder|control_data[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|dout_data[11]~7 , U0|vga|alt_vip_vfr_0|encoder|dout_data[11]~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[11] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][11]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][11] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[11] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[11]~11 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[11]~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[11] , U0|vga|alt_vip_vfr_0|outputter|dout_data[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][7] , U0|vga|alt_vip_vfr_0|prc|read_master|width_adaptor|buffers[0][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[7]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[7] , U0|vga|alt_vip_vfr_0|prc|prc_core|pre_data_out[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[7] , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out_d1[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[7]~7 , U0|vga|alt_vip_vfr_0|prc|prc_core|data_out[7]~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_data[7] , U0|vga|alt_vip_vfr_0|outputter|dout_data[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~1 , U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~5 , U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet , U0|vga|alt_vip_vfr_0|outputter|image_packet, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~6 , U0|vga|alt_vip_vfr_0|outputter|image_packet_nxt~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|synced_int_nxt~0 , U0|vga|alt_vip_vfr_0|outputter|synced_int_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|synced_int_nxt~0_OTERM269DUPLICATE , U0|vga|alt_vip_vfr_0|outputter|synced_int_nxt~0_OTERM269DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|enable_synced~0 , U0|vga|alt_vip_vfr_0|outputter|enable_synced~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|enable_synced_reg , U0|vga|alt_vip_vfr_0|outputter|enable_synced_reg, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|always0~1 , U0|vga|alt_vip_vfr_0|prc|prc_core|always0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|always0~2 , U0|vga|alt_vip_vfr_0|prc|prc_core|always0~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux6~1 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux6~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Mux6~2 , U0|vga|alt_vip_vfr_0|prc|prc_core|Mux6~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|state[0] , U0|vga|alt_vip_vfr_0|prc|prc_core|state[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Decoder0~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|Decoder0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[14]_NEW118 , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[14]_NEW118, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[14] , U0|vga|alt_vip_vfr_0|prc|prc_core|reads_issued[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~53_RTM031 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~53_RTM031, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~53_NEW_REG28 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~53_NEW_REG28, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~57_RTM027 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~57_RTM027, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~57_NEW_REG24 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~57_NEW_REG24, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~65_RTM019 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~65_RTM019, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~65_NEW_REG16 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~65_NEW_REG16, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~69_RTM015 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~69_RTM015, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~69_NEW_REG12 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~69_NEW_REG12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~61_RTM023 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~61_RTM023, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~61_NEW_REG20 , U0|vga|alt_vip_vfr_0|prc|prc_core|Add0~61_NEW_REG20, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~6 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~7 , U0|vga|alt_vip_vfr_0|prc|prc_core|Equal0~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|read~0 , U0|vga|alt_vip_vfr_0|prc|prc_core|read~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|read~1 , U0|vga|alt_vip_vfr_0|prc|prc_core|read~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|read~2 , U0|vga|alt_vip_vfr_0|prc|prc_core|read~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[5]~0_Duplicate , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~0_Duplicate, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~5_NEW_REG272 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~5_NEW_REG272, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data[0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|gray_data[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|gray_data[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|partial_xor~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|partial_xor~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_wrcounter_prev[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~30 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~30, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~25 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~6_NEW_REG274 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~6_NEW_REG274, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~25 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~0_NEW_REG276 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~0_NEW_REG276, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~1_NEW_REG278 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~1_NEW_REG278, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~2_NEW_REG468 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~2_NEW_REG468, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_wrcounter_prev[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~3_NEW_REG474 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~3_NEW_REG474, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[5]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_wrcounter_prev[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:wrcounter_to_rdclock|q_reg[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:wrcounter_to_rdclock|q_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_wrcounter_prev[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add6~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~4_NEW_REG512 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|new_rdusedw~4_NEW_REG512, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add2~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Equal1~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Equal1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Equal1~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Equal1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|writing_control , U0|vga|alt_vip_vfr_0|encoder|writing_control, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|encoder|Mux4~0 , U0|vga|alt_vip_vfr_0|encoder|Mux4~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter[0]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|dual_clock_gen:clock_crossed_rdcounter_prev[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|full_reg , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|full_reg, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|Add5~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|usedw_calculator|Add5~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|comb~0_RTM03 , U0|vga|alt_vip_vfr_0|prc|comb~0_RTM03, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|comb~1 , U0|vga|alt_vip_vfr_0|prc|comb~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|comb~1_NEW_REG460 , U0|vga|alt_vip_vfr_0|prc|comb~1_NEW_REG460, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|int_valid_reg_NEW228 , U0|vga|alt_vip_vfr_0|outputter|int_valid_reg_NEW228, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|int_valid_reg , U0|vga|alt_vip_vfr_0|outputter|int_valid_reg, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|outputter|dout_valid~0 , U0|vga|alt_vip_vfr_0|outputter|dout_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|parity9~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|parity9~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a0~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a2~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a2~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a5~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a5~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|sub_parity10a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|sub_parity10a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a6 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a6~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a6~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a6~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a6~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a8~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a8~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a8 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a10~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a10~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a10 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|sub_parity10a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|sub_parity10a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|_~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|parity9 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|parity9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a0~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a0~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a1~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a3~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a3~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a4~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a4~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a5~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a5~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a7~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a7~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a7 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a9~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a9~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a9 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[10]~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[10]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor9 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdaclr|dffe12a[0]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdaclr|dffe12a[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdaclr|dffe12a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdaclr|dffe12a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdaclr|dffe13a[0]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdaclr|dffe13a[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdaclr|dffe13a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdaclr|dffe13a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a2~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a2~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a1~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[1]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[0]~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[0]~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[3]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a3~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a3~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[10] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[10] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[10] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[10] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[10] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[8]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[8]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a8~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a8~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a6~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a6~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a4~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a4~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a5~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a5~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~6 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~7 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a6 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a7~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a7~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~9 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a7 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~10 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a8 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[6]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[7]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[7]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[7]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a9~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a9~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~11 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a9 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_aeb , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_msb_aeb, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~37 , U0|vga|alt_vip_itc_0|v_counter|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|rst_vid_clk_reg~feeder , U0|vga|alt_vip_itc_0|rst_vid_clk_reg~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|rst_vid_clk_reg , U0|vga|alt_vip_itc_0|rst_vid_clk_reg, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|rst_vid_clk_reg2~feeder , U0|vga|alt_vip_itc_0|rst_vid_clk_reg2~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|rst_vid_clk_reg2 , U0|vga|alt_vip_itc_0|rst_vid_clk_reg2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~17 , U0|vga|alt_vip_itc_0|v_counter|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~13 , U0|vga|alt_vip_itc_0|v_counter|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~29 , U0|vga|alt_vip_itc_0|h_counter|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~25 , U0|vga|alt_vip_itc_0|h_counter|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~21 , U0|vga|alt_vip_itc_0|h_counter|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|rdreq_pre_swap~0 , U0|vga|alt_vip_itc_0|rdreq_pre_swap~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|request_data_valid , U0|vga|alt_vip_itc_0|request_data_valid, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a2~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g1p|counter8a2~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[2]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[5]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a0~_wirecell , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a0~_wirecell, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ram_address_b[9]~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ram_address_b[9]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|fifo_ram|ram_block11a0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|fifo_ram|ram_block11a0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~2 , U0|vga|alt_vip_itc_0|statemachine|Mux0~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~9 , U0|vga|alt_vip_itc_0|v_counter|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~5 , U0|vga|alt_vip_itc_0|v_counter|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[11] , U0|vga|alt_vip_itc_0|v_counter|count[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|start_of_frame~1 , U0|vga|alt_vip_itc_0|start_of_frame~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|start_of_frame~4 , U0|vga|alt_vip_itc_0|start_of_frame~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|start_of_frame~3 , U0|vga|alt_vip_itc_0|start_of_frame~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|start_of_frame~0 , U0|vga|alt_vip_itc_0|start_of_frame~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|start_of_frame , U0|vga|alt_vip_itc_0|start_of_frame, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[10]~DUPLICATE , U0|vga|alt_vip_itc_0|h_counter|count[10]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|LessThan0~0 , U0|vga|alt_vip_itc_0|LessThan0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|anc_datavalid_nxt~0 , U0|vga|alt_vip_itc_0|anc_datavalid_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[9]~DUPLICATE , U0|vga|alt_vip_itc_0|v_counter|count[9]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|anc_datavalid_nxt~1 , U0|vga|alt_vip_itc_0|anc_datavalid_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[7]~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor7 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[10] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor7 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor6 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor6 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[5]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[5]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[5]~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[3]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[2]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|delayed_wrptr_g[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[2]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe16a[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp|dffpipe15|dffe17a[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~38 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~38, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~17 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~21 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~25 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~29 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~33 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~13 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_sync|data_out_sync0[0]~feeder , U0|vga|alt_vip_itc_0|enable_sync|data_out_sync0[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_sync|data_out_sync0[0] , U0|vga|alt_vip_itc_0|enable_sync|data_out_sync0[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_sync|data_out_sync1[0] , U0|vga|alt_vip_itc_0|enable_sync|data_out_sync1[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor8 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor8 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~9 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor9 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_dgwp_gray2bin|xor9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_bwp|dffe14a[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor9 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g_gray2bin|xor9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rs_brp|dffe14a[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_threshold~0 , U0|vga|alt_vip_itc_0|enable_threshold~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_threshold~1 , U0|vga|alt_vip_itc_0|enable_threshold~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_threshold , U0|vga|alt_vip_itc_0|enable_threshold, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_synced_nxt~1 , U0|vga|alt_vip_itc_0|enable_synced_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_synced , U0|vga|alt_vip_itc_0|enable_synced, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|anc_datavalid_nxt~2 , U0|vga|alt_vip_itc_0|anc_datavalid_nxt~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_int[0] , U0|vga|alt_vip_itc_0|statemachine|state_int[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_v_nxt~2 , U0|vga|alt_vip_itc_0|vid_v_nxt~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|always1~0 , U0|vga|alt_vip_itc_0|statemachine|always1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~3 , U0|vga|alt_vip_itc_0|statemachine|Mux0~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[8]~DUPLICATE , U0|vga|alt_vip_itc_0|h_counter|count[8]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|start_of_ap~0 , U0|vga|alt_vip_itc_0|start_of_ap~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|start_of_ap , U0|vga|alt_vip_itc_0|start_of_ap, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|sync_lost~0 , U0|vga|alt_vip_itc_0|sync_lost~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_next_int~0 , U0|vga|alt_vip_itc_0|statemachine|state_next_int~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_synced~DUPLICATE , U0|vga|alt_vip_itc_0|enable_synced~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|enable_synced_nxt~0 , U0|vga|alt_vip_itc_0|enable_synced_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_next_int~4 , U0|vga|alt_vip_itc_0|statemachine|state_next_int~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_next_int~2 , U0|vga|alt_vip_itc_0|statemachine|state_next_int~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~9 , U0|vga|alt_vip_itc_0|statemachine|Mux0~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_int[1]~DUPLICATE , U0|vga|alt_vip_itc_0|statemachine|state_int[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~10 , U0|vga|alt_vip_itc_0|statemachine|Mux0~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|reset_counters~0 , U0|vga|alt_vip_itc_0|reset_counters~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_int[1] , U0|vga|alt_vip_itc_0|statemachine|state_int[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|interlaced_field_valid_nxt~0 , U0|vga|alt_vip_itc_0|interlaced_field_valid_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Equal13~0 , U0|vga|alt_vip_itc_0|Equal13~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|interlaced_field_valid_nxt~1 , U0|vga|alt_vip_itc_0|interlaced_field_valid_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|interlaced_field_valid , U0|vga|alt_vip_itc_0|interlaced_field_valid, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|fifo_ram|ram_block11a20 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|fifo_ram|ram_block11a20, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Equal19~0 , U0|vga|alt_vip_itc_0|Equal19~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|interlaced_field[3] , U0|vga|alt_vip_itc_0|interlaced_field[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|fifo_ram|ram_block11a10 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|fifo_ram|ram_block11a10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|interlaced_field[2] , U0|vga|alt_vip_itc_0|interlaced_field[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~4 , U0|vga|alt_vip_itc_0|statemachine|Mux0~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux3~0 , U0|vga|alt_vip_itc_0|statemachine|Mux3~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|interlaced_field_valid_nxt~2 , U0|vga|alt_vip_itc_0|interlaced_field_valid_nxt~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|field_prediction_nxt~0 , U0|vga|alt_vip_itc_0|field_prediction_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|field_prediction , U0|vga|alt_vip_itc_0|field_prediction, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|sync_lost~2 , U0|vga|alt_vip_itc_0|sync_lost~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_v_pipeline[0] , U0|vga|alt_vip_itc_0|vid_v_pipeline[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|sync_lost~3 , U0|vga|alt_vip_itc_0|sync_lost~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|sync_lost~1 , U0|vga|alt_vip_itc_0|sync_lost~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_datavalid_nxt , U0|vga|alt_vip_itc_0|vid_datavalid_nxt, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|sync_lost~4 , U0|vga|alt_vip_itc_0|sync_lost~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|sync_lost , U0|vga|alt_vip_itc_0|sync_lost, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~0 , U0|vga|alt_vip_itc_0|statemachine|Mux0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~1 , U0|vga|alt_vip_itc_0|statemachine|Mux0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~14 , U0|vga|alt_vip_itc_0|statemachine|Mux0~14, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux3~2 , U0|vga|alt_vip_itc_0|statemachine|Mux3~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux3~1 , U0|vga|alt_vip_itc_0|statemachine|Mux3~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_int[0]~DUPLICATE , U0|vga|alt_vip_itc_0|statemachine|state_int[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_next_int~1 , U0|vga|alt_vip_itc_0|statemachine|state_next_int~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~5 , U0|vga|alt_vip_itc_0|statemachine|Mux0~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~6 , U0|vga|alt_vip_itc_0|statemachine|Mux0~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux2~0 , U0|vga|alt_vip_itc_0|statemachine|Mux2~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_next_int~3 , U0|vga|alt_vip_itc_0|statemachine|state_next_int~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux2~1 , U0|vga|alt_vip_itc_0|statemachine|Mux2~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux2~2 , U0|vga|alt_vip_itc_0|statemachine|Mux2~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|reset_counters~1 , U0|vga|alt_vip_itc_0|reset_counters~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|reset_counters , U0|vga|alt_vip_itc_0|reset_counters, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[0]~2 , U0|vga|alt_vip_itc_0|h_counter|count[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[9] , U0|vga|alt_vip_itc_0|h_counter|count[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~45 , U0|vga|alt_vip_itc_0|h_counter|Add0~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[10] , U0|vga|alt_vip_itc_0|h_counter|count[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~41 , U0|vga|alt_vip_itc_0|h_counter|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[11] , U0|vga|alt_vip_itc_0|h_counter|count[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[0]~0 , U0|vga|alt_vip_itc_0|h_counter|count[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[0]~1 , U0|vga|alt_vip_itc_0|h_counter|count[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[0] , U0|vga|alt_vip_itc_0|h_counter|count[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~33 , U0|vga|alt_vip_itc_0|h_counter|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[1] , U0|vga|alt_vip_itc_0|h_counter|count[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~37 , U0|vga|alt_vip_itc_0|h_counter|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[2] , U0|vga|alt_vip_itc_0|h_counter|count[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~5 , U0|vga|alt_vip_itc_0|h_counter|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[3] , U0|vga|alt_vip_itc_0|h_counter|count[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~1 , U0|vga|alt_vip_itc_0|h_counter|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[4] , U0|vga|alt_vip_itc_0|h_counter|count[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~17 , U0|vga|alt_vip_itc_0|h_counter|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[5] , U0|vga|alt_vip_itc_0|h_counter|count[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~13 , U0|vga|alt_vip_itc_0|h_counter|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[6] , U0|vga|alt_vip_itc_0|h_counter|count[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|Add0~9 , U0|vga|alt_vip_itc_0|h_counter|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[7] , U0|vga|alt_vip_itc_0|h_counter|count[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[8] , U0|vga|alt_vip_itc_0|h_counter|count[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|h_counter|count[7]~DUPLICATE , U0|vga|alt_vip_itc_0|h_counter|count[7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|start_of_frame~2 , U0|vga|alt_vip_itc_0|start_of_frame~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|frames_in_sync[0]~0 , U0|vga|alt_vip_itc_0|frames_in_sync[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_enable~0 , U0|vga|alt_vip_itc_0|v_enable~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[9]~3 , U0|vga|alt_vip_itc_0|v_counter|count[9]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[8] , U0|vga|alt_vip_itc_0|v_counter|count[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~21 , U0|vga|alt_vip_itc_0|v_counter|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[9] , U0|vga|alt_vip_itc_0|v_counter|count[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[10] , U0|vga|alt_vip_itc_0|v_counter|count[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[6]~DUPLICATE , U0|vga|alt_vip_itc_0|v_counter|count[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[9]~0 , U0|vga|alt_vip_itc_0|v_counter|count[9]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[9]~1 , U0|vga|alt_vip_itc_0|v_counter|count[9]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[9]~2 , U0|vga|alt_vip_itc_0|v_counter|count[9]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[0] , U0|vga|alt_vip_itc_0|v_counter|count[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~25 , U0|vga|alt_vip_itc_0|v_counter|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[1] , U0|vga|alt_vip_itc_0|v_counter|count[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~45 , U0|vga|alt_vip_itc_0|v_counter|Add0~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[2] , U0|vga|alt_vip_itc_0|v_counter|count[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~41 , U0|vga|alt_vip_itc_0|v_counter|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[3] , U0|vga|alt_vip_itc_0|v_counter|count[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~33 , U0|vga|alt_vip_itc_0|v_counter|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[4] , U0|vga|alt_vip_itc_0|v_counter|count[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~1 , U0|vga|alt_vip_itc_0|v_counter|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[5] , U0|vga|alt_vip_itc_0|v_counter|count[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|Add0~29 , U0|vga|alt_vip_itc_0|v_counter|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[6] , U0|vga|alt_vip_itc_0|v_counter|count[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|v_counter|count[7] , U0|vga|alt_vip_itc_0|v_counter|count[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_v_nxt~0 , U0|vga|alt_vip_itc_0|vid_v_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_v_nxt~1 , U0|vga|alt_vip_itc_0|vid_v_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~7 , U0|vga|alt_vip_itc_0|statemachine|Mux0~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux1~0 , U0|vga|alt_vip_itc_0|statemachine|Mux1~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Equal11~0 , U0|vga|alt_vip_itc_0|Equal11~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux1~3 , U0|vga|alt_vip_itc_0|statemachine|Mux1~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|Equal10~0 , U0|vga|alt_vip_itc_0|Equal10~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux1~4 , U0|vga|alt_vip_itc_0|statemachine|Mux1~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~8 , U0|vga|alt_vip_itc_0|statemachine|Mux0~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|WideOr0~0 , U0|vga|alt_vip_itc_0|statemachine|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux1~1 , U0|vga|alt_vip_itc_0|statemachine|Mux1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux1~2 , U0|vga|alt_vip_itc_0|statemachine|Mux1~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux1~5 , U0|vga|alt_vip_itc_0|statemachine|Mux1~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_int[2] , U0|vga|alt_vip_itc_0|statemachine|state_int[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~11 , U0|vga|alt_vip_itc_0|statemachine|Mux0~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~12 , U0|vga|alt_vip_itc_0|statemachine|Mux0~12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|Mux0~13 , U0|vga|alt_vip_itc_0|statemachine|Mux0~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|statemachine|state_int[3] , U0|vga|alt_vip_itc_0|statemachine|state_int[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|request_data~1 , U0|vga|alt_vip_itc_0|request_data~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|request_data~0 , U0|vga|alt_vip_itc_0|request_data~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|request_data_stalled~0 , U0|vga|alt_vip_itc_0|request_data_stalled~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|request_data_stalled~1 , U0|vga|alt_vip_itc_0|request_data_stalled~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|anc_valid_word_nxt~0 , U0|vga|alt_vip_itc_0|anc_valid_word_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|request_data_stalled~2 , U0|vga|alt_vip_itc_0|request_data_stalled~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|request_data_stalled , U0|vga|alt_vip_itc_0|request_data_stalled, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|request_data~2 , U0|vga|alt_vip_itc_0|request_data~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|request_data , U0|vga|alt_vip_itc_0|request_data, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~14 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~14, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|sub_parity7a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|sub_parity7a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~13 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|sub_parity7a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|sub_parity7a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~12 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|parity6 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|parity6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_aeb , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdemp_eq_comp_lsb_aeb, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a0~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~8 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|_~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|cntr_cout[9]~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|cntr_cout[9]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a10 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a10~0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a10~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a10~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g1p|counter5a10~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[10]~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[10]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[10] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[10] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[10] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[9]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor9 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[9] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor8 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[8]~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[8]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[8]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[8]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor8 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[8]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[8] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[7]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[7]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[7]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor7 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor7 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[7] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor6 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[6]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor6 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[6] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[5]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor5 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[5] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[4]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[4]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor4 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[4] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[3]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[3]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor3 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[3] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[2]~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[2]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor2 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[2] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[1]~DUPLICATE , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|rdptr_g[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[1]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[1] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[0]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe19a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[0]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp|dffpipe18|dffe20a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[0]~feeder , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_dgrp_gray2bin|xor0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_brp|dffe14a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor0 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|wrptr_g_gray2bin|xor0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[0] , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|ws_bwp|dffe14a[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~38 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~38, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~34 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~34, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~30 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~30, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~26 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~26, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~22 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~22, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~18 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~18, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~14 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~14, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~10 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~6 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~1 , U0|vga|alt_vip_itc_0|input_fifo|input_fifo|auto_generated|op_2~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[5]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|dual_clock_or_large_gen:ram_fifo|rdpointer[5]~0_NEW_REG270 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~0_NEW_REG270, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][6]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_rdcounter_prev[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][5]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][5]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|partial_xor~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|partial_xor~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_rdcounter_prev[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][4]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][4]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|partial_xor~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|partial_xor~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_rdcounter_prev[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][3]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][3]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|partial_xor~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|partial_xor~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_rdcounter_prev[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][2]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|partial_xor~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|partial_xor~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_rdcounter_prev[2]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_rdcounter_prev[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][1]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|partial_xor~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|partial_xor~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[1]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_rdcounter_prev[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|gray_data[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|gray_data[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|partial_xor~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|partial_xor~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:rdcounter_to_wrclock|q_reg[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:rdcounter_to_wrclock|q_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:clock_crossed_rdcounter_prev[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:reads_this_write_cycle[0]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:reads_this_write_cycle[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:reads_this_write_cycle[1]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:reads_this_write_cycle[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:reads_this_write_cycle[2]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:reads_this_write_cycle[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:reads_this_write_cycle[3]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:reads_this_write_cycle[3]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:reads_this_write_cycle[4]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:reads_this_write_cycle[4]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:reads_this_write_cycle[5]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:reads_this_write_cycle[5]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|dual_clock_gen:reads_this_write_cycle[6]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|\dual_clock_gen:reads_this_write_cycle[6]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~21_NEW_REG480 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~21_NEW_REG480, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router_013|always0~0 , U0|mm_interconnect_0|router_013|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~1_OTERM489DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~1_OTERM489DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~10 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~17_NEW_REG482 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~17_NEW_REG482, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~13_NEW_REG484 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~13_NEW_REG484, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~5_NEW_REG486 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~5_NEW_REG486, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~25 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~29 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~29_NEW_REG476 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~29_NEW_REG476, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~25 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~25_NEW_REG478 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~25_NEW_REG478, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add4~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~21_OTERM481DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~21_OTERM481DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~25_OTERM479DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~25_OTERM479DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~29_OTERM477DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~29_OTERM477DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~13_OTERM485DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~13_OTERM485DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~17_OTERM483DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~17_OTERM483DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add3~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~7 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan1~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[0]~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[0]_NEW621 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[0]_NEW621, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[0]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[1] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[1]~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[1]_NEW623 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[1]_NEW623, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[1]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[2]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[2]_NEW625 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[2]_NEW625, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[3]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[3]_NEW627 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[3]_NEW627, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~1_NEW_REG488 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|\read_used_gen_gen:rdata_fifo|usedw_calculator|Add5~1_NEW_REG488, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_empty_reg , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_empty_reg, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|have_active_cmd_next , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|have_active_cmd_next, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|update_outstanding_reads~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|update_outstanding_reads~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[6]_NEW_REG657 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[6]_NEW_REG657, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~25 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[4]~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[4]~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~25 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[4]_NEW615 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[4]_NEW615, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[4]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[6]~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[6]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[6]_NEW_REG659 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[6]_NEW_REG659, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add1~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[6]_NEW_REG655 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[6]_NEW_REG655, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[6]_NEW619 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[6]_NEW619, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|pipeline2_en~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|pipeline2_en~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW_REG330 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[0]_NEW_REG330, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|have_active_cmd_NEW_REG458 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|have_active_cmd_NEW_REG458, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|have_active_cmd_NEW212 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|have_active_cmd_NEW212, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_valid~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_valid~0_NEW_REG635 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_valid~0_NEW_REG635, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.mode[0]_NEW725 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.mode[0]_NEW725, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.mode[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.mode[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~63 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~63, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~32 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~32, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.mode[0]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.mode[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.mode[0] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.mode[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd_next.mode[0]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd_next.mode[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.mode[0]_NEW_REG454 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.mode[0]_NEW_REG454, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.mode[0]_NEW208 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.mode[0]_NEW208, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[2]_NEW_REG344 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[2]_NEW_REG344, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[2]_NEW_REG346 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[2]_NEW_REG346, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[2]_NEW202 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[2]_NEW202, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[2]_NEW218 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[2]_NEW218, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[2]_NEW218_NEW_REG651 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[2]_NEW218_NEW_REG651, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[1]_NEW216_NEW_REG647 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[1]_NEW216_NEW_REG647, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~2 , U0|mm_interconnect_0|cmd_mux_010|src_payload~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|in_ready~0 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|in_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_agent|av_waitrequest , U0|mm_interconnect_0|vga_to_sdram_agent|av_waitrequest, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|end_begintransfer~0 , U0|mm_interconnect_0|vga_to_sdram_translator|end_begintransfer~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|end_begintransfer~DUPLICATE , U0|mm_interconnect_0|vga_to_sdram_translator|end_begintransfer~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[5]~DUPLICATE , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[5]~1 , U0|mm_interconnect_0|vga_to_sdram_translator|uav_burstcount[5]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~4 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|in_ready~1 , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|in_ready~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped~0 , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped~DUPLICATE , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1 , U0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0] , U0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|take_in_data , U0|mm_interconnect_0|crosser_013|clock_xer|take_in_data, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_ready~0 , U0|mm_interconnect_0|crosser_013|clock_xer|in_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|always0~0 , U0|mm_interconnect_0|limiter_pipeline_002|core|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|full1~0 , U0|mm_interconnect_0|limiter_pipeline_002|core|full1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|full1 , U0|mm_interconnect_0|limiter_pipeline_002|core|full1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0 , U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|update_grant~0 , U0|mm_interconnect_0|cmd_mux_006|update_grant~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , U0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|packet_in_progress , U0|mm_interconnect_0|cmd_mux_006|packet_in_progress, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1 , U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_demux|src6_valid , U0|mm_interconnect_0|cmd_demux|src6_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2 , U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , U0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , U0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , U0|mm_interconnect_0|cmd_mux_006|saved_grant[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|WideOr1 , U0|mm_interconnect_0|cmd_mux_006|WideOr1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|write , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|write, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|write~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|write~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|write~DUPLICATE , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|write~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_wr~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_wr~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_wr , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_wr, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_en~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_en~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[6] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][6] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[6]~31 , U0|mm_interconnect_0|rsp_mux_001|src_data[6]~31, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[6] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[6] , U0|cpu|i_readdata_d1[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[6]~33 , U0|cpu|F_iw[6]~33, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[6] , U0|cpu|D_iw[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[6] , U0|cpu|E_iw[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[6] , U0|cpu|M_iw[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_wrctl_bstatus , U0|cpu|M_wrctl_bstatus, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_bstatus_reg_pie_inst_nxt~0 , U0|cpu|A_bstatus_reg_pie_inst_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_bstatus_reg_pie , U0|cpu|A_bstatus_reg_pie, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_wrctl_estatus , U0|cpu|M_wrctl_estatus, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_crst~DUPLICATE , U0|cpu|M_ctrl_crst~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_estatus_reg_pie_inst_nxt~0 , U0|cpu|A_estatus_reg_pie_inst_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_estatus_reg_pie , U0|cpu|A_estatus_reg_pie, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[14] , U0|cpu|M_iw[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_status_reg_pie_inst_nxt~0 , U0|cpu|A_status_reg_pie_inst_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_status_reg_pie_inst_nxt~1 , U0|cpu|A_status_reg_pie_inst_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_status_reg_pie_inst_nxt~2 , U0|cpu|A_status_reg_pie_inst_nxt~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_status_reg_pie~DUPLICATE , U0|cpu|A_status_reg_pie~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[0]~2 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ienable_reg_irq0 , U0|cpu|A_ienable_reg_irq0, dds_and_nios_lab, 1
instance = comp, \U0|irq_synchronizer|sync|sync[0].u|din_s1~feeder , U0|irq_synchronizer|sync|sync[0].u|din_s1~feeder, dds_and_nios_lab, 1
instance = comp, \U0|irq_synchronizer|sync|sync[0].u|din_s1 , U0|irq_synchronizer|sync|sync[0].u|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|irq_synchronizer|sync|sync[0].u|dreg[0] , U0|irq_synchronizer|sync|sync[0].u|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|irq_synchronizer|sync|sync[0].u|dreg[1] , U0|irq_synchronizer|sync|sync[0].u|dreg[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq0_nxt , U0|cpu|A_ipending_reg_irq0_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ipending_reg_irq0 , U0|cpu|A_ipending_reg_irq0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal304~0 , U0|cpu|Equal304~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_valid_wrctl_ienable , U0|cpu|A_valid_wrctl_ienable, dds_and_nios_lab, 1
instance = comp, \U0|cpu|norm_intr_req , U0|cpu|norm_intr_req, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[14]~12 , U0|cpu|F_iw[14]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[14] , U0|cpu|D_iw[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_logic_op[0]~1 , U0|cpu|D_logic_op[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_op[0] , U0|cpu|E_logic_op[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~10 , U0|cpu|Equal306~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~12 , U0|cpu|Equal306~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~13 , U0|cpu|Equal306~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~9 , U0|cpu|Equal306~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~11 , U0|cpu|Equal306~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~14 , U0|cpu|Equal306~14, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~15 , U0|cpu|Equal306~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~3 , U0|cpu|Equal306~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~5 , U0|cpu|Equal306~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~6 , U0|cpu|Equal306~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~7 , U0|cpu|Equal306~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~4 , U0|cpu|Equal306~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~8 , U0|cpu|Equal306~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_compare_op[0]~0 , U0|cpu|D_compare_op[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_compare_op[0] , U0|cpu|E_compare_op[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_compare_op[1]~1 , U0|cpu|D_compare_op[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_compare_op[1] , U0|cpu|E_compare_op[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_br_result~1 , U0|cpu|E_br_result~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_cmp~0 , U0|cpu|D_ctrl_cmp~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_cmp~2 , U0|cpu|D_ctrl_cmp~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_cmp~1 , U0|cpu|D_ctrl_cmp~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_cmp , U0|cpu|E_ctrl_cmp, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[0]~1 , U0|cpu|E_logic_result[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[0]~27 , U0|cpu|E_alu_result[0]~27, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[0] , U0|cpu|E_alu_result[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[0] , U0|cpu|M_alu_result[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[0]~8 , U0|cpu|D_src2_reg[0]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src2_reg[0]~9 , U0|cpu|D_src2_reg[0]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2_reg[0] , U0|cpu|E_src2_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_st_data[0] , U0|cpu|M_st_data[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_st_data[0]~10 , U0|cpu|M_dc_st_data[0]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_st_data[0] , U0|cpu|A_dc_st_data[0], dds_and_nios_lab, 1
instance = comp, \U0|color_change_interrupt|read_mux_out~0 , U0|color_change_interrupt|read_mux_out~0, dds_and_nios_lab, 1
instance = comp, \U0|color_change_interrupt|readdata[0] , U0|color_change_interrupt|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_interrupt_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|color_change_interrupt_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|audio|wrreq|always0~0 , U0|audio|wrreq|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|audio|wrreq|data_out~0 , U0|audio|wrreq|data_out~0, dds_and_nios_lab, 1
instance = comp, \U0|audio|wrreq|data_out , U0|audio|wrreq|data_out, dds_and_nios_lab, 1
instance = comp, \U0|audio|wrreq|readdata[0]~0 , U0|audio|wrreq|readdata[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|audio_wrreq_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem[1][0] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem[1][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem~0 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem[0][0]~1 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem[0][0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|out_data[0]~0 , U0|mm_interconnect_0|audio_wrreq_s1_agent_rdata_fifo|out_data[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[0] , U0|dds_increment|data_out[0], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|readdata[0] , U0|dds_increment|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|dds_increment_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~97 , U0|mm_interconnect_0|rsp_mux|src_data[0]~97, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38]~feeder , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent|m0_write~0 , U0|mm_interconnect_0|audio_out_stop_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_stop|always0~0 , U0|audio|out_stop|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_stop|data_out , U0|audio|out_stop|data_out, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_stop|readdata[0]~0 , U0|audio|out_stop|readdata[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|audio_out_stop_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem[1][0] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem[1][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem~0 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem[0][0]~1 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem[0][0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|out_data[0]~0 , U0|mm_interconnect_0|audio_out_stop_s1_agent_rdata_fifo|out_data[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|data_out[0] , U0|signal_selector|data_out[0], dds_and_nios_lab, 1
instance = comp, \U0|signal_selector|readdata[0] , U0|signal_selector|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|signal_selector_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~96 , U0|mm_interconnect_0|rsp_mux|src_data[0]~96, dds_and_nios_lab, 1
instance = comp, \U0|key|read_mux_out[0]~1 , U0|key|read_mux_out[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|key|readdata[0] , U0|key|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38]~feeder , U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_pause|data_out~feeder , U0|audio|out_pause|data_out~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[1]~DUPLICATE , U0|mm_interconnect_0|audio_out_pause_s1_translator|wait_latency_counter[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent|m0_write~0 , U0|mm_interconnect_0|audio_out_pause_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_pause|always0~0 , U0|audio|out_pause|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_pause|data_out , U0|audio|out_pause|data_out, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_pause|readdata[0]~0 , U0|audio|out_pause|readdata[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|audio_out_pause_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem[1][0] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem[1][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem~0 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem[0][0]~1 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem[0][0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|out_data[0]~0 , U0|mm_interconnect_0|audio_out_pause_s1_agent_rdata_fifo|out_data[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~95 , U0|mm_interconnect_0|rsp_mux|src_data[0]~95, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[0]~feeder , U0|div_freq|data_out[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|div_freq|data_out[0] , U0|div_freq|data_out[0], dds_and_nios_lab, 1
instance = comp, \U0|div_freq|readdata[0] , U0|div_freq|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|div_freq_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|read_mux_out[0] , U0|keyboard_keys|read_mux_out[0], dds_and_nios_lab, 1
instance = comp, \U0|keyboard_keys|readdata[0] , U0|keyboard_keys|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|keyboard_keys_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][0] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[1][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~5 , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][0]~feeder , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|keyboard_keys_s1_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~104 , U0|mm_interconnect_0|rsp_mux|src_data[0]~104, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|read_mux_out~0 , U0|lfsr_clk_interrupt_gen|read_mux_out~0, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_clk_interrupt_gen|readdata[0] , U0|lfsr_clk_interrupt_gen|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|lfsr_clk_interrupt_gen_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[11][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[11][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux31~6 , U0|vga|alt_vip_vfr_0|slave|Mux31~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux31~0 , U0|vga|alt_vip_vfr_0|slave|Mux31~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|running~0 , U0|vga|alt_vip_vfr_0|controller|running~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|controller|running , U0|vga|alt_vip_vfr_0|controller|running, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector18~0 , U0|vga|alt_vip_vfr_0|slave|Selector18~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][0]~feeder , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[15][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[15][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[16][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[16][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux31~4 , U0|vga|alt_vip_vfr_0|slave|Mux31~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[4][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[4][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Mux31~5 , U0|vga|alt_vip_vfr_0|slave|Mux31~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|internal_registers[17][0] , U0|vga|alt_vip_vfr_0|slave|internal_registers[17][0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector18~1 , U0|vga|alt_vip_vfr_0|slave|Selector18~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|Selector18~2 , U0|vga|alt_vip_vfr_0|slave|Selector18~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|slave|av_readdata[0] , U0|vga|alt_vip_vfr_0|slave|av_readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][0] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[1][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~10 , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][0]~feeder , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|vga_to_nios_2_datamaster_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~106 , U0|mm_interconnect_0|rsp_mux|src_data[0]~106, dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|read_mux_out[0] , U0|mouse_pos|read_mux_out[0], dds_and_nios_lab, 1
instance = comp, \U0|mouse_pos|readdata[0] , U0|mouse_pos|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|mouse_pos_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][0] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[1][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~6 , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|mouse_pos_s1_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|audio_sel|always0~0 , U0|audio_sel|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|audio_sel|data_out , U0|audio_sel|data_out, dds_and_nios_lab, 1
instance = comp, \U0|audio_sel|readdata[0]~0 , U0|audio_sel|readdata[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_sel_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|audio_sel_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~105 , U0|mm_interconnect_0|rsp_mux|src_data[0]~105, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|data_out[0] , U0|modulation_selector|data_out[0], dds_and_nios_lab, 1
instance = comp, \U0|modulation_selector|readdata[0] , U0|modulation_selector|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|modulation_selector_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|modulation_selector_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~103 , U0|mm_interconnect_0|rsp_mux|src_data[0]~103, dds_and_nios_lab, 1
instance = comp, \U0|lfsr_val|read_mux_out[0] , U0|lfsr_val|read_mux_out[0], dds_and_nios_lab, 1
instance = comp, \U0|lfsr_val|readdata[0] , U0|lfsr_val|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|lfsr_val_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|lfsr_val_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[38]~feeder , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[39]~feeder , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[39]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent|m0_write~0 , U0|mm_interconnect_0|audio_wrclk_s1_agent|m0_write~0, dds_and_nios_lab, 1
instance = comp, \U0|audio|wrclk|always0~0 , U0|audio|wrclk|always0~0, dds_and_nios_lab, 1
instance = comp, \U0|audio|wrclk|data_out , U0|audio|wrclk|data_out, dds_and_nios_lab, 1
instance = comp, \U0|audio|wrclk|readdata[0]~0 , U0|audio|wrclk|readdata[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|audio_wrclk_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem[1][0] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem[1][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem~0 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem[0][0]~1 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem[0][0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|out_data[0]~0 , U0|mm_interconnect_0|audio_wrclk_s1_agent_rdata_fifo|out_data[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~107 , U0|mm_interconnect_0|rsp_mux|src_data[0]~107, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~108 , U0|mm_interconnect_0|rsp_mux|src_data[0]~108, dds_and_nios_lab, 1
instance = comp, \color_flags~1 , color_flags~1, dds_and_nios_lab, 1
instance = comp, \color_flags[0] , color_flags[0], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|read_mux_out[0] , U0|color_change_data|read_mux_out[0], dds_and_nios_lab, 1
instance = comp, \U0|color_change_data|readdata[0] , U0|color_change_data|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|color_change_data_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~101 , U0|mm_interconnect_0|rsp_mux|src_data[0]~101, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~3 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[0] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~98 , U0|mm_interconnect_0|rsp_mux|src_data[0]~98, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[0]~feeder , U0|audio|out_data_audio|data_out[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|data_out[0] , U0|audio|out_data_audio|data_out[0], dds_and_nios_lab, 1
instance = comp, \U0|audio|out_data_audio|readdata[0] , U0|audio|out_data_audio|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|audio_out_data_audio_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][0] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[1][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~10 , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|audio_out_data_audio_s1_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[0]~3 , U0|timer|counter_snapshot[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[0] , U0|timer|counter_snapshot[0], dds_and_nios_lab, 1
instance = comp, \U0|timer|control_register[0] , U0|timer|control_register[0], dds_and_nios_lab, 1
instance = comp, \U0|timer|counter_snapshot[16] , U0|timer|counter_snapshot[16], dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[0]~3 , U0|timer|read_mux_out[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[0]~2 , U0|timer|read_mux_out[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|timer|read_mux_out[0] , U0|timer|read_mux_out[0], dds_and_nios_lab, 1
instance = comp, \U0|timer|readdata[0] , U0|timer|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~100 , U0|mm_interconnect_0|rsp_mux|src_data[0]~100, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] , U0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[0]~feeder , U0|audio|data_fregen|data_out[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|data_out[0] , U0|audio|data_fregen|data_out[0], dds_and_nios_lab, 1
instance = comp, \U0|audio|data_fregen|readdata[0] , U0|audio|data_fregen|readdata[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[0] , U0|mm_interconnect_0|audio_data_fregen_s1_translator|av_readdata_pre[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][0] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[1][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~10 , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][0]~feeder , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][0] , U0|mm_interconnect_0|audio_data_fregen_s1_agent_rdata_fifo|mem[0][0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~99 , U0|mm_interconnect_0|rsp_mux|src_data[0]~99, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~102 , U0|mm_interconnect_0|rsp_mux|src_data[0]~102, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~109 , U0|mm_interconnect_0|rsp_mux|src_data[0]~109, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[0]~110 , U0|mm_interconnect_0|rsp_mux|src_data[0]~110, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_001|core|data1[0] , U0|mm_interconnect_0|limiter_pipeline_001|core|data1[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_readdata_d1[0] , U0|cpu|d_readdata_d1[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_data[0]~15 , U0|cpu|dc_data_wr_port_data[0]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[24]~feeder , U0|cpu|A_inst_result[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[24]~DUPLICATE , U0|cpu|A_inst_result[24]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[8]~feeder , U0|cpu|A_inst_result[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[8] , U0|cpu|A_inst_result[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~2 , U0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[8] , U0|cpu|A_slow_inst_result[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[8]~55 , U0|cpu|A_wr_data_unfiltered[8]~55, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[8]~57 , U0|cpu|A_wr_data_unfiltered[8]~57, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[8]~24 , U0|cpu|D_src1_reg[8]~24, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[8] , U0|cpu|E_src1[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[3]~9 , U0|cpu|F_ic_tag_rd_addr_nxt[3]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[6] , U0|cpu|F_pc[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[6] , U0|cpu|D_pc[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt~4 , U0|cpu|ic_tag_wraddress_nxt~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_line[3] , U0|cpu|ic_fill_line[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[15]~10 , U0|cpu|F_iw[15]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[15] , U0|cpu|D_iw[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_exception~0 , U0|cpu|D_ctrl_exception~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_exception~1 , U0|cpu|D_ctrl_exception~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_exception , U0|cpu|E_ctrl_exception, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[10]~0 , U0|cpu|M_pipe_flush_waddr[10]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[5]~6 , U0|cpu|M_pipe_flush_waddr_nxt[5]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[7]~feeder , U0|cpu|E_pcb[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[7] , U0|cpu|E_pcb[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[5] , U0|cpu|M_pipe_flush_waddr[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[2]~7 , U0|cpu|F_ic_tag_rd_addr_nxt[2]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[5] , U0|cpu|F_pc[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[5] , U0|cpu|D_pc[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt~3 , U0|cpu|ic_tag_wraddress_nxt~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_line[2] , U0|cpu|ic_fill_line[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[13]~8 , U0|cpu|F_iw[13]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_implicit_dst_eretaddr~0 , U0|cpu|F_ctrl_implicit_dst_eretaddr~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_implicit_dst_eretaddr~1 , U0|cpu|F_ctrl_implicit_dst_eretaddr~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_implicit_dst_eretaddr , U0|cpu|D_ctrl_implicit_dst_eretaddr, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[22] , U0|cpu|D_iw[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_dst_regnum[0]~2 , U0|cpu|D_dst_regnum[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_dst_regnum[0]~feeder , U0|cpu|E_dst_regnum[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_dst_regnum[0] , U0|cpu|E_dst_regnum[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dst_regnum[0] , U0|cpu|M_dst_regnum[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dst_regnum_from_M[0] , U0|cpu|A_dst_regnum_from_M[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[6]~23 , U0|cpu|D_src1_reg[6]~23, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[6] , U0|cpu|E_src1[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[1]~5 , U0|cpu|F_ic_tag_rd_addr_nxt[1]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[4] , U0|cpu|F_pc[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[4]~feeder , U0|cpu|D_pc[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[4] , U0|cpu|D_pc[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt~2 , U0|cpu|ic_tag_wraddress_nxt~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_line[1] , U0|cpu|ic_fill_line[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[9]~30 , U0|cpu|F_iw[9]~30, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[9] , U0|cpu|D_iw[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[3]~feeder , U0|cpu|E_src2[3]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src2[3] , U0|cpu|E_src2[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_rot_sel_fill0~0 , U0|cpu|E_rot_sel_fill0~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_rot_sel_fill0 , U0|cpu|M_rot_sel_fill0, dds_and_nios_lab, 1
instance = comp, \rtl~15 , rtl~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~3 , U0|cpu|A_shift_rot_result~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[0] , U0|cpu|A_shift_rot_result[0], dds_and_nios_lab, 1
instance = comp, \rtl~7 , rtl~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[0] , U0|cpu|A_slow_inst_result[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_inst_result[0]~1 , U0|cpu|M_inst_result[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_control_reg_rddata_muxed[0]~1 , U0|cpu|D_control_reg_rddata_muxed[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_control_reg_rddata_muxed[0]~2 , U0|cpu|D_control_reg_rddata_muxed[0]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_control_reg_rddata[0] , U0|cpu|E_control_reg_rddata[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_control_reg_rddata[0] , U0|cpu|M_control_reg_rddata[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[0] , U0|cpu|A_inst_result[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[0]~12 , U0|cpu|A_wr_data_unfiltered[0]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_result[0] , U0|cpu|A_mul_result[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[0]~13 , U0|cpu|A_wr_data_unfiltered[0]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[5]~6 , U0|cpu|D_src1_reg[5]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[5] , U0|cpu|E_src1[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_tag_rd_addr_nxt[0]~3 , U0|cpu|F_ic_tag_rd_addr_nxt[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[3] , U0|cpu|F_pc[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[3] , U0|cpu|D_pc[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt~1 , U0|cpu|ic_tag_wraddress_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_line[0] , U0|cpu|ic_fill_line[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[16]~9 , U0|cpu|F_iw[16]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[16] , U0|cpu|D_iw[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[3] , U0|cpu|D_iw[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_logic~0 , U0|cpu|D_ctrl_logic~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_logic~1 , U0|cpu|D_ctrl_logic~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_logic , U0|cpu|E_ctrl_logic, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~0 , U0|cpu|E_alu_result~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[26] , U0|cpu|E_alu_result[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[26] , U0|cpu|M_alu_result[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit~0 , U0|cpu|M_dc_hit~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit~5 , U0|cpu|M_dc_hit~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit~4 , U0|cpu|M_dc_hit~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit~6 , U0|cpu|M_dc_hit~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit~3 , U0|cpu|M_dc_hit~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit~7 , U0|cpu|M_dc_hit~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit~1 , U0|cpu|M_dc_hit~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit~2 , U0|cpu|M_dc_hit~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit~8 , U0|cpu|M_dc_hit~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_hit , U0|cpu|M_dc_hit, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_hit , U0|cpu|A_dc_hit, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_dc_index_wb_inv , U0|cpu|E_ctrl_dc_index_wb_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_dc_index_wb_inv , U0|cpu|M_ctrl_dc_index_wb_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_dc_index_wb_inv , U0|cpu|A_ctrl_dc_index_wb_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_dc_addr_wb_inv , U0|cpu|E_ctrl_dc_addr_wb_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_dc_addr_wb_inv , U0|cpu|M_ctrl_dc_addr_wb_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_dc_addr_wb_inv , U0|cpu|A_ctrl_dc_addr_wb_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_starting~0 , U0|cpu|A_dc_xfer_rd_addr_starting~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_st_cache~0 , U0|cpu|E_st_cache~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_st_non_bypass , U0|cpu|M_ctrl_st_non_bypass, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_valid_st_cache_hit~0 , U0|cpu|M_dc_valid_st_cache_hit~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_valid_st_cache_hit , U0|cpu|A_dc_valid_st_cache_hit, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_dirty , U0|cpu|M_dc_dirty, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_dirty , U0|cpu|A_dc_dirty, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0 , U0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_has_started , U0|cpu|A_dc_xfer_rd_addr_has_started, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_xfer_rd_addr_starting~1 , U0|cpu|A_dc_xfer_rd_addr_starting~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_active_nxt~0 , U0|cpu|A_dc_wb_active_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_active , U0|cpu|A_dc_wb_active, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_bypass_delayed~0 , U0|cpu|A_st_bypass_delayed~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_bypass_delayed , U0|cpu|A_st_bypass_delayed, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_bypass_delayed_started~0 , U0|cpu|A_st_bypass_delayed_started~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_bypass_delayed_started , U0|cpu|A_st_bypass_delayed_started, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_write_nxt~0 , U0|cpu|d_write_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_write_nxt~1 , U0|cpu|d_write_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_write~DUPLICATE , U0|cpu|d_write~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~0 , U0|mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|full0~0 , U0|mm_interconnect_0|limiter_pipeline|core|full0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|full0 , U0|mm_interconnect_0|limiter_pipeline|core|full0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0 , U0|mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_data_master_agent|av_waitrequest , U0|mm_interconnect_0|cpu_data_master_agent|av_waitrequest, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_wr_active_nxt~0 , U0|cpu|A_dc_wb_wr_active_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_wr_active~DUPLICATE , U0|cpu|A_dc_wb_wr_active~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_wr_want_dmaster , U0|cpu|A_dc_wb_wr_want_dmaster, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_byteenable_nxt[3]~0 , U0|cpu|d_byteenable_nxt[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_byteenable_nxt[0]~1 , U0|cpu|d_byteenable_nxt[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_byteenable[0] , U0|cpu|d_byteenable[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[32]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[32]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[32] , U0|mm_interconnect_0|limiter_pipeline|core|data0[32], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[32] , U0|mm_interconnect_0|limiter_pipeline|core|data1[32], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[32] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[32], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[32]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[32]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[32] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[32], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[32] , U0|mm_interconnect_0|cmd_mux_010|src_data[32], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|rf_source_data[99]~0 , U0|mm_interconnect_0|sdram_s1_agent|rf_source_data[99]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|rf_source_data[99]~1 , U0|mm_interconnect_0|sdram_s1_agent|rf_source_data[99]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][99]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][99]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][99]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][99]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][99]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][99]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][99]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][99]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][99]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][99]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][99] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][99], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][99]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][99]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][99] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][99], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][99] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][99], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][99] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][99], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][99] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][99], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][99] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][99], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][99] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][99], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][99]_NEW266 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][99]_NEW266, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][99]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][99]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][99] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][99], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid_NEW326 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid_NEW326, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|rp_valid , U0|mm_interconnect_0|sdram_s1_agent|rp_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|rp_valid_NEW_REG641 , U0|mm_interconnect_0|sdram_s1_agent|rp_valid_NEW_REG641, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_agent|av_readdatavalid~0 , U0|mm_interconnect_0|vga_to_sdram_agent|av_readdatavalid~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_agent|av_readdatavalid~1 , U0|mm_interconnect_0|vga_to_sdram_agent|av_readdatavalid~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[5]~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads_valid_next[5]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[5]_NEW_REG663 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[5]_NEW_REG663, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[5]_NEW_REG661 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[5]_NEW_REG661, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[5]_NEW617 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|outstanding_reads[5]_NEW617, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|LessThan2~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[1]_NEW_REG350 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[1]_NEW_REG350, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[1]_NEW_REG348 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[1]_NEW_REG348, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[1]_NEW200 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.len_be[1]_NEW200, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[1]_NEW216 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[1]_NEW216, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[1]_NEW216_OTERM648~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[1]_NEW216_OTERM648~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add2~0 , U0|mm_interconnect_0|vga_to_sdram_translator|Add2~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add3~2 , U0|mm_interconnect_0|vga_to_sdram_translator|Add3~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~3 , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[5] , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~3 , U0|mm_interconnect_0|cmd_mux_010|src_payload~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~4 , U0|mm_interconnect_0|cmd_mux_010|src_payload~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~feeder , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~feeder , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~5 , U0|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|comb~0 , U0|sdram|comb~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent|m0_write , U0|mm_interconnect_0|sdram_s1_agent|m0_write, dds_and_nios_lab, 1
instance = comp, \U0|sdram|comb~1 , U0|sdram|comb~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[0] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[84] , U0|mm_interconnect_0|cmd_mux_010|src_data[84], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|internal_begintransfer , U0|mm_interconnect_0|vga_to_sdram_translator|internal_begintransfer, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_burstcount_int[5]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[16]_NEW_REG404 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[16]_NEW_REG404, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][36]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][36]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][36]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][36]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][36]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][36]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][36] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][36], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][36] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][36], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][36] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][36], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[16] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~84 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~84, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][35] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][35], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~53 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~53, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][35] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][35], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~22 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~22, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][35] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][35], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[15]~7 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[15]~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[15] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[15] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[15]~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[15]~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~83 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~83, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][34] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][34], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~52 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~52, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][34] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][34], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][34] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][34], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[14]~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[14]~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[14]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[14]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[14]~8 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[14]~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[14] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][33]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][33]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][33] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][33], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][33] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][33], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[13] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[13]~7 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[13]~7, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~82 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~82, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][32] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][32], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~51 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~51, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][32] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][32], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~20 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~20, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][32] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][32], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[12]~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[12]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[12] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[12] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~81 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~81, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][31] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~50 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~50, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][31] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~19 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~19, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][31] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][31], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[11]~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[11]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[11] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a27~portb_re_regfeeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a27~portb_re_regfeeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a27~portb_re_reg , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a27~portb_re_reg, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][10]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][10] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[10]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[10] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a27~portb_address_reg0FITTER_CREATED_FF , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|ram|auto_generated|ram_block1a27~portb_address_reg0FITTER_CREATED_FF, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|ram|auto_generated|q_b[30]~FITTER_CREATED_MLAB_CELL0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|ram|auto_generated|q_b[30]~FITTER_CREATED_MLAB_CELL0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~92 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~92, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][30] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~61 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~61, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][30] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~30 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~30, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][30] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][30], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[10]~15 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[10]~15, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[10] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][9] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[9]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[9] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|ram|auto_generated|q_b[29]~FITTER_CREATED_MLAB_CELL0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|ram|auto_generated|q_b[29]~FITTER_CREATED_MLAB_CELL0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][29]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][29]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][29] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][29] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][29] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][29], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[9] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][8]~feeder , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][8] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[8]~feeder , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[8] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|ram|auto_generated|q_b[28]~FITTER_CREATED_MLAB_CELL0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|ram|auto_generated|q_b[28]~FITTER_CREATED_MLAB_CELL0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~91 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~91, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][28] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~60 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~60, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][28] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~29 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][28] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][28], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[8]~14 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[8]~14, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[8] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[8]~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[8]~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][7] , U0|vga|alt_vip_vfr_0|prc|avalon_mm_control_slave|internal_registers[0][7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[7] , U0|vga|alt_vip_vfr_0|prc|prc_core|cmd_addr[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:ram_fifo|ram|auto_generated|q_b[27]~FITTER_CREATED_MLAB_CELL0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:ram_fifo|ram|auto_generated|q_b[27]~FITTER_CREATED_MLAB_CELL0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~90 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~90, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][27] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~59 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~59, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][27] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~28 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~28, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][27] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][27], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[7]~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[7]~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[7] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[7]~20 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[7]~20, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[7]_NEW525 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[7]_NEW525, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[7] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~61 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~61, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~65 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~65, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[8]_NEW522 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[8]_NEW522, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[8] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~69 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~69, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[9]~22 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[9]~22, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[9]_NEW519 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[9]_NEW519, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[9] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~73 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~73, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[10]~23 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[10]~23, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[10]_NEW516 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[10]_NEW516, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[10] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[11]~4 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[11]~4, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[11]_NEW558 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[11]_NEW558, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[11] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~25 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[12]~6 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[12]~6, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[12]_NEW552 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[12]_NEW552, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[12]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[12]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~29 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~29, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[13]_NEW549 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[13]_NEW549, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[13] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~33 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~33, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[14]_NEW546 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[14]_NEW546, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[14] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~37 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~37, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[15]_NEW543 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[15]_NEW543, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[15]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[15]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~41 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~41, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[16]_NEW540 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[16]_NEW540, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[16] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[16]~10 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[16]~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[16]_NEW_REG406 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[16]_NEW_REG406, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[16]_NEW178 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[16]_NEW178, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[16]_NEW689 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[16]_NEW689, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[16] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[16], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[15]_NEW_REG410 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[15]_NEW_REG410, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[15]_NEW_REG408 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[15]_NEW_REG408, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[15]_NEW176 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[15]_NEW176, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[15]_NEW691 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[15]_NEW691, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[15] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[15], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[14]_NEW_REG414 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[14]_NEW_REG414, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[14]_NEW_REG412 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[14]_NEW_REG412, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[14]_NEW174 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[14]_NEW174, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[14]_NEW693 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[14]_NEW693, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[14] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[14], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[13]_NEW_REG418 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[13]_NEW_REG418, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[13]_NEW_REG416 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[13]_NEW_REG416, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[13]_NEW172 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[13]_NEW172, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[13]_NEW695 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[13]_NEW695, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[13] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[13], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[12]_NEW_REG422 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[12]_NEW_REG422, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[12]_NEW_REG420 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[12]_NEW_REG420, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[12]_NEW170 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[12]_NEW170, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[12]_NEW697 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[12]_NEW697, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[12] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[12], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[11]_NEW_REG430 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[11]_NEW_REG430, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[11]_NEW_REG428 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[11]_NEW_REG428, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[11]_NEW168 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[11]_NEW168, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[11]_NEW699 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[11]_NEW699, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[11] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[11], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[10]_NEW_REG354 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[10]_NEW_REG354, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[10]_NEW_REG352 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[10]_NEW_REG352, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[10]_NEW166 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[10]_NEW166, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[10]_NEW701 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[10]_NEW701, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[10] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[10], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[9]_NEW_REG358 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[9]_NEW_REG358, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[9]_NEW_REG356 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[9]_NEW_REG356, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[9]_NEW164 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[9]_NEW164, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[9]_NEW703 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[9]_NEW703, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[9] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[9], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[8]_NEW_REG360 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[8]_NEW_REG360, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[8]_NEW_REG362 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[8]_NEW_REG362, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[8]_NEW162 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[8]_NEW162, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[8]_NEW705 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[8]_NEW705, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[8] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[8], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[7]_NEW_REG366 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[7]_NEW_REG366, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[7]_NEW_REG364 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[7]_NEW_REG364, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[7]_NEW160 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[7]_NEW160, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[7]_NEW707 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[7]_NEW707, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[7] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~89 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~89, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][26] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~58 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~58, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][26] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~27 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~27, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][26] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][26], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[6]~12 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[6]~12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[6]_NEW737 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[6]_NEW737, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[6]~19 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[6]~19, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[6]_NEW_REG370 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[6]_NEW_REG370, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[6]_NEW_REG368 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[6]_NEW_REG368, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[6]_NEW158 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[6]_NEW158, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[6]_NEW709 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[6]_NEW709, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[6] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~88 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~88, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][25] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~57 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~57, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][25] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~26 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~26, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][25] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[5]~11 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[5]~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[5]_NEW739 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[5]_NEW739, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[5]~18 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[5]~18, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[5]_NEW_REG374 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[5]_NEW_REG374, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[5]_NEW_REG372 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[5]_NEW_REG372, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[5]_NEW156 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[5]_NEW156, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[5]_NEW711 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[5]_NEW711, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[5] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[4]_NEW741 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[4]_NEW741, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][24]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][24]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][24] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][24] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][24] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[4]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[4]~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[4]~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[4]_NEW_REG378 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[4]_NEW_REG378, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[4]_NEW_REG376 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[4]_NEW_REG376, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[4]_NEW154 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[4]_NEW154, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[4]_NEW713 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[4]_NEW713, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[4] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[3]_NEW_REG380 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[3]_NEW_REG380, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[3]_NEW743 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[3]_NEW743, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~87 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~87, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][23] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~56 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~56, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][23] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~25 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~25, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][23] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[3]~10 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[3]~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[3]~16 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[3]~16, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[3]_NEW_REG382 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[3]_NEW_REG382, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[3]_NEW152 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[3]_NEW152, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[3]_NEW715 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[3]_NEW715, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[3] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[2]_NEW745 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[2]_NEW745, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][22]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][22]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][22]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][22] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][22] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][22] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[2]~15 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[2]~15, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[2]_NEW_REG386 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[2]_NEW_REG386, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[2]_NEW_REG384 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[2]_NEW_REG384, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[2]_NEW150 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[2]_NEW150, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[2]_NEW717 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[2]_NEW717, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[2] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~61 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~61, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~5 , U0|mm_interconnect_0|vga_to_sdram_translator|burstcount_register_lint~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[2] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~65 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~65, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[3] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~69 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~69, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[4] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~73 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~73, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[5] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~77 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~77, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[6] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~81 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~81, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[7] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~85 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~85, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[8] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~89 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~89, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[9] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~93 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~93, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[10] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~17 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[11] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~25 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[12] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~29 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[13] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~33 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[14] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~37 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[15] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~41 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[16] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[52]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[52]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[52] , U0|mm_interconnect_0|limiter_pipeline|core|data0[52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[52] , U0|mm_interconnect_0|limiter_pipeline|core|data1[52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[52] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[52] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[52], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[4] , U0|cpu|ic_fill_tag[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[52]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[52]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[52] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[52] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[52]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[52]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[52] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[52] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[52], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[52]~20 , U0|mm_interconnect_0|cmd_mux_010|src_data[52]~20, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[52]~21 , U0|mm_interconnect_0|cmd_mux_010|src_data[52]~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~20 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~20, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[51]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[51]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[51] , U0|mm_interconnect_0|limiter_pipeline|core|data0[51], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[51] , U0|mm_interconnect_0|limiter_pipeline|core|data1[51], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[51] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[51], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[51] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[51], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[3]~DUPLICATE , U0|cpu|ic_fill_tag[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[51]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[51]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[51] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[51], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[51] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[51], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[51]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[51]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[51] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[51], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[51] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[51], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[51]~18 , U0|mm_interconnect_0|cmd_mux_010|src_data[51]~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[51]~19 , U0|mm_interconnect_0|cmd_mux_010|src_data[51]~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~18 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[50]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[50] , U0|mm_interconnect_0|limiter_pipeline|core|data0[50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[50] , U0|mm_interconnect_0|limiter_pipeline|core|data1[50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[50] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[50] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[50], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[2] , U0|cpu|ic_fill_tag[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[50]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[50]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[50] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[50] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[50] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[50] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[50], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[50]~16 , U0|mm_interconnect_0|cmd_mux_010|src_data[50]~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[50]~17 , U0|mm_interconnect_0|cmd_mux_010|src_data[50]~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~16 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[49]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[49]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[49] , U0|mm_interconnect_0|limiter_pipeline|core|data0[49], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[49] , U0|mm_interconnect_0|limiter_pipeline|core|data1[49], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[49]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[49]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[49] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[49], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[49] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[49], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[1] , U0|cpu|ic_fill_tag[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[49]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[49]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[49] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[49], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[49] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[49], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[49]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[49]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[49] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[49], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[49] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[49], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[49]~14 , U0|mm_interconnect_0|cmd_mux_010|src_data[49]~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[49]~15 , U0|mm_interconnect_0|cmd_mux_010|src_data[49]~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~14 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[48]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[48]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[48] , U0|mm_interconnect_0|limiter_pipeline|core|data0[48], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[48] , U0|mm_interconnect_0|limiter_pipeline|core|data1[48], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[48] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[48], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[48] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[48], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[0]~DUPLICATE , U0|cpu|ic_fill_tag[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[48]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[48]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[48] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[48], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[48] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[48], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[48]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[48]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[48] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[48], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[48] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[48], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[48]~12 , U0|mm_interconnect_0|cmd_mux_010|src_data[48]~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[48]~13 , U0|mm_interconnect_0|cmd_mux_010|src_data[48]~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~12 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[45]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[45]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[45] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[45], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[45] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[45], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[45] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[45], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[45] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[45], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[45]~44 , U0|mm_interconnect_0|cmd_mux_010|src_data[45]~44, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[45]~45 , U0|mm_interconnect_0|cmd_mux_010|src_data[45]~45, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~45 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~45, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[44]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[44]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[44] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[44], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[44] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[44], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[44]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[44]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[44] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[44], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[44] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[44], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[44]~42 , U0|mm_interconnect_0|cmd_mux_010|src_data[44]~42, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[44]~43 , U0|mm_interconnect_0|cmd_mux_010|src_data[44]~43, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~43 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~43, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[43] , U0|mm_interconnect_0|limiter_pipeline|core|data1[43], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[43] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[43], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[43] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[43], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[43] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[43], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[43] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[43], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[43]~40 , U0|mm_interconnect_0|cmd_mux_010|src_data[43]~40, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[43]~41 , U0|mm_interconnect_0|cmd_mux_010|src_data[43]~41, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~41 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~41, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[42]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[42]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[42] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[42] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[42]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[42]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[42] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[42] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[42], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[42]~38 , U0|mm_interconnect_0|cmd_mux_010|src_data[42]~38, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[42]~39 , U0|mm_interconnect_0|cmd_mux_010|src_data[42]~39, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~39 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~39, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[40]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[40]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[40] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[40], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[40] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[40], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[40]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[40]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[40] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[40], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[40] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[40], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[40]~34 , U0|mm_interconnect_0|cmd_mux_010|src_data[40]~34, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[40]~35 , U0|mm_interconnect_0|cmd_mux_010|src_data[40]~35, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~35 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~35, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[38]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[38]~30 , U0|mm_interconnect_0|cmd_mux_010|src_data[38]~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[38]~31 , U0|mm_interconnect_0|cmd_mux_010|src_data[38]~31, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~31 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~31, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~32 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~32, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[39] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[39] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[39], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[39]~32 , U0|mm_interconnect_0|cmd_mux_010|src_data[39]~32, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[39]~33 , U0|mm_interconnect_0|cmd_mux_010|src_data[39]~33, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~33 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~33, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~34 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~34, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~36 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~36, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[41] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[41], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[41] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[41], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[41] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[41], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[41] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[41], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[41]~36 , U0|mm_interconnect_0|cmd_mux_010|src_data[41]~36, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[41]~37 , U0|mm_interconnect_0|cmd_mux_010|src_data[41]~37, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~37 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~37, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~38 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~38, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~40 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~40, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~42 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~42, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~44 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~44, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~46 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~46, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[46] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[46], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[46] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[46], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[46]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[46]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[46] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[46], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[46] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[46], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[46]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[46]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[46] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[46], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[46] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[46], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[46]~46 , U0|mm_interconnect_0|cmd_mux_010|src_data[46]~46, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[46]~47 , U0|mm_interconnect_0|cmd_mux_010|src_data[46]~47, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~47 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~47, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~48 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~48, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[47]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[47]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[47] , U0|mm_interconnect_0|limiter_pipeline|core|data0[47], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[47] , U0|mm_interconnect_0|limiter_pipeline|core|data1[47], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[47] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[47], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[47] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[47], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[47]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[47]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[47]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[47]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[47] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[47], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[47] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[47], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[47] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[47], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[47] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[47], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[47]~8 , U0|mm_interconnect_0|cmd_mux_010|src_data[47]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[47]~9 , U0|mm_interconnect_0|cmd_mux_010|src_data[47]~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~8 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~9 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~13 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~15 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~17 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~19 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~21 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~85 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~85, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][37] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][37], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~54 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~54, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][37] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][37], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~23 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~23, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][37] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][37], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[17]~8 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[17]~8, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[17] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~45 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~45, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[17]_NEW537 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[17]_NEW537, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[17] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[17], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[17]~11 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[17]~11, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[17]_NEW_REG402 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[17]_NEW_REG402, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[17]_NEW_REG400 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[17]_NEW_REG400, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[17]_NEW180 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[17]_NEW180, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[17]_NEW687 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[17]_NEW687, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[17] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~45 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~45, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[17] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[53]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[53]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[53] , U0|mm_interconnect_0|limiter_pipeline|core|data0[53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[53] , U0|mm_interconnect_0|limiter_pipeline|core|data1[53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[53] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[53] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[53], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[5] , U0|cpu|ic_fill_tag[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[53]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[53]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[53] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[53] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[53]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[53]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[53] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[53] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[53], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[53]~22 , U0|mm_interconnect_0|cmd_mux_010|src_data[53]~22, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[53]~23 , U0|mm_interconnect_0|cmd_mux_010|src_data[53]~23, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~22 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~22, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~23 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~23, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|Mux0~0 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|Mux0~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|wr_address , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|wr_address, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[6]~0 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[6]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[34] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[34], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[0]~0 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[34] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[34], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_address~DUPLICATE , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_address~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[34]~24 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[34]~24, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[58]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[58]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[58] , U0|mm_interconnect_0|limiter_pipeline|core|data0[58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[58] , U0|mm_interconnect_0|limiter_pipeline|core|data1[58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[58] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[58] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[58]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[58]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[58] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[58] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[58]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[58]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[58] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[58] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[58], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[58]~2 , U0|mm_interconnect_0|cmd_mux_010|src_data[58]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~78 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~78, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][42] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][42], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~47 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~47, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][42] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][42], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~16 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~16, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][42] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][42], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[22]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[22]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[22] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~77 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~77, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][41] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][41], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~46 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~46, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][41] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][41], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~15 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~15, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][41] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][41], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[21]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[21]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[21] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][40]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][40]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][40]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][40]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][40] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][40], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][40] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][40], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][40] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][40], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[20] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[20]~14 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[20]~14, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~86 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~86, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][39] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][39], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~55 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~55, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][39] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][39], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~24 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~24, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][39] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][39], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[19]~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[19]~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[19] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][38]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][38]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][38]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][38]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][38] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][38], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][38] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][38], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][38] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][38], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[18] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~49 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~49, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[18] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[18], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[18]~12 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[18]~12, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[18]_NEW534 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[18]_NEW534, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[18]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[18]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~53 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~53, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[19]~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[19]~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[19]_NEW531 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[19]_NEW531, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[19] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~57 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~57, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[20]_NEW528 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[20]_NEW528, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[20] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[21]~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[21]~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[21]_NEW570 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[21]_NEW570, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[21] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[22]_NEW567 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[22]_NEW567, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[22] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[22]~1 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[22]~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[22]_NEW_REG442 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[22]_NEW_REG442, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[22]_NEW_REG440 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[22]_NEW_REG440, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[22]_NEW190 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[22]_NEW190, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[22]_NEW677 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[22]_NEW677, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[22] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[22], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[21]_NEW_REG446 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[21]_NEW_REG446, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[21]_NEW_REG444 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[21]_NEW_REG444, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[21]_NEW188 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[21]_NEW188, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[21]_NEW679 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[21]_NEW679, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[21] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[20]_NEW_REG388 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[20]_NEW_REG388, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[20]_NEW_REG390 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[20]_NEW_REG390, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[20]_NEW186 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[20]_NEW186, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[20]_NEW681 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[20]_NEW681, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[20] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[20], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[19]_NEW_REG392 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[19]_NEW_REG392, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[19]_NEW_REG394 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[19]_NEW_REG394, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[19]_NEW184 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[19]_NEW184, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[19]_NEW683 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[19]_NEW683, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[19] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[19], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[18]_NEW_REG396 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[18]_NEW_REG396, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[18]_NEW_REG398 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[18]_NEW_REG398, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[18]_NEW182 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[18]_NEW182, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[18]_NEW685 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[18]_NEW685, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[18] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~49 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~49, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[18] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~53 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~53, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[19] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~57 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~57, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[20] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~1 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[21] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~5 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[22] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[58]~3 , U0|mm_interconnect_0|cmd_mux_010|src_data[58]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[9]~DUPLICATE , U0|cpu|ic_fill_tag[9]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[57]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[57]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[57] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[57] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[57]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[57] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[57] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[57]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[57] , U0|mm_interconnect_0|limiter_pipeline|core|data0[57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[57] , U0|mm_interconnect_0|limiter_pipeline|core|data1[57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[57] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[57]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[57]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[57] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[57], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[57]~0 , U0|mm_interconnect_0|cmd_mux_010|src_data[57]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[57]~1 , U0|mm_interconnect_0|cmd_mux_010|src_data[57]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[56]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[56]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[56] , U0|mm_interconnect_0|limiter_pipeline|core|data0[56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[56] , U0|mm_interconnect_0|limiter_pipeline|core|data1[56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[56] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[56] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[56], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[8]~feeder , U0|cpu|ic_fill_tag[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[8] , U0|cpu|ic_fill_tag[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[56]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[56]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[56]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[56]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[56] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[56] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[56] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[56] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[56], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[56]~28 , U0|mm_interconnect_0|cmd_mux_010|src_data[56]~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[56]~29 , U0|mm_interconnect_0|cmd_mux_010|src_data[56]~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~28 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[54]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[54]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[54] , U0|mm_interconnect_0|limiter_pipeline|core|data0[54], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[54] , U0|mm_interconnect_0|limiter_pipeline|core|data1[54], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[54] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[54], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[54] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[54], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[6] , U0|cpu|ic_fill_tag[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[54]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[54]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[54]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[54]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[54] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[54], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[54] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[54], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[54]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[54]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[54] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[54], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[54] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[54], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[54]~24 , U0|mm_interconnect_0|cmd_mux_010|src_data[54]~24, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[54]~25 , U0|mm_interconnect_0|cmd_mux_010|src_data[54]~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~24 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~24, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~25 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[55]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[55]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[55] , U0|mm_interconnect_0|limiter_pipeline|core|data0[55], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[55] , U0|mm_interconnect_0|limiter_pipeline|core|data1[55], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[55] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[55], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[55]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[55]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[55] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[55], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[7] , U0|cpu|ic_fill_tag[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[55]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[55]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[55] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[55], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[55] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[55], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[55] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[55], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[55] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[55], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[55]~26 , U0|mm_interconnect_0|cmd_mux_010|src_data[55]~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[55]~27 , U0|mm_interconnect_0|cmd_mux_010|src_data[55]~27, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~26 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~27 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~27, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~29 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~3 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[39] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[39], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[39] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[39], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[39]~1 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[39]~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[21] , U0|sdram|active_addr[21], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~79 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~79, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][43] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][43], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~48 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~48, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][43] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][43], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~17 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~17, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][43] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][43], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[23]~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[23]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[23] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~9 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~9, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[23]_NEW564 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[23]_NEW564, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[23] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[23], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[23]~2 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[23]~2, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[23]_NEW_REG438 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[23]_NEW_REG438, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[23]_NEW_REG436 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[23]_NEW_REG436, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[23]_NEW192 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[23]_NEW192, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[23]_NEW675 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[23]_NEW675, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[23] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~9 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[23] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[59]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[59]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[59] , U0|mm_interconnect_0|limiter_pipeline|core|data0[59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[59] , U0|mm_interconnect_0|limiter_pipeline|core|data1[59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[59] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[59] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[59], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[11] , U0|cpu|ic_fill_tag[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[59]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[59]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[59]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[59]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[59] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[59] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[59] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[59] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[59], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[59]~4 , U0|mm_interconnect_0|cmd_mux_010|src_data[59]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[59]~5 , U0|mm_interconnect_0|cmd_mux_010|src_data[59]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~4 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~5 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[40] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[40], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[40] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[40], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[40]~18 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[40]~18, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[22] , U0|sdram|active_addr[22], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~0 , U0|sdram|Equal4~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~80 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~80, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][44] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][44], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~49 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~49, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][44] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][44], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~18 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register~18, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][44] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][44], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[24]~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[24]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[24] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~13 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~13, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[24]_NEW561 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[24]_NEW561, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[24] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[24], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[24]~3 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[24]~3, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[24]_NEW_REG434 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[24]_NEW_REG434, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[24]_NEW_REG432 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[24]_NEW_REG432, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[24]_NEW194 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[24]_NEW194, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[24]_NEW673 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[24]_NEW673, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[24] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~13 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[24] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[60]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[60]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data0[60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[60] , U0|mm_interconnect_0|limiter_pipeline|core|data0[60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[60] , U0|mm_interconnect_0|limiter_pipeline|core|data1[60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[60]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[60] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[60] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[60], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[12] , U0|cpu|ic_fill_tag[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[60]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[60]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[60] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[60] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[60]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[60]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[60] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[60] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[60], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[60]~6 , U0|mm_interconnect_0|cmd_mux_010|src_data[60]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[60]~7 , U0|mm_interconnect_0|cmd_mux_010|src_data[60]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~6 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~7 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[41]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[41]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[41] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[41], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[41]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[41]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[41]~DUPLICATE , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[41]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[41]~19 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[41]~19, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[23]~DUPLICATE , U0|sdram|active_addr[23]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[41] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[41], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~1 , U0|sdram|Equal4~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[38] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[38], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[38] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[38], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[38]~0 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[38]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[20] , U0|sdram|active_addr[20], dds_and_nios_lab, 1
instance = comp, \U0|sdram|pending~0 , U0|sdram|pending~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[0]~0 , U0|sdram|active_addr[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[3]~3 , U0|sdram|m_state[3]~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[3]~4 , U0|sdram|m_state[3]~4, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[3]~6 , U0|sdram|m_state[3]~6, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[4] , U0|sdram|m_state[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_rnw~0 , U0|sdram|active_rnw~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_rnw~1 , U0|sdram|active_rnw~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_rnw~2 , U0|sdram|active_rnw~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[16] , U0|sdram|active_addr[16], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~7 , U0|sdram|Equal4~7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[37] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[37], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[37] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[37], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[37]~27 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[37]~27, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[19] , U0|sdram|active_addr[19], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~10 , U0|sdram|Equal4~10, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[32] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[32], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[32] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[32], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[32]~DUPLICATE , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[32]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[32]~22 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[32]~22, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[14] , U0|sdram|active_addr[14], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~5 , U0|sdram|Equal4~5, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[33] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[33], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[33] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[33], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[33]~23 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[33]~23, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[15]~DUPLICATE , U0|sdram|active_addr[15]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~6 , U0|sdram|Equal4~6, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[36] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[36], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[36] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[36], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[36]~DUPLICATE , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[36]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[36]~26 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[36]~26, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[18] , U0|sdram|active_addr[18], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~9 , U0|sdram|Equal4~9, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[35]~DUPLICATE , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[35]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[35]~DUPLICATE , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[35]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[35]~25 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[35]~25, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[17] , U0|sdram|active_addr[17], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[35] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[35], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[35] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[35], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~8 , U0|sdram|Equal4~8, dds_and_nios_lab, 1
instance = comp, \U0|sdram|pending~3 , U0|sdram|pending~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[3]~11 , U0|sdram|m_count[3]~11, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[3]~6 , U0|sdram|m_count[3]~6, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[2]~7 , U0|sdram|m_count[2]~7, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[2] , U0|sdram|m_count[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[3]~DUPLICATE , U0|sdram|m_state[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector21~1 , U0|sdram|Selector21~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[6] , U0|sdram|m_state[6], dds_and_nios_lab, 1
instance = comp, \U0|sdram|WideOr6 , U0|sdram|WideOr6, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector21~2 , U0|sdram|Selector21~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector21~3 , U0|sdram|Selector21~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_next[1] , U0|sdram|m_next[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[1]~2 , U0|sdram|m_addr[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_next[1]~DUPLICATE , U0|sdram|m_next[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector12~0 , U0|sdram|Selector12~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector12~1 , U0|sdram|Selector12~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector12~2 , U0|sdram|Selector12~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[1] , U0|sdram|m_state[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[7]~DUPLICATE , U0|sdram|m_state[7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[6]~0 , U0|sdram|m_state[6]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[6]~8 , U0|sdram|m_state[6]~8, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[6]~22 , U0|sdram|m_state[6]~22, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[2]~7 , U0|sdram|m_state[2]~7, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[6]~9 , U0|sdram|m_state[6]~9, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[6]~DUPLICATE , U0|sdram|m_state[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[3]~1 , U0|sdram|m_count[3]~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[3]~2 , U0|sdram|m_count[3]~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[0]~9 , U0|sdram|m_count[0]~9, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[0]~10 , U0|sdram|m_count[0]~10, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[0] , U0|sdram|m_count[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Add3~0 , U0|sdram|Add3~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[3]~4 , U0|sdram|m_count[3]~4, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[3]~5 , U0|sdram|m_count[3]~5, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[3] , U0|sdram|m_count[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[3]~5 , U0|sdram|m_state[3]~5, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector15~0 , U0|sdram|Selector15~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector15~1 , U0|sdram|Selector15~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_next[7] , U0|sdram|m_next[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[7]~12 , U0|sdram|m_state[7]~12, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[7]~13 , U0|sdram|m_state[7]~13, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[7] , U0|sdram|m_state[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[43] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[43], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[43] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[43], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[43]~17 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[43]~17, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_rnw , U0|sdram|active_rnw, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector19~0 , U0|sdram|Selector19~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_next[3]~0 , U0|sdram|m_next[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_next[3] , U0|sdram|m_next[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|pending~4 , U0|sdram|pending~4, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector10~0 , U0|sdram|Selector10~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[3] , U0|sdram|m_state[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector28~0 , U0|sdram|Selector28~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector28~1 , U0|sdram|Selector28~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|f_pop~DUPLICATE , U0|sdram|f_pop~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_address~0 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_address~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_address , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_address, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[31] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[31], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[31] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[31], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[31]~21 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[31]~21, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[13] , U0|sdram|active_addr[13], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~4 , U0|sdram|Equal4~4, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[29] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[29], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[29] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[29], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[29]~16 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[29]~16, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[11]~DUPLICATE , U0|sdram|active_addr[11]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~2 , U0|sdram|Equal4~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[28] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[28], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[28] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[28], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[28]~12 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[28]~12, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[10] , U0|sdram|active_addr[10], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal3~0 , U0|sdram|Equal3~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[30] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[30]~DUPLICATE , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[30]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[30]~20 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[30]~20, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[12] , U0|sdram|active_addr[12], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[30] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[30], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal4~3 , U0|sdram|Equal4~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_cs_n~0 , U0|sdram|active_cs_n~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_cs_n , U0|sdram|active_cs_n, dds_and_nios_lab, 1
instance = comp, \U0|sdram|pending~1 , U0|sdram|pending~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[61]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[61]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[61] , U0|mm_interconnect_0|limiter_pipeline|core|data0[61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[61] , U0|mm_interconnect_0|limiter_pipeline|core|data1[61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[61] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[61] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[61], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[13] , U0|cpu|ic_fill_tag[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[61]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[61]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[61] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[61] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[61]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[61]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[61] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[61] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[61], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[61]~10 , U0|mm_interconnect_0|cmd_mux_010|src_data[61]~10, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][45]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][45]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][45]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][45]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][45]~feeder , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][45]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][45] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][45], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][45] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][45], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][45] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][45], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[25]~DUPLICATE , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[25]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[25] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|cmd_fifo_q_reg.addr[25], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~21 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|Add5~21, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[25]_NEW_REG667 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[25]_NEW_REG667, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[25]_NEW_REG665 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[25]_NEW_REG665, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[25]_NEW_REG669 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[25]_NEW_REG669, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[25]_NEW555 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|split_cmd.addr[25]_NEW555, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[25]~5 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd_next.addr[25]~5, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[25]_NEW_REG426 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[25]_NEW_REG426, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[25]_NEW_REG424 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[25]_NEW_REG424, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[25]_NEW196 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|active_cmd.addr[25]_NEW196, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[25]_NEW671 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[25]_NEW671, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[25] , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|av_address_int[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|Add0~21 , U0|mm_interconnect_0|vga_to_sdram_translator|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_translator|address_register[25] , U0|mm_interconnect_0|vga_to_sdram_translator|address_register[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[61]~11 , U0|mm_interconnect_0|cmd_mux_010|src_data[61]~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~10 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~11 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[42] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[42], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[42] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[42], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[42]~13 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[42]~13, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[24] , U0|sdram|active_addr[24], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal3~1 , U0|sdram|Equal3~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|pending~2 , U0|sdram|pending~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|pending , U0|sdram|pending, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[1]~0 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[1]~DUPLICATE , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[0]~1 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[0]~DUPLICATE , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|Equal1~0 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|Equal1~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[8]~10 , U0|sdram|m_state[8]~10, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[8]~11 , U0|sdram|m_state[8]~11, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[8]~14 , U0|sdram|m_state[8]~14, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[8]~15 , U0|sdram|m_state[8]~15, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[8]~16 , U0|sdram|m_state[8]~16, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[8]~17 , U0|sdram|m_state[8]~17, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[8]~18 , U0|sdram|m_state[8]~18, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[8] , U0|sdram|m_state[8], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[2] , U0|sdram|m_state[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[3]~1 , U0|sdram|m_state[3]~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector18~0 , U0|sdram|Selector18~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_next[4] , U0|sdram|m_next[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector9~0 , U0|sdram|Selector9~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[4]~DUPLICATE , U0|sdram|m_state[4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr~0 , U0|sdram|m_addr~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[2]~3 , U0|sdram|m_count[2]~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[1]~8 , U0|sdram|m_count[1]~8, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[1] , U0|sdram|m_count[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|LessThan1~0 , U0|sdram|LessThan1~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector22~1 , U0|sdram|Selector22~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector22~2 , U0|sdram|Selector22~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector22~0 , U0|sdram|Selector22~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector22~3 , U0|sdram|Selector22~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_next[0] , U0|sdram|m_next[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[5] , U0|sdram|m_state[5], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector13~0 , U0|sdram|Selector13~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector13~1 , U0|sdram|Selector13~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[0] , U0|sdram|m_state[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_count[2]~0 , U0|sdram|m_count[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector4~1 , U0|sdram|Selector4~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector4~2 , U0|sdram|Selector4~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|ack_refresh_request , U0|sdram|ack_refresh_request, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_request~0 , U0|sdram|refresh_request~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|refresh_request , U0|sdram|refresh_request, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector8~0 , U0|sdram|Selector8~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector8~1 , U0|sdram|Selector8~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector8~2 , U0|sdram|Selector8~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector8~3 , U0|sdram|Selector8~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[5]~DUPLICATE , U0|sdram|m_state[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[2]~20 , U0|sdram|m_state[2]~20, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[2]~19 , U0|sdram|m_state[2]~19, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[2]~21 , U0|sdram|m_state[2]~21, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_state[2]~DUPLICATE , U0|sdram|m_state[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector4~0 , U0|sdram|Selector4~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Mux4~0 , U0|sdram|Mux4~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_cmd[3]~0 , U0|sdram|i_cmd[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_cmd[2] , U0|sdram|i_cmd[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector1~0 , U0|sdram|Selector1~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_cmd[2]~_Duplicate_1 , U0|sdram|m_cmd[2]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Mux5~0 , U0|sdram|Mux5~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_cmd[1] , U0|sdram|i_cmd[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|always5~0 , U0|sdram|always5~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector2~0 , U0|sdram|Selector2~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_cmd[1]~_Duplicate_1 , U0|sdram|m_cmd[1]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Mux6~0 , U0|sdram|Mux6~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_cmd[0] , U0|sdram|i_cmd[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector3~0 , U0|sdram|Selector3~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector3~1 , U0|sdram|Selector3~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_cmd[0]~_Duplicate_1 , U0|sdram|m_cmd[0]~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal6~0 , U0|sdram|Equal6~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|rd_valid[0] , U0|sdram|rd_valid[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|rd_valid[1]~feeder , U0|sdram|rd_valid[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|rd_valid[1] , U0|sdram|rd_valid[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|rd_valid[2]~feeder , U0|sdram|rd_valid[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|rd_valid[2] , U0|sdram|rd_valid[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|za_valid , U0|sdram|za_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full~DUPLICATE , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , U0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0 , U0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[0]~10 , U0|mm_interconnect_0|rsp_mux_001|src_data[0]~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[0] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[0]~feeder , U0|cpu|i_readdata_d1[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[0] , U0|cpu|i_readdata_d1[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[11]~11 , U0|cpu|F_iw[11]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[11]~feeder , U0|cpu|D_iw[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[11] , U0|cpu|D_iw[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_jmp_indirect_nxt~0 , U0|cpu|E_ctrl_jmp_indirect_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_valid_jmp_indirect~0 , U0|cpu|E_valid_jmp_indirect~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_valid_jmp_indirect , U0|cpu|E_valid_jmp_indirect, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_data_rd_addr_nxt[2]~5 , U0|cpu|F_ic_data_rd_addr_nxt[2]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[2] , U0|cpu|F_pc[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[2] , U0|cpu|D_pc[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_initial_offset[2] , U0|cpu|ic_fill_initial_offset[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_dp_offset_nxt[2]~2 , U0|cpu|ic_fill_dp_offset_nxt[2]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_dp_offset[2]~feeder , U0|cpu|ic_fill_dp_offset[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_dp_offset[2] , U0|cpu|ic_fill_dp_offset[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_regnum_a_cmp_F~0 , U0|cpu|M_regnum_a_cmp_F~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_regnum_a_cmp_F~1 , U0|cpu|M_regnum_a_cmp_F~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_regnum_a_cmp_F , U0|cpu|M_regnum_a_cmp_F, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_regnum_a_cmp_D , U0|cpu|M_regnum_a_cmp_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_regnum_a_cmp_D~DUPLICATE , U0|cpu|A_regnum_a_cmp_D~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[15]~1 , U0|cpu|E_src1[15]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[3]~8 , U0|cpu|D_src1_reg[3]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[3] , U0|cpu|E_src1[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_data_rd_addr_nxt[1]~3 , U0|cpu|F_ic_data_rd_addr_nxt[1]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[1]~feeder , U0|cpu|F_pc[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[1] , U0|cpu|F_pc[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[1] , U0|cpu|D_pc[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_initial_offset[1] , U0|cpu|ic_fill_initial_offset[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_dp_offset_nxt[1]~1 , U0|cpu|ic_fill_dp_offset_nxt[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_dp_offset[1] , U0|cpu|ic_fill_dp_offset[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[1]~6 , U0|cpu|F_iw[1]~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_ignore_dst , U0|cpu|F_ctrl_ignore_dst, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_ignore_dst , U0|cpu|D_ctrl_ignore_dst, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal298~0 , U0|cpu|Equal298~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_wr_dst_reg , U0|cpu|D_wr_dst_reg, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_wr_dst_reg_from_D , U0|cpu|E_wr_dst_reg_from_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_wr_dst_reg~0 , U0|cpu|E_wr_dst_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_wr_dst_reg_from_E , U0|cpu|M_wr_dst_reg_from_E, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_dst_reg_from_M , U0|cpu|A_wr_dst_reg_from_M, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[22]~17 , U0|cpu|D_src1_reg[22]~17, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[22] , U0|cpu|E_src1[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[20] , U0|cpu|D_pc[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~12 , U0|cpu|F_pc_nxt~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~13 , U0|cpu|F_pc_nxt~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[20] , U0|cpu|F_pc[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[20]~DUPLICATE , U0|cpu|D_pc[20]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[10]~DUPLICATE , U0|cpu|ic_fill_tag[10]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr_nxt[25]~0 , U0|cpu|M_pipe_flush_waddr_nxt[25]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_pcb[27]~DUPLICATE , U0|cpu|E_pcb[27]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_waddr[25] , U0|cpu|M_pipe_flush_waddr[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[25] , U0|cpu|F_pc[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[25] , U0|cpu|D_pc[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[15] , U0|cpu|ic_fill_tag[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_pc[24]~DUPLICATE , U0|cpu|D_pc[24]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[14] , U0|cpu|ic_fill_tag[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router_001|Equal1~1 , U0|mm_interconnect_0|router_001|Equal1~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[5]~DUPLICATE , U0|cpu|ic_fill_tag[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[6]~DUPLICATE , U0|cpu|ic_fill_tag[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router_001|Equal1~2 , U0|mm_interconnect_0|router_001|Equal1~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router_001|Equal1~0 , U0|mm_interconnect_0|router_001|Equal1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|router_001|Equal1~3 , U0|mm_interconnect_0|router_001|Equal1~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[119]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[119]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[119] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[119], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[119] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[119], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , U0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , U0|mm_interconnect_0|cmd_mux_006|saved_grant[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[105]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[105]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[105] , U0|mm_interconnect_0|limiter_pipeline|core|data0[105], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[105] , U0|mm_interconnect_0|limiter_pipeline|core|data1[105], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_payload~1 , U0|mm_interconnect_0|cmd_mux_006|src_payload~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|debugaccess , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|debugaccess, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[18] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_ienable[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_reg_readdata~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_reg_readdata~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[8]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[8] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][8] , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rdata_fifo|mem[0][8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux|src_data[8]~124 , U0|mm_interconnect_0|rsp_mux|src_data[8]~124, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[8]~29 , U0|mm_interconnect_0|rsp_mux_001|src_data[8]~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[8] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[8]~feeder , U0|cpu|i_readdata_d1[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[8] , U0|cpu|i_readdata_d1[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[12]~13 , U0|cpu|F_iw[12]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[12] , U0|cpu|D_iw[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_late_result~3 , U0|cpu|D_ctrl_late_result~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_mul_lsw~0 , U0|cpu|D_ctrl_mul_lsw~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_mul_lsw , U0|cpu|E_ctrl_mul_lsw, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_mul_lsw , U0|cpu|M_ctrl_mul_lsw, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_cnt[1]~DUPLICATE , U0|cpu|A_mul_cnt[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_cnt_nxt[2]~0 , U0|cpu|A_mul_cnt_nxt[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_cnt[2] , U0|cpu|A_mul_cnt[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_stall_nxt~0 , U0|cpu|A_mul_stall_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mul_stall , U0|cpu|A_mul_stall, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_stall_nxt~1 , U0|cpu|A_mem_stall_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_stall , U0|cpu|A_mem_stall, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_dc_nowb_inv~0 , U0|cpu|E_ctrl_dc_nowb_inv~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_dc_nowb_inv , U0|cpu|M_ctrl_dc_nowb_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_dc_nowb_inv , U0|cpu|A_ctrl_dc_nowb_inv, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_dcache_management_done_nxt~0 , U0|cpu|A_dc_dcache_management_done_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_dcache_management_done_nxt , U0|cpu|A_dc_dcache_management_done_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_dcache_management_done , U0|cpu|A_dc_dcache_management_done, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_potential_hazard_after_st_unfiltered~0 , U0|cpu|M_dc_potential_hazard_after_st_unfiltered~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_potential_hazard_after_st_unfiltered~1 , U0|cpu|M_dc_potential_hazard_after_st_unfiltered~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_potential_hazard_after_st_unfiltered~2 , U0|cpu|M_dc_potential_hazard_after_st_unfiltered~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_potential_hazard_after_st_unfiltered~3 , U0|cpu|M_dc_potential_hazard_after_st_unfiltered~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_potential_hazard_after_st_unfiltered~4 , U0|cpu|M_dc_potential_hazard_after_st_unfiltered~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_dc_potential_hazard_after_st_unfiltered~5 , U0|cpu|M_dc_potential_hazard_after_st_unfiltered~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_potential_hazard_after_st , U0|cpu|A_dc_potential_hazard_after_st, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_stall_nxt~2 , U0|cpu|A_mem_stall_nxt~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_stall_nxt~3 , U0|cpu|A_mem_stall_nxt~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ctrl_st_bypass , U0|cpu|A_ctrl_st_bypass, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_bypass_transfer_done , U0|cpu|A_st_bypass_transfer_done, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_st_bypass_transfer_done_d1 , U0|cpu|A_st_bypass_transfer_done_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_stall_nxt~5 , U0|cpu|A_mem_stall_nxt~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ld_st_dcache_management_bus~0 , U0|cpu|E_ld_st_dcache_management_bus~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld_st_bypass_or_dcache_management , U0|cpu|M_ctrl_ld_st_bypass_or_dcache_management, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_stall_nxt~0 , U0|cpu|A_mem_stall_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_stall_nxt~4 , U0|cpu|A_mem_stall_nxt~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_mem_stall~DUPLICATE , U0|cpu|A_mem_stall~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_stall , U0|cpu|A_stall, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_valid_from_E , U0|cpu|M_valid_from_E, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_invalidate_i~0 , U0|cpu|E_ctrl_invalidate_i~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_invalidate_i~1 , U0|cpu|E_ctrl_invalidate_i~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_invalidate_i , U0|cpu|M_ctrl_invalidate_i, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_clr_valid_bits_nxt~0 , U0|cpu|ic_tag_clr_valid_bits_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_clr_valid_bits_nxt , U0|cpu|ic_tag_clr_valid_bits_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_clr_valid_bits~0 , U0|cpu|ic_tag_clr_valid_bits~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_clr_valid_bits , U0|cpu|ic_tag_clr_valid_bits, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wren , U0|cpu|ic_tag_wren, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress[0]~0 , U0|cpu|ic_tag_wraddress[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt[0]~7 , U0|cpu|ic_tag_wraddress_nxt[0]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress[0] , U0|cpu|ic_tag_wraddress[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt[1]~8 , U0|cpu|ic_tag_wraddress_nxt[1]~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress[1] , U0|cpu|ic_tag_wraddress[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt[2]~9 , U0|cpu|ic_tag_wraddress_nxt[2]~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress[2] , U0|cpu|ic_tag_wraddress[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt[3]~10 , U0|cpu|ic_tag_wraddress_nxt[3]~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress[3] , U0|cpu|ic_tag_wraddress[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt[4]~11 , U0|cpu|ic_tag_wraddress_nxt[4]~11, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress[4] , U0|cpu|ic_tag_wraddress[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt[5]~12 , U0|cpu|ic_tag_wraddress_nxt[5]~12, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress[5] , U0|cpu|ic_tag_wraddress[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress_nxt[6]~13 , U0|cpu|ic_tag_wraddress_nxt[6]~13, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_tag_wraddress[6] , U0|cpu|ic_tag_wraddress[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_nxt~6 , U0|cpu|ic_fill_valid_bits_nxt~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_en , U0|cpu|ic_fill_valid_bits_en, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits[0] , U0|cpu|ic_fill_valid_bits[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_nxt~4 , U0|cpu|ic_fill_valid_bits_nxt~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits[1] , U0|cpu|ic_fill_valid_bits[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_nxt~7 , U0|cpu|ic_fill_valid_bits_nxt~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits[2] , U0|cpu|ic_fill_valid_bits[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_nxt~5 , U0|cpu|ic_fill_valid_bits_nxt~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits[3] , U0|cpu|ic_fill_valid_bits[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_nxt~2 , U0|cpu|ic_fill_valid_bits_nxt~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits[4] , U0|cpu|ic_fill_valid_bits[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_nxt~0 , U0|cpu|ic_fill_valid_bits_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits[5] , U0|cpu|ic_fill_valid_bits[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_nxt~3 , U0|cpu|ic_fill_valid_bits_nxt~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits[6] , U0|cpu|ic_fill_valid_bits[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits_nxt~1 , U0|cpu|ic_fill_valid_bits_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_valid_bits[7] , U0|cpu|ic_fill_valid_bits[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|DE1_SoC_QSYS_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 , U0|cpu|DE1_SoC_QSYS_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_valid~4 , U0|cpu|F_ic_valid~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_valid~0 , U0|cpu|F_ic_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_hit~3 , U0|cpu|F_ic_hit~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_hit~4 , U0|cpu|F_ic_hit~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_hit~5 , U0|cpu|F_ic_hit~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_hit~0 , U0|cpu|F_ic_hit~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_hit~2 , U0|cpu|F_ic_hit~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_hit~1 , U0|cpu|F_ic_hit~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_hit~6 , U0|cpu|F_ic_hit~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_hit~7 , U0|cpu|F_ic_hit~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw_valid , U0|cpu|D_iw_valid, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~2 , U0|cpu|F_ic_fill_same_tag_line~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[10] , U0|cpu|ic_fill_tag[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[9] , U0|cpu|ic_fill_tag[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~0 , U0|cpu|F_ic_fill_same_tag_line~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~3 , U0|cpu|F_ic_fill_same_tag_line~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[3] , U0|cpu|ic_fill_tag[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~5 , U0|cpu|F_ic_fill_same_tag_line~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_tag[0] , U0|cpu|ic_fill_tag[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~4 , U0|cpu|F_ic_fill_same_tag_line~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~6 , U0|cpu|F_ic_fill_same_tag_line~6, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~7 , U0|cpu|F_ic_fill_same_tag_line~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~9 , U0|cpu|F_ic_fill_same_tag_line~9, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~8 , U0|cpu|F_ic_fill_same_tag_line~8, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~10 , U0|cpu|F_ic_fill_same_tag_line~10, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line~1 , U0|cpu|F_ic_fill_same_tag_line~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ic_fill_same_tag_line , U0|cpu|F_ic_fill_same_tag_line, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ic_fill_same_tag_line , U0|cpu|D_ic_fill_same_tag_line, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_prevent_refill_nxt , U0|cpu|ic_fill_prevent_refill_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_prevent_refill , U0|cpu|ic_fill_prevent_refill, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ic_fill_starting~0 , U0|cpu|D_ic_fill_starting~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ic_fill_starting_d1 , U0|cpu|D_ic_fill_starting_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_dp_offset[0] , U0|cpu|ic_fill_dp_offset[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_initial_offset[0] , U0|cpu|ic_fill_initial_offset[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_dp_offset_nxt[0]~0 , U0|cpu|ic_fill_dp_offset_nxt[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|ic_fill_dp_offset[0]~DUPLICATE , U0|cpu|ic_fill_dp_offset[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[3]~4 , U0|cpu|F_iw[3]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[3]~DUPLICATE , U0|cpu|D_iw[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal105~0 , U0|cpu|Equal105~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_retaddr~1 , U0|cpu|D_ctrl_retaddr~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal154~0 , U0|cpu|Equal154~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_retaddr~0 , U0|cpu|D_ctrl_retaddr~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_retaddr , U0|cpu|E_ctrl_retaddr, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result~2 , U0|cpu|E_alu_result~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_alu_result[10] , U0|cpu|E_alu_result[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_alu_result[10] , U0|cpu|M_alu_result[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_wb_line[5] , U0|cpu|A_dc_wb_line[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field_nxt[5]~5 , U0|cpu|d_address_line_field_nxt[5]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_address_line_field[5] , U0|cpu|d_address_line_field[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[46]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[46]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[46] , U0|mm_interconnect_0|limiter_pipeline|core|data0[46], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[46] , U0|mm_interconnect_0|limiter_pipeline|core|data1[46], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_006|src_data[46] , U0|mm_interconnect_0|cmd_mux_006|src_data[46], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[8] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|address[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[5]~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[5]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~2 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|readdata[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[1] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[1]~4 , U0|mm_interconnect_0|rsp_mux_001|src_data[1]~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[1] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[1]~feeder , U0|cpu|i_readdata_d1[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdata_d1[1] , U0|cpu|i_readdata_d1[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[5]~2 , U0|cpu|F_iw[5]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_implicit_dst_retaddr~0 , U0|cpu|F_ctrl_implicit_dst_retaddr~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_implicit_dst_retaddr , U0|cpu|D_ctrl_implicit_dst_retaddr, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[24] , U0|cpu|D_iw[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_dst_regnum[2]~3 , U0|cpu|D_dst_regnum[2]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_dst_regnum[2] , U0|cpu|E_dst_regnum[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_regnum_a_cmp_F~0 , U0|cpu|E_regnum_a_cmp_F~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_regnum_a_cmp_F~1 , U0|cpu|E_regnum_a_cmp_F~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_regnum_a_cmp_F , U0|cpu|E_regnum_a_cmp_F, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_regnum_a_cmp_D~DUPLICATE , U0|cpu|M_regnum_a_cmp_D~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_regnum_a_cmp_F~0 , U0|cpu|A_regnum_a_cmp_F~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_regnum_a_cmp_F~1 , U0|cpu|A_regnum_a_cmp_F~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_regnum_a_cmp_F , U0|cpu|A_regnum_a_cmp_F, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_regnum_a_cmp_D , U0|cpu|A_regnum_a_cmp_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_regnum_a_cmp_D , U0|cpu|W_regnum_a_cmp_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[15]~0 , U0|cpu|E_src1[15]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[27]~21 , U0|cpu|D_src1_reg[27]~21, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[27] , U0|cpu|E_src1[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~0 , U0|cpu|F_pc_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc_nxt~1 , U0|cpu|F_pc_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_pc[25]~DUPLICATE , U0|cpu|F_pc[25]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_issue , U0|cpu|F_issue, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_issue~DUPLICATE , U0|cpu|D_issue~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_valid~0 , U0|cpu|D_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_stall , U0|cpu|F_stall, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[4]~3 , U0|cpu|F_iw[4]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[4] , U0|cpu|D_iw[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal171~1 , U0|cpu|Equal171~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_alu_subtract~2 , U0|cpu|D_ctrl_alu_subtract~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_alu_subtract~0 , U0|cpu|D_ctrl_alu_subtract~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal154~3 , U0|cpu|Equal154~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_alu_subtract~1 , U0|cpu|D_ctrl_alu_subtract~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_alu_subtract , U0|cpu|E_ctrl_alu_subtract, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ld_bus~0 , U0|cpu|E_ld_bus~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_ctrl_ld_bypass , U0|cpu|M_ctrl_ld_bypass, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_read_nxt~0 , U0|cpu|d_read_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_addr_cnt_nxt[0]~3 , U0|cpu|A_dc_rd_addr_cnt_nxt[0]~3, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_addr_cnt[0]~0 , U0|cpu|A_dc_rd_addr_cnt[0]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_addr_cnt[0] , U0|cpu|A_dc_rd_addr_cnt[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_addr_cnt_nxt[1]~2 , U0|cpu|A_dc_rd_addr_cnt_nxt[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_addr_cnt[1] , U0|cpu|A_dc_rd_addr_cnt[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_addr_cnt_nxt[2]~1 , U0|cpu|A_dc_rd_addr_cnt_nxt[2]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_addr_cnt[2] , U0|cpu|A_dc_rd_addr_cnt[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|Add15~0 , U0|cpu|Add15~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_addr_cnt_nxt[3]~0 , U0|cpu|A_dc_rd_addr_cnt_nxt[3]~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_dc_rd_addr_cnt[3] , U0|cpu|A_dc_rd_addr_cnt[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_bypass_delayed~0 , U0|cpu|A_ld_bypass_delayed~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_bypass_delayed , U0|cpu|A_ld_bypass_delayed, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_bypass_delayed_started~0 , U0|cpu|A_ld_bypass_delayed_started~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_ld_bypass_delayed_started , U0|cpu|A_ld_bypass_delayed_started, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_read_nxt~1 , U0|cpu|d_read_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_read_nxt~2 , U0|cpu|d_read_nxt~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|d_read , U0|cpu|d_read, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[71]~feeder , U0|mm_interconnect_0|limiter_pipeline|core|data1[71]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data0[71] , U0|mm_interconnect_0|limiter_pipeline|core|data0[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline|core|data1[71] , U0|mm_interconnect_0|limiter_pipeline|core|data1[71], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent|rf_source_valid~0 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent|rf_source_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|read~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|read~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|read , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|read, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|waitrequest~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|waitrequest~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|avalon_ociram_readdata_ready , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|avalon_ociram_readdata_ready, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|waitrequest~1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|waitrequest~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|waitrequest , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_ocimem|waitrequest, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~1 , U0|mm_interconnect_0|cpu_jtag_debug_module_agent_rsp_fifo|write~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0 , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0] , U0|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_demux_006|src1_valid~0 , U0|mm_interconnect_0|rsp_demux_006|src1_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[70] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[70] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_data[70] , U0|mm_interconnect_0|rsp_mux_001|src_data[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[70] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[70], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|WideOr1 , U0|mm_interconnect_0|rsp_mux_001|WideOr1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|full1 , U0|mm_interconnect_0|limiter_pipeline_003|core|full1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0 , U0|mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|i_readdatavalid_d1 , U0|cpu|i_readdatavalid_d1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[2]~5 , U0|cpu|F_iw[2]~5, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_ctrl_a_not_src~0 , U0|cpu|F_ctrl_a_not_src~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_a_not_src , U0|cpu|D_ctrl_a_not_src, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_data_depend~0 , U0|cpu|D_data_depend~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_valid , U0|cpu|D_valid, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_valid_from_D , U0|cpu|E_valid_from_D, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_valid~0 , U0|cpu|E_valid~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_valid_from_E~DUPLICATE , U0|cpu|M_valid_from_E~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_en~0 , U0|cpu|dc_data_wr_port_en~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|dc_data_wr_port_en , U0|cpu|dc_data_wr_port_en, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[25]~feeder , U0|cpu|A_inst_result[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_inst_result[25] , U0|cpu|A_inst_result[25], dds_and_nios_lab, 1
instance = comp, \rtl~38 , rtl~38, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result~4 , U0|cpu|A_shift_rot_result~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_shift_rot_result[25] , U0|cpu|A_shift_rot_result[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[25]~feeder , U0|cpu|A_slow_inst_result[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_slow_inst_result[25] , U0|cpu|A_slow_inst_result[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[25]~15 , U0|cpu|A_wr_data_unfiltered[25]~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_wr_data_unfiltered[25]~16 , U0|cpu|A_wr_data_unfiltered[25]~16, dds_and_nios_lab, 1
instance = comp, \U0|cpu|W_wr_data[25] , U0|cpu|W_wr_data[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_src1_reg[25]~4 , U0|cpu|D_src1_reg[25]~4, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_src1[25] , U0|cpu|E_src1[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_logic_result[25]~2 , U0|cpu|E_logic_result[25]~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~0 , U0|cpu|Equal306~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~1 , U0|cpu|Equal306~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|Equal306~2 , U0|cpu|Equal306~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_br_result~0 , U0|cpu|E_br_result~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_flush_pipe_always~0 , U0|cpu|D_ctrl_flush_pipe_always~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_ctrl_flush_pipe_always~1 , U0|cpu|D_ctrl_flush_pipe_always~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_ctrl_flush_pipe_always , U0|cpu|E_ctrl_flush_pipe_always, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_nxt~0 , U0|cpu|M_pipe_flush_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush_nxt , U0|cpu|M_pipe_flush_nxt, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_pipe_flush , U0|cpu|M_pipe_flush, dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_hbreak_req~2 , U0|cpu|E_hbreak_req~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|latched_oci_tb_hbreak_req_next~0 , U0|cpu|latched_oci_tb_hbreak_req_next~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|latched_oci_tb_hbreak_req , U0|cpu|latched_oci_tb_hbreak_req, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw~0 , U0|cpu|F_iw~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[4]~1 , U0|cpu|F_iw[4]~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|F_iw[0]~7 , U0|cpu|F_iw[0]~7, dds_and_nios_lab, 1
instance = comp, \U0|cpu|D_iw[0] , U0|cpu|D_iw[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[0] , U0|cpu|E_iw[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[0] , U0|cpu|M_iw[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[4]~DUPLICATE , U0|cpu|M_iw[4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[2] , U0|cpu|M_iw[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[3] , U0|cpu|M_iw[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|E_iw[1] , U0|cpu|E_iw[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[1] , U0|cpu|M_iw[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_op_eret~1 , U0|cpu|M_op_eret~1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[11] , U0|cpu|M_iw[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[12] , U0|cpu|M_iw[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[15] , U0|cpu|M_iw[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[13] , U0|cpu|M_iw[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[16] , U0|cpu|M_iw[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_op_eret~0 , U0|cpu|M_op_eret~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_iw[5] , U0|cpu|M_iw[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|M_op_eret~2 , U0|cpu|M_op_eret~2, dds_and_nios_lab, 1
instance = comp, \U0|cpu|hbreak_enabled~0 , U0|cpu|hbreak_enabled~0, dds_and_nios_lab, 1
instance = comp, \U0|cpu|hbreak_enabled , U0|cpu|hbreak_enabled, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|ir_out[1] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|ir_out[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~4, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~feeder, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~4, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~2, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tdo~feeder , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tdo~feeder, dds_and_nios_lab, 1
instance = comp, \U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tdo , U0|jtag_uart|DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tdo, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~3, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~5, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[21] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~15 , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr~15, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[22] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[22]~feeder , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[22] , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jdo[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|resetrequest , U0|cpu|the_DE1_SoC_QSYS_cpu_nios2_oci|the_DE1_SoC_QSYS_cpu_nios2_oci_debug|resetrequest, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , U0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , U0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , U0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|altera_reset_synchronizer_int_chain[0] , U0|rst_controller_002|altera_reset_synchronizer_int_chain[0], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|altera_reset_synchronizer_int_chain[1]~feeder , U0|rst_controller_002|altera_reset_synchronizer_int_chain[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|altera_reset_synchronizer_int_chain[1] , U0|rst_controller_002|altera_reset_synchronizer_int_chain[1], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|altera_reset_synchronizer_int_chain[2]~DUPLICATE , U0|rst_controller_002|altera_reset_synchronizer_int_chain[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|r_sync_rst_chain~0 , U0|rst_controller_002|r_sync_rst_chain~0, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|r_sync_rst_chain[1] , U0|rst_controller_002|r_sync_rst_chain[1], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|altera_reset_synchronizer_int_chain[3] , U0|rst_controller_002|altera_reset_synchronizer_int_chain[3], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|altera_reset_synchronizer_int_chain[4]~0 , U0|rst_controller_002|altera_reset_synchronizer_int_chain[4]~0, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|altera_reset_synchronizer_int_chain[4] , U0|rst_controller_002|altera_reset_synchronizer_int_chain[4], dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|WideOr0~0 , U0|rst_controller_002|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \U0|rst_controller_002|r_sync_rst , U0|rst_controller_002|r_sync_rst, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[0] , U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[4]~0 , U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[4]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[4] , U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[117] , U0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[117]~feeder , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[117]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[117] , U0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|rsp_mux_001|src_payload[0] , U0|mm_interconnect_0|rsp_mux_001|src_payload[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_003|core|data1[117] , U0|mm_interconnect_0|limiter_pipeline_003|core|data1[117], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted , U0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[4]~0 , U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[4]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0] , U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~1 , U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~DUPLICATE , U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|Add0~3 , U0|mm_interconnect_0|cpu_instruction_master_limiter|Add0~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[1] , U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|Add0~2 , U0|mm_interconnect_0|cpu_instruction_master_limiter|Add0~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[2] , U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|Add0~1 , U0|mm_interconnect_0|cpu_instruction_master_limiter|Add0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[3] , U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|Add0~0 , U0|mm_interconnect_0|cpu_instruction_master_limiter|Add0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[4] , U0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0 , U0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~1 , U0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses , U0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[3] , U0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~0 , U0|mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0 , U0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|full0~0 , U0|mm_interconnect_0|limiter_pipeline_002|core|full0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|full0~1 , U0|mm_interconnect_0|limiter_pipeline_002|core|full0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|full0 , U0|mm_interconnect_0|limiter_pipeline_002|core|full0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[115]~feeder , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[115]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data0[115] , U0|mm_interconnect_0|limiter_pipeline_002|core|data0[115], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1~0 , U0|mm_interconnect_0|limiter_pipeline_002|core|data1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|limiter_pipeline_002|core|data1[115] , U0|mm_interconnect_0|limiter_pipeline_002|core|data1[115], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[115]~feeder , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[115]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[115] , U0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[115], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[115] , U0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[115], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~0 , U0|mm_interconnect_0|cmd_mux_010|src_payload~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[33]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[33]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[33] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[33], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[33] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[33], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[33] , U0|mm_interconnect_0|cmd_mux_010|src_data[33], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[35] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[35], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[35] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[35], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_data[35] , U0|mm_interconnect_0|cmd_mux_010|src_data[35], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~5 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state[2] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal1~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal1~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal3~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal3~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state[0] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|update_grant~0 , U0|mm_interconnect_0|cmd_mux_010|update_grant~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|packet_in_progress , U0|mm_interconnect_0|cmd_mux_010|packet_in_progress, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1]~0 , U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1]~1 , U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1]_NEW719 , U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1]_NEW719, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1] , U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]_NEW721 , U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]_NEW721, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~DUPLICATE , U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_valid , U0|mm_interconnect_0|crosser_007|clock_xer|out_valid, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~2 , U0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[2]_NEW723 , U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[2]_NEW723, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[2] , U0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|adder|full_adder.cout[1] , U0|mm_interconnect_0|cmd_mux_010|arb|adder|full_adder.cout[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|grant[2]~0 , U0|mm_interconnect_0|cmd_mux_010|arb|grant[2]~0, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|saved_grant[2]~DUPLICATE , U0|mm_interconnect_0|cmd_mux_010|saved_grant[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|vga_to_sdram_agent|av_waitrequest~0 , U0|mm_interconnect_0|vga_to_sdram_agent|av_waitrequest~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|pipeline3_en , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|pipeline3_en, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|trying_to_read~0 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|trying_to_read~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|trying_to_read~0_NEW_REG637 , U0|vga|alt_vip_vfr_0|prc|read_master|master_fifo|trying_to_read~0_NEW_REG637, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~1 , U0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|saved_grant[0]~DUPLICATE , U0|mm_interconnect_0|cmd_mux_010|saved_grant[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~8 , U0|mm_interconnect_0|cmd_mux_010|src_payload~8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[16] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[16]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[16] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[16], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~24 , U0|mm_interconnect_0|cmd_mux_010|src_payload~24, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[0] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[0] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[0]~28 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[0]~28, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[0] , U0|sdram|active_data[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[13]~0 , U0|sdram|m_data[13]~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[0]~SLOAD_MUX , U0|sdram|m_data[0]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|WideOr9~0 , U0|sdram|WideOr9~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|WideOr10 , U0|sdram|WideOr10, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[0] , U0|sdram|m_data[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe , U0|sdram|oe, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~9 , U0|mm_interconnect_0|cmd_mux_010|src_payload~9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[17]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[17] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[17] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[17], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~25 , U0|mm_interconnect_0|cmd_mux_010|src_payload~25, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[1] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[1] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[1]~29 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[1]~29, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[1] , U0|sdram|active_data[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[1]~SLOAD_MUX , U0|sdram|m_data[1]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[1] , U0|sdram|m_data[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_1 , U0|sdram|oe~_Duplicate_1, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~10 , U0|mm_interconnect_0|cmd_mux_010|src_payload~10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[18] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[18]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[18]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[18] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[18], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~26 , U0|mm_interconnect_0|cmd_mux_010|src_payload~26, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[2] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[2] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[2]~30 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[2]~30, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[2] , U0|sdram|active_data[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[2]~SLOAD_MUX , U0|sdram|m_data[2]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[2] , U0|sdram|m_data[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_2 , U0|sdram|oe~_Duplicate_2, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~11 , U0|mm_interconnect_0|cmd_mux_010|src_payload~11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[19]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[19] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[19] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[19], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~27 , U0|mm_interconnect_0|cmd_mux_010|src_payload~27, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[3] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[3] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[3]~31 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[3]~31, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[3] , U0|sdram|active_data[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[3]~SLOAD_MUX , U0|sdram|m_data[3]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[3] , U0|sdram|m_data[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_3 , U0|sdram|oe~_Duplicate_3, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~12 , U0|mm_interconnect_0|cmd_mux_010|src_payload~12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[20]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[20] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~28 , U0|mm_interconnect_0|cmd_mux_010|src_payload~28, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[4] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[4] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[4]~32 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[4]~32, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[4] , U0|sdram|active_data[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[4]~SLOAD_MUX , U0|sdram|m_data[4]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[4] , U0|sdram|m_data[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_4 , U0|sdram|oe~_Duplicate_4, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~13 , U0|mm_interconnect_0|cmd_mux_010|src_payload~13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~29 , U0|mm_interconnect_0|cmd_mux_010|src_payload~29, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~DUPLICATE , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[5] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[5], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[5]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[5]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[5] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[5], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[5]~33 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[5]~33, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[5] , U0|sdram|active_data[5], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[5]~SLOAD_MUX , U0|sdram|m_data[5]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[5] , U0|sdram|m_data[5], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_5 , U0|sdram|oe~_Duplicate_5, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~14 , U0|mm_interconnect_0|cmd_mux_010|src_payload~14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~30 , U0|mm_interconnect_0|cmd_mux_010|src_payload~30, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[6]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[6] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[6], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[6]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[6]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[6] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[6], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[6]~34 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[6]~34, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[6] , U0|sdram|active_data[6], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[6]~SLOAD_MUX , U0|sdram|m_data[6]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[6] , U0|sdram|m_data[6], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_6 , U0|sdram|oe~_Duplicate_6, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~15 , U0|mm_interconnect_0|cmd_mux_010|src_payload~15, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~31 , U0|mm_interconnect_0|cmd_mux_010|src_payload~31, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[7]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[7]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[7] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[7] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[7]~35 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[7]~35, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[7] , U0|sdram|active_data[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[7]~SLOAD_MUX , U0|sdram|m_data[7]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[7] , U0|sdram|m_data[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_7 , U0|sdram|oe~_Duplicate_7, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~16 , U0|mm_interconnect_0|cmd_mux_010|src_payload~16, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[24] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[24]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[24]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[24] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[24], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~32 , U0|mm_interconnect_0|cmd_mux_010|src_payload~32, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[8] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[8], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[8] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[8], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[8]~36 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[8]~36, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[8] , U0|sdram|active_data[8], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[8]~SLOAD_MUX , U0|sdram|m_data[8]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[8] , U0|sdram|m_data[8], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_8 , U0|sdram|oe~_Duplicate_8, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~17 , U0|mm_interconnect_0|cmd_mux_010|src_payload~17, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[25] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[25], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~33 , U0|mm_interconnect_0|cmd_mux_010|src_payload~33, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[9] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[9], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[9] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[9], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[9]~37 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[9]~37, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[9] , U0|sdram|active_data[9], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[9]~SLOAD_MUX , U0|sdram|m_data[9]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[9] , U0|sdram|m_data[9], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_9 , U0|sdram|oe~_Duplicate_9, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~18 , U0|mm_interconnect_0|cmd_mux_010|src_payload~18, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~34 , U0|mm_interconnect_0|cmd_mux_010|src_payload~34, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[10] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[10], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[10] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[10], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[10]~38 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[10]~38, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[10] , U0|sdram|active_data[10], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[10]~SLOAD_MUX , U0|sdram|m_data[10]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[10] , U0|sdram|m_data[10], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_10 , U0|sdram|oe~_Duplicate_10, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~19 , U0|mm_interconnect_0|cmd_mux_010|src_payload~19, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~35 , U0|mm_interconnect_0|cmd_mux_010|src_payload~35, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[11]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[11] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[11], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[11]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[11] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[11], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[11]~39 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[11]~39, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[11] , U0|sdram|active_data[11], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[11]~SLOAD_MUX , U0|sdram|m_data[11]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[11] , U0|sdram|m_data[11], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_11 , U0|sdram|oe~_Duplicate_11, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~20 , U0|mm_interconnect_0|cmd_mux_010|src_payload~20, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[28] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~36 , U0|mm_interconnect_0|cmd_mux_010|src_payload~36, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[12] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[12], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[12]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[12] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[12], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[12]~40 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[12]~40, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[12] , U0|sdram|active_data[12], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[12]~SLOAD_MUX , U0|sdram|m_data[12]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[12] , U0|sdram|m_data[12], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_12 , U0|sdram|oe~_Duplicate_12, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~21 , U0|mm_interconnect_0|cmd_mux_010|src_payload~21, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[29] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[29], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~37 , U0|mm_interconnect_0|cmd_mux_010|src_payload~37, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[13]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[13]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[13] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[13], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[13] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[13], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[13]~41 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[13]~41, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[13] , U0|sdram|active_data[13], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[13]~SLOAD_MUX , U0|sdram|m_data[13]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[13] , U0|sdram|m_data[13], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_13 , U0|sdram|oe~_Duplicate_13, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~22 , U0|mm_interconnect_0|cmd_mux_010|src_payload~22, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~38 , U0|mm_interconnect_0|cmd_mux_010|src_payload~38, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[14]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[14] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[14], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[14]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[14] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[14], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[14]~42 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[14]~42, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[14] , U0|sdram|active_data[14], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[14]~SLOAD_MUX , U0|sdram|m_data[14]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[14] , U0|sdram|m_data[14], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_14 , U0|sdram|oe~_Duplicate_14, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[15] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[15] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~23 , U0|mm_interconnect_0|cmd_mux_010|src_payload~23, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[31] , U0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31]~feeder , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31] , U0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|cmd_mux_010|src_payload~39 , U0|mm_interconnect_0|cmd_mux_010|src_payload~39, dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , U0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[15]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[15] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[15], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[15]~feeder , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[15]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[15] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[15], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[15]~43 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[15]~43, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_data[15] , U0|sdram|active_data[15], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[15]~SLOAD_MUX , U0|sdram|m_data[15]~SLOAD_MUX, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_data[15] , U0|sdram|m_data[15], dds_and_nios_lab, 1
instance = comp, \U0|sdram|oe~_Duplicate_15 , U0|sdram|oe~_Duplicate_15, dds_and_nios_lab, 1
instance = comp, \U0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , U0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, dds_and_nios_lab, 1
instance = comp, \U0|pll|altera_pll_i|outclk_wire[1]~CLKENA0 , U0|pll|altera_pll_i|outclk_wire[1]~CLKENA0, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[3] , U0|color_change_out|data_out[3], dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[0]~DUPLICATE , U0|color_change_out|data_out[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \hex0|WideOr6~0 , hex0|WideOr6~0, dds_and_nios_lab, 1
instance = comp, \hex0|WideOr5~0 , hex0|WideOr5~0, dds_and_nios_lab, 1
instance = comp, \hex0|WideOr4~0 , hex0|WideOr4~0, dds_and_nios_lab, 1
instance = comp, \hex0|WideOr3~0 , hex0|WideOr3~0, dds_and_nios_lab, 1
instance = comp, \hex0|WideOr2~0 , hex0|WideOr2~0, dds_and_nios_lab, 1
instance = comp, \hex0|WideOr1~0 , hex0|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \hex0|WideOr0~0 , hex0|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \hex1|WideOr6~0 , hex1|WideOr6~0, dds_and_nios_lab, 1
instance = comp, \hex1|WideOr5~0 , hex1|WideOr5~0, dds_and_nios_lab, 1
instance = comp, \hex1|WideOr4~0 , hex1|WideOr4~0, dds_and_nios_lab, 1
instance = comp, \hex1|WideOr3~0 , hex1|WideOr3~0, dds_and_nios_lab, 1
instance = comp, \hex1|WideOr2~0 , hex1|WideOr2~0, dds_and_nios_lab, 1
instance = comp, \hex1|WideOr1~0 , hex1|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \hex1|WideOr0~0 , hex1|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \hex2|WideOr6~0 , hex2|WideOr6~0, dds_and_nios_lab, 1
instance = comp, \hex2|WideOr5~0 , hex2|WideOr5~0, dds_and_nios_lab, 1
instance = comp, \hex2|WideOr4~0 , hex2|WideOr4~0, dds_and_nios_lab, 1
instance = comp, \hex2|WideOr3~0 , hex2|WideOr3~0, dds_and_nios_lab, 1
instance = comp, \hex2|WideOr2~0 , hex2|WideOr2~0, dds_and_nios_lab, 1
instance = comp, \hex2|WideOr1~0 , hex2|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \hex2|WideOr0~0 , hex2|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \hex3|WideOr6~0 , hex3|WideOr6~0, dds_and_nios_lab, 1
instance = comp, \hex3|WideOr5~0 , hex3|WideOr5~0, dds_and_nios_lab, 1
instance = comp, \hex3|WideOr4~0 , hex3|WideOr4~0, dds_and_nios_lab, 1
instance = comp, \hex3|WideOr3~0 , hex3|WideOr3~0, dds_and_nios_lab, 1
instance = comp, \hex3|WideOr2~0 , hex3|WideOr2~0, dds_and_nios_lab, 1
instance = comp, \hex3|WideOr1~0 , hex3|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \hex3|WideOr0~0 , hex3|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \hex4|WideOr6~0 , hex4|WideOr6~0, dds_and_nios_lab, 1
instance = comp, \hex4|WideOr5~0 , hex4|WideOr5~0, dds_and_nios_lab, 1
instance = comp, \hex4|WideOr4~0 , hex4|WideOr4~0, dds_and_nios_lab, 1
instance = comp, \hex4|WideOr3~0 , hex4|WideOr3~0, dds_and_nios_lab, 1
instance = comp, \hex4|WideOr2~0 , hex4|WideOr2~0, dds_and_nios_lab, 1
instance = comp, \hex4|WideOr1~0 , hex4|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \hex4|WideOr0~0 , hex4|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \U0|color_change_out|data_out[20]~DUPLICATE , U0|color_change_out|data_out[20]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \hex5|WideOr6~0 , hex5|WideOr6~0, dds_and_nios_lab, 1
instance = comp, \hex5|WideOr5~0 , hex5|WideOr5~0, dds_and_nios_lab, 1
instance = comp, \hex5|WideOr4~0 , hex5|WideOr4~0, dds_and_nios_lab, 1
instance = comp, \hex5|WideOr3~0 , hex5|WideOr3~0, dds_and_nios_lab, 1
instance = comp, \hex5|WideOr2~0 , hex5|WideOr2~0, dds_and_nios_lab, 1
instance = comp, \hex5|WideOr1~0 , hex5|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \hex5|WideOr0~0 , hex5|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_datavalid_pipeline[0] , U0|vga|alt_vip_itc_0|vid_datavalid_pipeline[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_datavalid_pipeline[1] , U0|vga|alt_vip_itc_0|vid_datavalid_pipeline[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_datavalid_reg~feeder , U0|vga|alt_vip_itc_0|vid_datavalid_reg~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_datavalid_reg , U0|vga|alt_vip_itc_0|vid_datavalid_reg, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|line_rdy , hack_ltm_sincronization_inst|line_rdy, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~41 , hack_ltm_sincronization_inst|Add1~41, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[10] , hack_ltm_sincronization_inst|count_y[10], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~9 , hack_ltm_sincronization_inst|Add1~9, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~1 , hack_ltm_sincronization_inst|Add1~1, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[10]~feeder , hack_ltm_sincronization_inst|count_y[10]~feeder, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[10]~DUPLICATE , hack_ltm_sincronization_inst|count_y[10]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[8]~DUPLICATE , hack_ltm_sincronization_inst|count_y[8]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[0] , hack_ltm_sincronization_inst|count_y[0], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|LessThan1~0 , hack_ltm_sincronization_inst|LessThan1~0, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|LessThan1~1 , hack_ltm_sincronization_inst|LessThan1~1, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[0]~DUPLICATE , hack_ltm_sincronization_inst|count_y[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~33 , hack_ltm_sincronization_inst|Add1~33, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[1]~feeder , hack_ltm_sincronization_inst|count_y[1]~feeder, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[1] , hack_ltm_sincronization_inst|count_y[1], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~37 , hack_ltm_sincronization_inst|Add1~37, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[2] , hack_ltm_sincronization_inst|count_y[2], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~29 , hack_ltm_sincronization_inst|Add1~29, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[3] , hack_ltm_sincronization_inst|count_y[3], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~17 , hack_ltm_sincronization_inst|Add1~17, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[4] , hack_ltm_sincronization_inst|count_y[4], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~21 , hack_ltm_sincronization_inst|Add1~21, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[5] , hack_ltm_sincronization_inst|count_y[5], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~25 , hack_ltm_sincronization_inst|Add1~25, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[6]~DUPLICATE , hack_ltm_sincronization_inst|count_y[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~13 , hack_ltm_sincronization_inst|Add1~13, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[7] , hack_ltm_sincronization_inst|count_y[7], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add1~5 , hack_ltm_sincronization_inst|Add1~5, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[8] , hack_ltm_sincronization_inst|count_y[8], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[9] , hack_ltm_sincronization_inst|count_y[9], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[27] , U0|dds_increment|data_out[27], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~7 , waveform_modulation|phase_inc_word~7, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[27] , waveform_modulation|phase_inc_word[27], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~6 , waveform_modulation|phase_inc_word~6, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[26] , waveform_modulation|phase_inc_word[26], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~5 , waveform_modulation|phase_inc_word~5, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[25] , waveform_modulation|phase_inc_word[25], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~4 , waveform_modulation|phase_inc_word~4, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[24] , waveform_modulation|phase_inc_word[24], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~3 , waveform_modulation|phase_inc_word~3, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[23] , waveform_modulation|phase_inc_word[23], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~2 , waveform_modulation|phase_inc_word~2, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[22] , waveform_modulation|phase_inc_word[22], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[21]~DUPLICATE , U0|dds_increment|data_out[21]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~1 , waveform_modulation|phase_inc_word~1, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[21] , waveform_modulation|phase_inc_word[21], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~0 , waveform_modulation|phase_inc_word~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[20] , waveform_modulation|phase_inc_word[20], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~12 , waveform_modulation|phase_inc_word~12, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[19] , waveform_modulation|phase_inc_word[19], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~13 , waveform_modulation|phase_inc_word~13, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[18] , waveform_modulation|phase_inc_word[18], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~14 , waveform_modulation|phase_inc_word~14, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[17] , waveform_modulation|phase_inc_word[17], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~15 , waveform_modulation|phase_inc_word~15, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[16] , waveform_modulation|phase_inc_word[16], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~16 , waveform_modulation|phase_inc_word~16, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[15] , waveform_modulation|phase_inc_word[15], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~17 , waveform_modulation|phase_inc_word~17, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[14] , waveform_modulation|phase_inc_word[14], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[13] , U0|dds_increment|data_out[13], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~18 , waveform_modulation|phase_inc_word~18, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[13] , waveform_modulation|phase_inc_word[13], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[12] , U0|dds_increment|data_out[12], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~19 , waveform_modulation|phase_inc_word~19, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[12] , waveform_modulation|phase_inc_word[12], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~20 , waveform_modulation|phase_inc_word~20, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[11] , waveform_modulation|phase_inc_word[11], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[10]~DUPLICATE , U0|dds_increment|data_out[10]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~21 , waveform_modulation|phase_inc_word~21, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[10] , waveform_modulation|phase_inc_word[10], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~22 , waveform_modulation|phase_inc_word~22, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[9] , waveform_modulation|phase_inc_word[9], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~23 , waveform_modulation|phase_inc_word~23, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[8] , waveform_modulation|phase_inc_word[8], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~24 , waveform_modulation|phase_inc_word~24, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[7] , waveform_modulation|phase_inc_word[7], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~25 , waveform_modulation|phase_inc_word~25, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[6] , waveform_modulation|phase_inc_word[6], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~26 , waveform_modulation|phase_inc_word~26, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[5] , waveform_modulation|phase_inc_word[5], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~27 , waveform_modulation|phase_inc_word~27, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[4] , waveform_modulation|phase_inc_word[4], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~28 , waveform_modulation|phase_inc_word~28, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[3] , waveform_modulation|phase_inc_word[3], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~29 , waveform_modulation|phase_inc_word~29, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[2] , waveform_modulation|phase_inc_word[2], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~30 , waveform_modulation|phase_inc_word~30, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[1] , waveform_modulation|phase_inc_word[1], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~31 , waveform_modulation|phase_inc_word~31, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[0] , waveform_modulation|phase_inc_word[0], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~125 , generate_wave|Add0~125, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[0] , generate_wave|phase_acc[0], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~121 , generate_wave|Add0~121, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[1] , generate_wave|phase_acc[1], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~117 , generate_wave|Add0~117, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[2] , generate_wave|phase_acc[2], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~113 , generate_wave|Add0~113, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[3] , generate_wave|phase_acc[3], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~109 , generate_wave|Add0~109, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[4] , generate_wave|phase_acc[4], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~105 , generate_wave|Add0~105, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[5] , generate_wave|phase_acc[5], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~101 , generate_wave|Add0~101, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[6] , generate_wave|phase_acc[6], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~97 , generate_wave|Add0~97, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[7] , generate_wave|phase_acc[7], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~93 , generate_wave|Add0~93, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[8] , generate_wave|phase_acc[8], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~89 , generate_wave|Add0~89, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[9] , generate_wave|phase_acc[9], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~85 , generate_wave|Add0~85, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[10] , generate_wave|phase_acc[10], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~81 , generate_wave|Add0~81, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[11] , generate_wave|phase_acc[11], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~77 , generate_wave|Add0~77, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[12] , generate_wave|phase_acc[12], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~73 , generate_wave|Add0~73, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[13] , generate_wave|phase_acc[13], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~69 , generate_wave|Add0~69, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[14] , generate_wave|phase_acc[14], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~65 , generate_wave|Add0~65, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[15] , generate_wave|phase_acc[15], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~61 , generate_wave|Add0~61, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[16] , generate_wave|phase_acc[16], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~57 , generate_wave|Add0~57, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[17] , generate_wave|phase_acc[17], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~53 , generate_wave|Add0~53, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[18] , generate_wave|phase_acc[18], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~49 , generate_wave|Add0~49, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[19] , generate_wave|phase_acc[19], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~1 , generate_wave|Add0~1, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[20] , generate_wave|phase_acc[20], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~5 , generate_wave|Add0~5, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[21] , generate_wave|phase_acc[21], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~9 , generate_wave|Add0~9, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[22] , generate_wave|phase_acc[22], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~13 , generate_wave|Add0~13, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[23] , generate_wave|phase_acc[23], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~17 , generate_wave|Add0~17, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[24] , generate_wave|phase_acc[24], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~21 , generate_wave|Add0~21, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[25] , generate_wave|phase_acc[25], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~25 , generate_wave|Add0~25, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[26] , generate_wave|phase_acc[26], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~29 , generate_wave|Add0~29, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[27] , generate_wave|phase_acc[27], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[7]~feeder , generate_wave|lut_addr_reg[7]~feeder, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[7] , generate_wave|lut_addr_reg[7], dds_and_nios_lab, 1
instance = comp, \U0|dds_increment|data_out[31]~DUPLICATE , U0|dds_increment|data_out[31]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~11 , waveform_modulation|phase_inc_word~11, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[31] , waveform_modulation|phase_inc_word[31], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~10 , waveform_modulation|phase_inc_word~10, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[30] , waveform_modulation|phase_inc_word[30], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~9 , waveform_modulation|phase_inc_word~9, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[29] , waveform_modulation|phase_inc_word[29], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word~8 , waveform_modulation|phase_inc_word~8, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|phase_inc_word[28] , waveform_modulation|phase_inc_word[28], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~33 , generate_wave|Add0~33, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[28] , generate_wave|phase_acc[28], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~37 , generate_wave|Add0~37, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[29] , generate_wave|phase_acc[29], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~41 , generate_wave|Add0~41, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[30] , generate_wave|phase_acc[30], dds_and_nios_lab, 1
instance = comp, \generate_wave|Add0~45 , generate_wave|Add0~45, dds_and_nios_lab, 1
instance = comp, \generate_wave|phase_acc[31] , generate_wave|phase_acc[31], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[11] , generate_wave|lut_addr_reg[11], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a6 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a6, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux28~0 , waveform_modulation|Mux28~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel1_data[7] , waveform_modulation|channel1_data[7], dds_and_nios_lab, 1
instance = comp, \actual_selected_signal[7] , actual_selected_signal[7], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~33 , plot_graph1|Add8~33, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~37 , plot_graph1|Add8~37, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[1] , plot_graph1|SDRAM_ADD_WRITE[1], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~25 , plot_graph1|Add8~25, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[2] , plot_graph1|SDRAM_ADD_WRITE[2], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~13 , plot_graph1|Add8~13, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[3] , plot_graph1|SDRAM_ADD_WRITE[3], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~17 , plot_graph1|Add8~17, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[4] , plot_graph1|SDRAM_ADD_WRITE[4], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~21 , plot_graph1|Add8~21, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[5] , plot_graph1|SDRAM_ADD_WRITE[5], dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan8~0 , plot_graph1|LessThan8~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~1 , plot_graph1|Add8~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[6] , plot_graph1|SDRAM_ADD_WRITE[6], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~5 , plot_graph1|Add8~5, dds_and_nios_lab, 1
instance = comp, \SW[0]~input , SW[0]~input, dds_and_nios_lab, 1
instance = comp, \sync_graph_enable_scroll|sync_srl16_inferred[0]~feeder , sync_graph_enable_scroll|sync_srl16_inferred[0]~feeder, dds_and_nios_lab, 1
instance = comp, \sync_graph_enable_scroll|sync_srl16_inferred[0] , sync_graph_enable_scroll|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sync_graph_enable_scroll|sync_srl16_inferred[1] , sync_graph_enable_scroll|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~9 , plot_graph1|Add8~9, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[8] , plot_graph1|SDRAM_ADD_WRITE[8], dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan8~1 , plot_graph1|LessThan8~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add8~29 , plot_graph1|Add8~29, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE~2 , plot_graph1|SDRAM_ADD_WRITE~2, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[9] , plot_graph1|SDRAM_ADD_WRITE[9], dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE~1 , plot_graph1|SDRAM_ADD_WRITE~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[7] , plot_graph1|SDRAM_ADD_WRITE[7], dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[7]~0 , plot_graph1|SDRAM_ADD_WRITE[7]~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[0] , plot_graph1|SDRAM_ADD_WRITE[0], dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[7]~_wirecell , plot_graph1|SDRAM_ADD_WRITE[7]~_wirecell, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_ADD_WRITE[9]~_wirecell , plot_graph1|SDRAM_ADD_WRITE[9]~_wirecell, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~21 , hack_ltm_sincronization_inst|Add0~21, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~25 , hack_ltm_sincronization_inst|Add0~25, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[1] , hack_ltm_sincronization_inst|count_x[1], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~29 , hack_ltm_sincronization_inst|Add0~29, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[2] , hack_ltm_sincronization_inst|count_x[2], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~33 , hack_ltm_sincronization_inst|Add0~33, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[3]~DUPLICATE , hack_ltm_sincronization_inst|count_x[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~37 , hack_ltm_sincronization_inst|Add0~37, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[4] , hack_ltm_sincronization_inst|count_x[4], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~1 , hack_ltm_sincronization_inst|Add0~1, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[5] , hack_ltm_sincronization_inst|count_x[5], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~5 , hack_ltm_sincronization_inst|Add0~5, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[6] , hack_ltm_sincronization_inst|count_x[6], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~9 , hack_ltm_sincronization_inst|Add0~9, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[7] , hack_ltm_sincronization_inst|count_x[7], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[5]~0 , hack_ltm_sincronization_inst|count_x[5]~0, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~13 , hack_ltm_sincronization_inst|Add0~13, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[8] , hack_ltm_sincronization_inst|count_x[8], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~17 , hack_ltm_sincronization_inst|Add0~17, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[9] , hack_ltm_sincronization_inst|count_x[9], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|Add0~41 , hack_ltm_sincronization_inst|Add0~41, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[10] , hack_ltm_sincronization_inst|count_x[10], dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[5]~1 , hack_ltm_sincronization_inst|count_x[5]~1, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[0] , hack_ltm_sincronization_inst|count_x[0], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~33 , plot_graph1|Add9~33, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[0]~feeder , plot_graph1|Dif_SCROLL[0]~feeder, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Bandera_Scroll_FX~0 , plot_graph1|Bandera_Scroll_FX~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Bandera_Scroll_FX , plot_graph1|Bandera_Scroll_FX, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[6]~0 , plot_graph1|Dif_SCROLL[6]~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[0] , plot_graph1|Dif_SCROLL[0], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~1 , plot_graph2|Add10~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~37 , plot_graph1|Add9~37, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[1] , plot_graph1|Dif_SCROLL[1], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~5 , plot_graph2|Add10~5, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~25 , plot_graph1|Add9~25, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[2] , plot_graph1|Dif_SCROLL[2], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~9 , plot_graph2|Add10~9, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~13 , plot_graph1|Add9~13, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[3] , plot_graph1|Dif_SCROLL[3], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~13 , plot_graph2|Add10~13, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~17 , plot_graph1|Add9~17, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[4] , plot_graph1|Dif_SCROLL[4], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~17 , plot_graph2|Add10~17, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~21 , plot_graph1|Add9~21, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[5] , plot_graph1|Dif_SCROLL[5], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~21 , plot_graph2|Add10~21, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~1 , plot_graph1|Add9~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[6] , plot_graph1|Dif_SCROLL[6], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~25 , plot_graph2|Add10~25, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~5 , plot_graph1|Add9~5, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[7] , plot_graph1|Dif_SCROLL[7], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~29 , plot_graph2|Add10~29, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~9 , plot_graph1|Add9~9, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[8] , plot_graph1|Dif_SCROLL[8], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~33 , plot_graph2|Add10~33, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add9~29 , plot_graph1|Add9~29, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Dif_SCROLL[9] , plot_graph1|Dif_SCROLL[9], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add10~37 , plot_graph2|Add10~37, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[8]~feeder , generate_wave|lut_addr_reg[8]~feeder, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[8] , generate_wave|lut_addr_reg[8], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a7 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a7, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux27~0 , waveform_modulation|Mux27~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel1_data[8] , waveform_modulation|channel1_data[8], dds_and_nios_lab, 1
instance = comp, \actual_selected_signal[8] , actual_selected_signal[8], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[10]~feeder , generate_wave|lut_addr_reg[10]~feeder, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[10] , generate_wave|lut_addr_reg[10], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a9 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a9, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux25~0 , waveform_modulation|Mux25~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel1_data[10] , waveform_modulation|channel1_data[10], dds_and_nios_lab, 1
instance = comp, \actual_selected_signal[10] , actual_selected_signal[10], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a10 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a10, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux24~0 , waveform_modulation|Mux24~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel1_data[11] , waveform_modulation|channel1_data[11], dds_and_nios_lab, 1
instance = comp, \actual_selected_signal[11] , actual_selected_signal[11], dds_and_nios_lab, 1
instance = comp, \plot_graph2|sdram1_inst|altsyncram_component|auto_generated|ram_block1a3 , plot_graph2|sdram1_inst|altsyncram_component|auto_generated|ram_block1a3, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[4]~6 , plot_graph2|SDRAM_OUT_ANT[4]~6, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[4] , plot_graph2|SDRAM_OUT_ANT[4], dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[3]~3 , plot_graph2|SDRAM_OUT_ANT[3]~3, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[3] , plot_graph2|SDRAM_OUT_ANT[3], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel0_data[4]~1 , waveform_modulation|channel0_data[4]~1, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel0_data[4]~0 , waveform_modulation|channel0_data[4]~0, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a4 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a4, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a3 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a3, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a2 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a2, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a1 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a1, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a11 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a11, dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a0 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~44 , waveform_modulation|Add0~44, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~42 , waveform_modulation|Add0~42, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~38 , waveform_modulation|Add0~38, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~34 , waveform_modulation|Add0~34, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~30 , waveform_modulation|Add0~30, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~1 , waveform_modulation|Add0~1, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux18~0 , waveform_modulation|Mux18~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel0_data[5] , waveform_modulation|channel0_data[5], dds_and_nios_lab, 1
instance = comp, \actual_selected_modulation[5] , actual_selected_modulation[5], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a5 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a5, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~25 , waveform_modulation|Add0~25, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux17~0 , waveform_modulation|Mux17~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel0_data[6] , waveform_modulation|channel0_data[6], dds_and_nios_lab, 1
instance = comp, \actual_selected_modulation[6] , actual_selected_modulation[6], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~21 , waveform_modulation|Add0~21, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux16~0 , waveform_modulation|Mux16~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel0_data[7] , waveform_modulation|channel0_data[7], dds_and_nios_lab, 1
instance = comp, \actual_selected_modulation[7] , actual_selected_modulation[7], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~9 , waveform_modulation|Add0~9, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux15~0 , waveform_modulation|Mux15~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel0_data[8] , waveform_modulation|channel0_data[8], dds_and_nios_lab, 1
instance = comp, \actual_selected_modulation[8] , actual_selected_modulation[8], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a8 , generate_wave|lut|Mux22_rtl_0|auto_generated|ram_block1a8, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~17 , waveform_modulation|Add0~17, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux14~0 , waveform_modulation|Mux14~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel0_data[9] , waveform_modulation|channel0_data[9], dds_and_nios_lab, 1
instance = comp, \actual_selected_modulation[9] , actual_selected_modulation[9], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~13 , waveform_modulation|Add0~13, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux13~0 , waveform_modulation|Mux13~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel0_data[10] , waveform_modulation|channel0_data[10], dds_and_nios_lab, 1
instance = comp, \actual_selected_modulation[10] , actual_selected_modulation[10], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Add0~5 , waveform_modulation|Add0~5, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux12~4 , waveform_modulation|Mux12~4, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux12~0 , waveform_modulation|Mux12~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel0_data[11] , waveform_modulation|channel0_data[11], dds_and_nios_lab, 1
instance = comp, \actual_selected_modulation[11] , actual_selected_modulation[11], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[5] , generate_wave|lut_addr_reg[5], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux30~0 , waveform_modulation|Mux30~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel1_data[5] , waveform_modulation|channel1_data[5], dds_and_nios_lab, 1
instance = comp, \actual_selected_signal[5] , actual_selected_signal[5], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[6] , generate_wave|lut_addr_reg[6], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux29~0 , waveform_modulation|Mux29~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel1_data[6] , waveform_modulation|channel1_data[6], dds_and_nios_lab, 1
instance = comp, \actual_selected_signal[6] , actual_selected_signal[6], dds_and_nios_lab, 1
instance = comp, \generate_wave|lut_addr_reg[9] , generate_wave|lut_addr_reg[9], dds_and_nios_lab, 1
instance = comp, \waveform_modulation|Mux26~0 , waveform_modulation|Mux26~0, dds_and_nios_lab, 1
instance = comp, \waveform_modulation|channel1_data[9] , waveform_modulation|channel1_data[9], dds_and_nios_lab, 1
instance = comp, \actual_selected_signal[9] , actual_selected_signal[9], dds_and_nios_lab, 1
instance = comp, \plot_graph1|sdram1_inst|altsyncram_component|auto_generated|ram_block1a1 , plot_graph1|sdram1_inst|altsyncram_component|auto_generated|ram_block1a1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[2]~4 , plot_graph2|SDRAM_OUT_ANT[2]~4, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[2]~DUPLICATE , plot_graph2|SDRAM_OUT_ANT[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add2~25 , plot_graph2|Add2~25, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add2~21 , plot_graph2|Add2~21, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add2~33 , plot_graph2|Add2~33, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[5]~5 , plot_graph2|SDRAM_OUT_ANT[5]~5, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[5] , plot_graph2|SDRAM_OUT_ANT[5], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add2~29 , plot_graph2|Add2~29, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan3~2 , plot_graph2|LessThan3~2, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[1]~0 , plot_graph2|SDRAM_OUT_ANT[1]~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[1] , plot_graph2|SDRAM_OUT_ANT[1], dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[2] , plot_graph2|SDRAM_OUT_ANT[2], dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan1~1 , plot_graph2|LessThan1~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan1~2 , plot_graph2|LessThan1~2, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[6]~2 , plot_graph2|SDRAM_OUT_ANT[6]~2, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[6] , plot_graph2|SDRAM_OUT_ANT[6], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add2~17 , plot_graph2|Add2~17, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan3~1 , plot_graph2|LessThan3~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[7]~1 , plot_graph2|SDRAM_OUT_ANT[7]~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|SDRAM_OUT_ANT[7] , plot_graph2|SDRAM_OUT_ANT[7], dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add2~13 , plot_graph2|Add2~13, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add2~9 , plot_graph2|Add2~9, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add2~5 , plot_graph2|Add2~5, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add2~1 , plot_graph2|Add2~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan1~0 , plot_graph2|LessThan1~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan3~0 , plot_graph2|LessThan3~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan1~3 , plot_graph2|LessThan1~3, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add1~9 , plot_graph2|Add1~9, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add1~21 , plot_graph2|Add1~21, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add1~17 , plot_graph2|Add1~17, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add1~13 , plot_graph2|Add1~13, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add1~33 , plot_graph2|Add1~33, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add1~29 , plot_graph2|Add1~29, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add1~25 , plot_graph2|Add1~25, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add1~5 , plot_graph2|Add1~5, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add1~1 , plot_graph2|Add1~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan1~4 , plot_graph2|LessThan1~4, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan1~5 , plot_graph2|LessThan1~5, dds_and_nios_lab, 1
instance = comp, \plot_graph2|PendienteFX~5 , plot_graph2|PendienteFX~5, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan6~0 , plot_graph2|LessThan6~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan6~1 , plot_graph2|LessThan6~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Graph_on~1 , plot_graph2|Graph_on~1, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[7]~DUPLICATE , hack_ltm_sincronization_inst|count_y[7]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan0~4 , plot_graph2|LessThan0~4, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[3]~DUPLICATE , hack_ltm_sincronization_inst|count_y[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan0~3 , plot_graph2|LessThan0~3, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan2~0 , plot_graph2|LessThan2~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan2~1 , plot_graph2|LessThan2~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan2~2 , plot_graph2|LessThan2~2, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan2~3 , plot_graph2|LessThan2~3, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan0~2 , plot_graph2|LessThan0~2, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan0~5 , plot_graph2|LessThan0~5, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan0~6 , plot_graph2|LessThan0~6, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan0~7 , plot_graph2|LessThan0~7, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan0~1 , plot_graph2|LessThan0~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan0~0 , plot_graph2|LessThan0~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Graph_on~4 , plot_graph2|Graph_on~4, dds_and_nios_lab, 1
instance = comp, \plot_graph2|PendienteFX~0 , plot_graph2|PendienteFX~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan3~4 , plot_graph2|LessThan3~4, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan3~5 , plot_graph2|LessThan3~5, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan3~6 , plot_graph2|LessThan3~6, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan3~3 , plot_graph2|LessThan3~3, dds_and_nios_lab, 1
instance = comp, \plot_graph2|PendienteFX~1 , plot_graph2|PendienteFX~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|PendienteFX~2 , plot_graph2|PendienteFX~2, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Graph_on~2 , plot_graph2|Graph_on~2, dds_and_nios_lab, 1
instance = comp, \plot_graph2|comb~0 , plot_graph2|comb~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|LessThan7~0 , plot_graph2|LessThan7~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|PendienteFX~3 , plot_graph2|PendienteFX~3, dds_and_nios_lab, 1
instance = comp, \plot_graph2|PendienteFX~4 , plot_graph2|PendienteFX~4, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Graph_on~3 , plot_graph2|Graph_on~3, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Graph_on~5 , plot_graph2|Graph_on~5, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~37 , plot_graph2|Add3~37, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~41 , plot_graph2|Add3~41, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~25 , plot_graph2|Add3~25, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~13 , plot_graph2|Add3~13, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~17 , plot_graph2|Add3~17, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~21 , plot_graph2|Add3~21, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Equal0~1 , plot_graph2|Equal0~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Equal0~2 , plot_graph2|Equal0~2, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~1 , plot_graph2|Add3~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~5 , plot_graph2|Add3~5, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~9 , plot_graph2|Add3~9, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~29 , plot_graph2|Add3~29, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Add3~33 , plot_graph2|Add3~33, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Equal0~3 , plot_graph2|Equal0~3, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan4~0 , plot_graph1|LessThan4~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|comb~0 , plot_graph1|comb~0, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Equal0~0 , plot_graph2|Equal0~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|vertical_line~0 , plot_graph1|vertical_line~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[5]~3 , plot_graph1|SDRAM_OUT_ANT[5]~3, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[5] , plot_graph1|SDRAM_OUT_ANT[5], dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[4]~4 , plot_graph1|SDRAM_OUT_ANT[4]~4, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[4] , plot_graph1|SDRAM_OUT_ANT[4], dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[3]~5 , plot_graph1|SDRAM_OUT_ANT[3]~5, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[3] , plot_graph1|SDRAM_OUT_ANT[3], dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[2]~6 , plot_graph1|SDRAM_OUT_ANT[2]~6, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[2] , plot_graph1|SDRAM_OUT_ANT[2], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add2~29 , plot_graph1|Add2~29, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add2~25 , plot_graph1|Add2~25, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add2~21 , plot_graph1|Add2~21, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add2~17 , plot_graph1|Add2~17, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~3 , plot_graph1|PendienteFX~3, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~4 , plot_graph1|PendienteFX~4, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[6]~2 , plot_graph1|SDRAM_OUT_ANT[6]~2, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[6] , plot_graph1|SDRAM_OUT_ANT[6], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add2~13 , plot_graph1|Add2~13, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan1~0 , plot_graph1|LessThan1~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[1]~0 , plot_graph1|SDRAM_OUT_ANT[1]~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[1] , plot_graph1|SDRAM_OUT_ANT[1], dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~2 , plot_graph1|PendienteFX~2, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~5 , plot_graph1|PendienteFX~5, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_y[6] , hack_ltm_sincronization_inst|count_y[6], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add1~29 , plot_graph1|Add1~29, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add1~25 , plot_graph1|Add1~25, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add1~13 , plot_graph1|Add1~13, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add1~21 , plot_graph1|Add1~21, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add1~17 , plot_graph1|Add1~17, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add1~9 , plot_graph1|Add1~9, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add1~5 , plot_graph1|Add1~5, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add1~1 , plot_graph1|Add1~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~6 , plot_graph1|PendienteFX~6, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[7]~1 , plot_graph1|SDRAM_OUT_ANT[7]~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|SDRAM_OUT_ANT[7] , plot_graph1|SDRAM_OUT_ANT[7], dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add2~9 , plot_graph1|Add2~9, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~11 , plot_graph1|PendienteFX~11, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add2~5 , plot_graph1|Add2~5, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Add2~1 , plot_graph1|Add2~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~12 , plot_graph1|PendienteFX~12, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~1 , plot_graph1|PendienteFX~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~0 , plot_graph1|PendienteFX~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~8 , plot_graph1|PendienteFX~8, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~9 , plot_graph1|PendienteFX~9, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~7 , plot_graph1|PendienteFX~7, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~10 , plot_graph1|PendienteFX~10, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~13 , plot_graph1|PendienteFX~13, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan1~3 , plot_graph1|LessThan1~3, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan1~1 , plot_graph1|LessThan1~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan1~2 , plot_graph1|LessThan1~2, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan1~4 , plot_graph1|LessThan1~4, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Graph_on~0 , plot_graph2|Graph_on~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Graph_on~0 , plot_graph1|Graph_on~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~16 , plot_graph1|PendienteFX~16, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~14 , plot_graph1|PendienteFX~14, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~15 , plot_graph1|PendienteFX~15, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~17 , plot_graph1|PendienteFX~17, dds_and_nios_lab, 1
instance = comp, \plot_graph2|comb~1 , plot_graph2|comb~1, dds_and_nios_lab, 1
instance = comp, \video_g_out[3]~0 , video_g_out[3]~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan1~7 , plot_graph1|LessThan1~7, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan1~5 , plot_graph1|LessThan1~5, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan1~6 , plot_graph1|LessThan1~6, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~24 , plot_graph1|PendienteFX~24, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~25 , plot_graph1|PendienteFX~25, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~26 , plot_graph1|PendienteFX~26, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~27 , plot_graph1|PendienteFX~27, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~28 , plot_graph1|PendienteFX~28, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Equal0~4 , plot_graph2|Equal0~4, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Equal0~5 , plot_graph2|Equal0~5, dds_and_nios_lab, 1
instance = comp, \plot_graph1|comb~1 , plot_graph1|comb~1, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~20 , plot_graph1|PendienteFX~20, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~21 , plot_graph1|PendienteFX~21, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~22 , plot_graph1|PendienteFX~22, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~18 , plot_graph1|PendienteFX~18, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~19 , plot_graph1|PendienteFX~19, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~23 , plot_graph1|PendienteFX~23, dds_and_nios_lab, 1
instance = comp, \video_g_out[3]~1 , video_g_out[3]~1, dds_and_nios_lab, 1
instance = comp, \plot_graph2|vertical_line~0 , plot_graph2|vertical_line~0, dds_and_nios_lab, 1
instance = comp, \always2~0 , always2~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[0]~feeder , U0|vga|alt_vip_itc_0|vid_data[0]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|sop_reg , U0|vga|alt_vip_itc_0|sop_reg, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|anc_valid_word_nxt , U0|vga|alt_vip_itc_0|anc_valid_word_nxt, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|anc_valid_word_pipeline[0] , U0|vga|alt_vip_itc_0|anc_valid_word_pipeline[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|anc_valid_word_pipeline[1] , U0|vga|alt_vip_itc_0|anc_valid_word_pipeline[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data_pre_ln~0 , U0|vga|alt_vip_itc_0|vid_data_pre_ln~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[0] , U0|vga|alt_vip_itc_0|vid_data[0], dds_and_nios_lab, 1
instance = comp, \video_b_out~0 , video_b_out~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~13 , Cursor_inst|Add0~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~17 , Cursor_inst|Add0~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~1 , Cursor_inst|Add0~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~9 , Cursor_inst|Add0~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[13] , Cursor_inst|pos_of_cursor[13], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~5 , Cursor_inst|Add0~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[14] , Cursor_inst|pos_of_cursor[14], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal474~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal474~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[10] , Cursor_inst|pos_of_cursor[10], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~9 , Cursor_inst|Add1~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~5 , Cursor_inst|Add1~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[1]~DUPLICATE , Cursor_inst|pos_of_cursor[1]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \hack_ltm_sincronization_inst|count_x[3] , hack_ltm_sincronization_inst|count_x[3], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~1 , Cursor_inst|Add1~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~37 , Cursor_inst|Add1~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~33 , Cursor_inst|Add1~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~25 , Cursor_inst|Add1~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~29 , Cursor_inst|Add1~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~21 , Cursor_inst|Add1~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[7] , Cursor_inst|pos_of_cursor[7], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~17 , Cursor_inst|Add1~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[8] , Cursor_inst|pos_of_cursor[8], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[6] , Cursor_inst|pos_of_cursor[6], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[5] , Cursor_inst|pos_of_cursor[5], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~21 , Cursor_inst|Add0~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~25 , Cursor_inst|Add0~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~33 , Cursor_inst|Add0~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[17] , Cursor_inst|pos_of_cursor[17], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~37 , Cursor_inst|Add0~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[18] , Cursor_inst|pos_of_cursor[18], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add0~29 , Cursor_inst|Add0~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[19] , Cursor_inst|pos_of_cursor[19], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[16] , Cursor_inst|pos_of_cursor[16], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[0] , Cursor_inst|pos_of_cursor[0], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[3] , Cursor_inst|pos_of_cursor[3], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[15] , Cursor_inst|pos_of_cursor[15], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add1~13 , Cursor_inst|Add1~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[9] , Cursor_inst|pos_of_cursor[9], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~4 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal44~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal44~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[4] , Cursor_inst|pos_of_cursor[4], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal72~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal72~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[11] , Cursor_inst|pos_of_cursor[11], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[2] , Cursor_inst|pos_of_cursor[2], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[12] , Cursor_inst|pos_of_cursor[12], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~4 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal449~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal449~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal65~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal65~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal543~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal543~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal63~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal63~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal74~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal74~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal251~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal251~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal487~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal487~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal449~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal449~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal183~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal183~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~42 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~42, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal122~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal122~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal458~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal458~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal506~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal506~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal970~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal970~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal917~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal917~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal605~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal605~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal938~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal938~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal605~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal605~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~23 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~23, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal94~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal94~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal122~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal122~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal125~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal125~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~24 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~24, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal50~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal50~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal489~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal489~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal673~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal673~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal917~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal917~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal688~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal688~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal604~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal604~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~25 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~26 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~26, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~7 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal463~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal463~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal56~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal56~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal46~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal46~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal684~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal684~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal616~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal616~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal616~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal616~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal570~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal570~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~4 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~5 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal434~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal434~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal102~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal102~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal153~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal153~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal558~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal558~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~38 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~38, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal46~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal46~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal494~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal494~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal918~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal918~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal918~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal918~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal34~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal34~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal601~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal601~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~1 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal82~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal82~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal522~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal522~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~2 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal547~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal547~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal601~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal601~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~6 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal604~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal604~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|pos_of_cursor[1] , Cursor_inst|pos_of_cursor[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~3 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~8 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal250~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal250~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal435~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal435~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~21 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal490~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal490~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal645~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal645~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal995~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal995~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal458~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal458~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~12 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~13 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~5 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~17 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal599~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal599~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~18 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~18, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal52~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal52~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~7 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~19 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~19, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal337~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal337~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~16 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~16, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~20 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~20, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal701~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal701~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~11 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal431~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal431~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal794~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal794~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~14 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal102~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal102~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal437~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal437~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal225~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal225~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~15 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~15, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~9 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal944~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal944~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal656~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal656~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~10 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~22 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~22, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal995~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal995~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal613~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal613~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~34 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~34, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal486~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal486~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal597~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal597~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal69~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal69~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal633~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal633~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~29 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal113~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal113~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~27 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~27, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal601~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal601~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal44~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal44~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal44~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal44~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~28 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~28, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal64~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal64~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal548~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal548~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~30 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~30, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~31 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~31, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal34~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal34~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal114~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal114~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal34~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal34~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal256~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal256~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal29~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal29~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal29~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal29~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal258~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal258~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal534~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal534~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal534~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal534~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal323~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal323~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal31~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal31~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal535~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal535~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal324~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal324~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal478~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal478~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal886~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal886~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal200~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal200~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal115~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal115~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal172~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal172~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal264~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal264~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal32~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal32~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal141~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal141~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal208~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal208~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~11 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal243~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal243~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal247~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal247~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal1~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal1~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal61~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal61~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal270~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal270~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal697~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal697~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~7 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal236~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal236~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal227~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal227~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~9 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal85~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal85~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal1~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal1~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal115~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal115~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal1~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal1~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~10 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal57~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal57~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal509~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal509~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal450~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal450~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal450~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal450~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~62 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~62, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal229~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal229~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal230~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal230~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal913~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal913~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal913~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal913~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal913~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal913~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~8 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~12 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal30~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal30~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal261~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal261~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal233~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal233~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~3 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal370~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal370~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal790~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal790~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal314~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal314~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal269~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal269~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal270~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal270~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~2 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal695~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal695~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal89~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal89~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal761~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal761~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~4 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal384~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal384~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal32~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal32~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal114~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal114~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal801~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal801~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~66 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~66, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal179~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal179~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal171~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal171~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal179~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal179~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal150~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal150~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal59~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal59~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal57~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal57~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~58 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~58, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal786~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal786~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal616~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal616~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~59 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~59, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal646~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal646~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~60 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~60, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~5 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal61~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal61~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal171~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal171~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal245~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal245~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal117~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal117~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~3 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal324~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal324~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal664~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal664~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal642~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal642~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal120~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal120~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal787~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal787~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal805~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal805~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~2 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~4 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal206~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal206~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal669~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal669~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal57~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal57~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~1 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~6 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~61 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~61, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal175~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal175~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal966~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal966~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal858~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal858~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~30 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~30, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~29 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~28 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~28, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~31 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~31, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~27 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~27, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~32 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~32, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal207~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal207~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal8~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal8~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal275~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal275~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal331~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal331~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~17 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~16 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~16, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal478~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal478~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal726~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal726~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~15 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~15, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal145~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal145~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal563~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal563~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal612~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal612~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~18 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~18, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal91~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal91~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~24 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~24, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~20 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~20, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal580~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal580~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~19 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~19, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal63~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal63~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal63~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal63~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~21 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~22 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~22, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal382~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal382~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal273~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal273~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~23 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~23, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal202~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal202~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~25 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal174~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal174~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal201~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal201~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal424~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal424~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal424~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal424~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal244~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal244~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~14 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~26 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~26, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~36 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~36, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~37 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~35 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~35, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~34 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~34, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~38 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~38, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~33 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~39 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~39, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~40 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~40, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal227~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal227~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal355~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal355~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal411~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal411~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal710~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal710~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal617~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal617~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal371~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal371~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal266~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal266~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal291~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal291~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~10 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal295~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal295~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal236~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal236~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal743~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal743~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal589~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal589~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal379~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal379~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~9 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~7 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal380~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal380~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~8 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~11 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~12 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~5 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal264~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal264~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~4 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal188~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal188~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~2 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~3 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~1 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~6 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal148~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal148~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal652~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal652~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~13 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal481~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal481~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~46 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~46, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal454~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal454~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal734~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal734~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal275~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal275~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~47 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~47, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal354~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal354~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~49 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~49, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~51 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~51, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~52 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~52, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~53 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~53, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal467~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal467~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~48 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~48, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~50 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~50, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~54 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~54, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal370~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal370~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal263~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal263~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~5 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal297~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal297~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~55 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~55, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal387~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal387~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal443~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal443~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal329~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal329~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal536~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal536~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~1 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~56 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~56, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~57 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~57, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal716~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal716~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal802~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal802~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~4 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal602~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~1 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal226~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal226~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal316~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal316~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal831~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal831~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal644~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal644~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal643~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal643~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~32 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~32, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~33 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal747~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal747~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal809~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal809~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal834~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal834~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~42 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~42, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal228~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal228~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~216 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~216, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal228~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal228~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal113~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal113~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~217 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~217, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~43 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~43, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal791~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal791~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~41 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~41, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~44 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~44, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~45 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~45, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~62 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~62, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal775~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal775~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal774~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal774~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~5 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~5 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~186 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~186, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal295~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal295~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~188 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~188, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~183 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~183, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal339~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal339~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~184 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~184, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~187 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~187, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~185 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~185, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~189 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~189, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal944~4 , Cursor_inst|FFXII_LB_Cursor_inst|Equal944~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal728~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal728~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal776~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal776~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~7 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal398~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal398~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal746~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal746~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~8 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal481~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal481~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal832~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal832~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~190 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~190, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~46 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~46, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~50 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~50, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal478~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal478~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal236~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal236~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~48 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~48, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~49 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~49, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~47 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~47, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal594~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal594~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~51 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~51, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal607~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal607~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~177 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~177, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal324~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal324~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal326~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal326~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~180 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~180, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~178 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~178, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal592~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal592~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~176 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~176, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~179 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~179, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~181 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~181, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~182 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~182, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal288~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal288~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal428~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal428~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal651~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal651~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal720~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal720~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal680~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal680~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~52 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~52, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~191 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~191, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal372~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal372~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal372~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal372~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal876~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal876~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal638~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal638~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~193 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~193, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal970~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal970~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~201 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~201, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal817~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal817~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal339~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal339~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~204 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~204, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~202 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~202, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal783~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal783~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~203 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~203, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~205 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~205, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal187~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal187~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal1~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal1~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~198 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~198, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal911~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal911~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal911~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal911~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal189~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal189~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~195 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~195, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal943~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal943~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal756~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal756~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal756~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal756~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~194 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~194, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~196 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~196, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~197 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~197, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~199 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~199, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~200 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~200, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal846~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal846~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~206 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~206, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~219 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~219, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~207 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~207, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal918~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal918~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~208 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~208, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal837~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal837~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~209 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~209, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~210 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~210, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal533~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal533~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal944~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal944~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal938~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal938~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~46 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~46, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal43~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal113~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal113~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal641~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal641~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal944~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal944~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal912~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal912~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal169~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal169~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~48 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~48, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal995~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal995~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal967~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal967~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~47 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~47, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal122~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal122~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~45 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~45, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~49 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~49, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal79~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal79~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal134~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal134~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal917~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal917~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal997~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal997~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~6 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~7 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal561~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal561~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal788~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal788~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~192 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~192, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~160 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~160, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~161 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~161, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal504~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal504~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal45~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal45~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal97~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal97~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal56~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal56~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal56~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal56~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal84~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal84~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~138 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~138, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal310~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal310~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~5 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~134 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~134, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal132~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal132~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal64~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal64~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~139 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~139, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal123~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal123~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal123~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal123~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~140 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~140, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal252~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal252~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal336~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal336~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal278~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal278~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~135 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~135, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal64~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal64~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~136 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~136, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal502~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal502~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal362~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal362~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal184~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal184~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal186~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal186~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal476~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal476~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~137 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~137, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~141 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~141, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal181~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal181~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal874~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal874~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal153~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal153~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~154 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~154, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal190~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal190~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal131~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal131~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~155 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~155, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal390~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal390~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~4 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~6 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~156 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~156, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal50~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal50~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~157 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~157, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal9~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal9~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~158 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~158, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal69~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal69~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal138~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal138~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal139~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal139~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal921~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal921~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~233 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~233, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~153 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~153, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal96~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal96~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal48~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal48~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal92~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal92~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~225 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~225, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal870~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal870~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~229 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~229, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~159 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~159, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~221 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~221, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~163 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~163, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~166 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~166, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal920~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal920~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal918~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal918~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~162 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~162, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~165 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~165, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~164 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~164, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~167 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~167, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~169 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~169, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal225~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal225~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~173 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~173, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal253~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal253~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal83~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal83~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal249~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal249~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~168 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~168, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~170 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~170, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal673~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal673~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~172 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~172, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal922~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal922~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal392~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal392~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~171 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~171, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~174 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~174, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal614~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal614~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal614~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal614~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal52~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal52~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal52~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal52~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~148 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~148, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~149 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~149, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal164~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal164~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~150 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~150, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~151 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~151, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal615~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal615~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal909~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal909~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal838~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal838~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~145 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~145, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal338~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal338~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal366~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal366~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal161~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal161~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal872~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal872~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~142 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~142, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal83~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal83~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal45~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal45~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal843~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal843~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal843~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal843~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal77~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal77~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~143 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~143, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal163~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal163~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~144 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~144, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal702~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal702~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~146 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~146, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~147 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~147, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~152 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~152, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~175 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~175, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal736~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal736~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal554~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal554~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~31 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~31, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~34 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~34, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal621~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal621~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~32 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~32, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~33 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~35 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~35, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~36 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~36, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~39 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~39, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~38 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~38, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~42 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~42, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~40 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~40, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal323~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal323~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~41 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~41, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~43 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~43, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~37 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal766~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal766~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal537~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal537~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~4 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~44 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~44, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~110 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~110, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~111 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~111, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~112 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~112, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal254~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal254~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal195~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal195~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~220 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~220, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~102 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~102, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~103 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~103, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~104 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~104, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal33~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal33~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~105 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~105, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal196~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal196~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal224~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal224~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal50~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal50~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal222~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal222~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal194~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal194~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal45~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal45~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~101 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~101, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal1008~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal1008~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal44~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal44~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal46~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal46~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~100 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~100, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal308~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal308~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~107 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~107, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal66~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal94~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal94~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~108 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~108, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal364~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal364~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal78~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal78~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal68~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~106 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~106, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~245 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~245, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~109 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~109, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~114 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~114, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal113~3 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal113~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~115 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~115, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal75~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal75~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~113 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~113, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal161~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal161~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~116 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~116, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal791~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal791~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~118 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~118, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~117 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~117, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal944~3 , Cursor_inst|FFXII_LB_Cursor_inst|Equal944~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal921~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal921~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~119 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~119, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~120 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~120, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~4 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal0~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal248~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal248~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal250~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal250~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal284~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal284~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~99 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~99, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~249 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~249, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~128 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~128, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~237 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~237, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal49~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal49~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal129~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal129~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~131 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~131, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~130 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~130, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~129 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~129, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal8~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal8~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~127 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~127, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~132 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~132, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~125 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~125, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~121 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~121, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~123 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~123, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~122 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~122, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~124 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~124, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal615~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal615~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~241 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~241, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~126 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~126, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~133 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~133, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~211 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~211, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~53 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~53, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal423~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal423~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal667~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal667~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~11 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal239~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal239~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~10 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal925~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal925~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~12 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~13 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~8 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal451~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal451~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~3 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal970~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal970~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal242~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal242~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~5 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal368~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal368~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~4 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal641~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal641~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~6 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal199~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal199~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~7 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~57 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~57, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~9 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal731~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal731~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~2 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~1 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal830~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal830~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~13 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~218 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~218, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~79 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~79, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal208~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal208~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~78 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~78, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~80 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~80, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~82 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~82, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~81 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~81, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~83 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~83, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal341~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal341~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal286~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal286~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal943~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal943~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal915~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal915~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~14 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal4~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal4~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~2 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal30~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal30~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal642~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal642~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~77 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~77, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~84 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~84, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~32 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~32, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~35 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~35, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~34 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~34, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~36 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~36, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~33 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~54 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~54, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~37 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~42 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~42, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~41 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~41, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~39 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~39, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~43 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~43, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~40 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~40, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~44 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~44, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal480~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal480~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~2 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal508~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal508~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal793~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal793~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal763~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal763~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~14 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~3 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~38 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~38, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal859~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal859~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~3 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal512~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal512~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~30 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~30, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~31 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~31, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~45 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~45, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~90 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~90, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~88 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~88, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~89 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~89, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~86 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~86, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~87 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~87, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~91 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~91, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~26 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~26, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal738~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal738~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~24 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~24, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~28 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~28, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~25 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal352~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal352~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal351~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal351~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~27 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~27, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~29 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~85 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~85, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~20 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~20, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~19 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~19, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~18 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~18, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~22 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~22, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal637~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal637~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~17 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~21 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~23 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~23, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal553~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal553~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal622~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal622~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal769~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal769~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~15 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~15, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal708~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal708~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~16 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~16, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal721~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal721~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal773~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal773~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal748~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal748~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~92 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~92, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~93 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~93, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~94 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~94, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~20 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~20, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~21 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~19 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~19, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~18 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~18, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~22 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~22, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~23 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~23, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal538~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal538~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal718~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal718~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~14 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal713~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal713~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal596~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal596~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal653~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal653~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~15 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~15, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~16 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~16, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~17 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal714~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal714~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~24 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~24, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~25 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~27 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~27, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~26 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~26, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~28 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~28, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~58 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~58, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~29 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal577~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal577~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~71 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~71, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal818~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal818~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal257~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal257~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal214~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal214~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~73 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~73, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal241~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal241~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~74 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~74, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~70 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~70, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~72 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~72, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~75 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~75, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~1 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal604~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal604~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal850~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal850~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal850~1 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal850~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~63 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~63, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~68 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~68, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~66 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~66, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~64 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~64, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~67 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~67, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~65 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~65, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~69 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~69, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~76 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~76, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal759~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal759~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal854~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal854~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~95 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~95, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~96 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~96, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal63~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal63~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal180~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal180~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~5 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~6 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal671~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal671~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal855~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal855~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~4 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~30 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~30, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal61~2 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal61~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~97 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~97, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~98 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~98, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~6 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~13 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~8 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~12 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~9 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr0~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~12 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr5~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr5~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr5 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[5] , Cursor_inst|RGB_C2_sync[5], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[5]~feeder , Cursor_inst|oRGB[5]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~18 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~18, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal469~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal469~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal174~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal174~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal796~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal796~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal796~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal796~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal787~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal787~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~12 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal18~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal18~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal2~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal2~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal2~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal2~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal243~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal243~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal383~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal383~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal813~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal813~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal673~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal673~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal8~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal8~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal92~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal92~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal764~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal764~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~5 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal610~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal610~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~7 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~10 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal31~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal31~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal31~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal31~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal479~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal479~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal196~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal196~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal196~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal196~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal224~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal224~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal0~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal0~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal34~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal34~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal25~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal25~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal109~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal109~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~229 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~229, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~230 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~230, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal561~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal561~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal1~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal1~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal1~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal1~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal288~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal288~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal304~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal304~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal15~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal15~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal227~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal227~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal247~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal247~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal30~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal30~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal86~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal86~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal7~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal7~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal7~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal7~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal253~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal253~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal274~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal274~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal275~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal275~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~236 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~236, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~16 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~16, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal108~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal108~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal115~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal115~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal53~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal53~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal121~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal121~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~237 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~237, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~238 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~238, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal146~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal146~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal11~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal11~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal241~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal241~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal263~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal263~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal229~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal229~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal229~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal229~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal229~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal229~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~231 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~231, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal90~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal90~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal162~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal162~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~14 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr9~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr9~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~16 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~16, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal5~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal5~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal5~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal5~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal731~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal731~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal733~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal733~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal20~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal20~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal181~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal181~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal216~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal216~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal25~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal25~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~83 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~83, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal21~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal21~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal103~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal103~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal115~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal115~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal563~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal563~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal263~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal263~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal299~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal299~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal59~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal59~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal62~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal62~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal4~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal4~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal536~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal536~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~95 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~95, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal63~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal63~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal1~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal1~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal617~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal617~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~7 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~8 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal45~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal45~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal45~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal45~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal829~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal829~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal797~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal797~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~2 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal87~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal87~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal477~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal477~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal533~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal533~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal757~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal757~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal327~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal327~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal18~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal18~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal9~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal9~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal9~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal9~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal765~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal765~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~1 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~3 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal732~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal732~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal147~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal147~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal147~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal147~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~277 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~277, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~4 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr6~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal351~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal351~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal785~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal785~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal12~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal12~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal14~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal14~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~269 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~269, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal869~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal869~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~249 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~249, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal281~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal281~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal179~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal179~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal795~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal795~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~250 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~250, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~251 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~251, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal495~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal495~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~1 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~2 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~243 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~243, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal729~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal729~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal301~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal301~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~242 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~242, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~273 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~273, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~246 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~246, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal862~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal862~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~245 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~245, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~244 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~244, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~247 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~247, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~248 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~248, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~252 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~252, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal8~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal8~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal136~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal136~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal4~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal4~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal88~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal88~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~253 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~253, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~254 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~254, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal186~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal186~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~239 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~239, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~240 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~240, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal3~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal3~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal339~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal339~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal339~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal339~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~16 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~16, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal199~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal199~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal337~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal337~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~4 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~5 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal17~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal17~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal185~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal185~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~241 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~241, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~255 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~255, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~190 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~190, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal31~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal31~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal37~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal37~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal0~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal0~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal13~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal13~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~178 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~178, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal105~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal105~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal29~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal29~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal494~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal494~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal560~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal560~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal95~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal95~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal17~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal17~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~179 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~179, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal250~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal250~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal150~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal150~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~181 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~181, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal10~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal10~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal6~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal6~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal6~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal6~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~180 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~180, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~4 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal639~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~259 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~259, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal46~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal46~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~265 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~265, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~268 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~268, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~260 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~260, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal346~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal346~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal362~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal362~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~266 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~266, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~182 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~182, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal117~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal117~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal33~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal33~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~177 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~177, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal365~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal365~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal28~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal28~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal53~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal53~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~194 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~194, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal11~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal11~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal11~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal11~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal386~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal386~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal94~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal94~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal106~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal106~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~193 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~193, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal309~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal309~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal335~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal335~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~285 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~285, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal179~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal179~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~191 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~191, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~192 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~192, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~195 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~195, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~175 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~175, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal3~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal3~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal25~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal25~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~174 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~174, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal9~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal9~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~171 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~171, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal791~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal791~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~170 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~170, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~264 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~264, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~172 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~172, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~173 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~173, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal73~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal73~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~176 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~176, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal181~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal181~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal181~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal181~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~188 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~188, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal151~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal151~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal53~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal53~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~184 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~184, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~263 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~263, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~187 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~187, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal115~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal115~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~186 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~186, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~185 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~185, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal104~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal104~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~183 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~183, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~189 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~189, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~196 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~196, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal892~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal892~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~216 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~216, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~214 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~214, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~212 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~212, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~211 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~211, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~213 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~213, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~215 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~215, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~217 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~217, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal451~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal451~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal475~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal475~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal227~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal227~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal16~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal16~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal100~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal100~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~197 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~197, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~206 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~206, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~208 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~208, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal193~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal193~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal865~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal865~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~205 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~205, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~209 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~209, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal2~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal2~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~207 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~207, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~210 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~210, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~202 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~202, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~200 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~200, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal194~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal194~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~198 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~198, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal61~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal61~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal61~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal61~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~199 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~199, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~201 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~201, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~203 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~203, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~204 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~204, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~218 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~218, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal561~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal561~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal139~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal139~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal307~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal307~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~128 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~128, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~129 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~129, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~142 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~142, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal181~3 , Cursor_inst|FFXII_LB_Cursor_inst|Equal181~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~140 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~140, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~141 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~141, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal152~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal152~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~139 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~139, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~137 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~137, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal175~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal175~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~138 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~138, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~143 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~143, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~156 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~156, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~154 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~154, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~152 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~152, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|Equal903~0 , Cursor_inst|FFXII_LB_Cursor2_inst|Equal903~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~155 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~155, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal118~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal118~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~153 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~153, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal474~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal474~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal334~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal334~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal458~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal458~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~151 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~151, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~157 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~157, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~132 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~132, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal93~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal93~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~135 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~135, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~133 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~133, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~131 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~131, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~134 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~134, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~136 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~136, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal95~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal95~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~147 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~147, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~145 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~145, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal195~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal195~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~144 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~144, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~146 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~146, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~149 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~149, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~148 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~148, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~150 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~150, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal454~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal454~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal454~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal454~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal460~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal460~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~130 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~130, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~158 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~158, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal21~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal21~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal13~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal13~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~165 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~165, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~166 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~166, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~261 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~261, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~167 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~167, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~262 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~262, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~168 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~168, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal0~3 , Cursor_inst|FFXII_LB_Cursor_inst|Equal0~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal0~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal0~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~159 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~159, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal779~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal779~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~160 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~160, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~289 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~289, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal151~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal151~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~161 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~161, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~162 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~162, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal12~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal12~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~163 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~163, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~164 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~164, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~169 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~169, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~1 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~77 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~77, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal805~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal805~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal189~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal189~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~78 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~78, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal638~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal638~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~79 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~79, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~80 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~80, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal851~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal851~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~81 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~81, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal911~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal911~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal911~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal911~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~3 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~4 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal116~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal116~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal340~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal340~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal850~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal850~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal349~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal349~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal87~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal87~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~3 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal643~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal643~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~2 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~1 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~4 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~1 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal360~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal360~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~2 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~82 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~82, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal701~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal701~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal453~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal453~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal453~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal453~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal33~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal33~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~75 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~75, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal286~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal286~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal819~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal819~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~3 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal238~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal238~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal92~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal92~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal268~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal268~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~4 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr5~1 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr5~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal276~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal276~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal246~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal246~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~1 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal315~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal315~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal917~3 , Cursor_inst|FFXII_LB_Cursor_inst|Equal917~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~2 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal360~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal360~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr5~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr5~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~76 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~76, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~5 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~6 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~7 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal171~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal171~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~8 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal671~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal671~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal754~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal754~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal148~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal148~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal669~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal669~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~90 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~90, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal801~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal801~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal802~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal802~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~91 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~91, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~89 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~89, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal703~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal703~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal830~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal830~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~92 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~92, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~88 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~88, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~93 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~93, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~9 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal673~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal673~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal59~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal59~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal215~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal215~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~10 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~11 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~9 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~10 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~8 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal323~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal323~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~7 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal837~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal837~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~6 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~11 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal808~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal808~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~84 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~84, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal876~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal876~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal864~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal864~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~86 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~86, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal783~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal783~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~85 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~85, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal1~3 , Cursor_inst|FFXII_LB_Cursor_inst|Equal1~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~12 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~87 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~87, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~94 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~94, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal778~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal778~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal293~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal293~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal264~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal264~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~48 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~48, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~47 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~47, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~51 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~51, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal71~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal71~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~46 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~46, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal489~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal489~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~49 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~49, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~50 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~50, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~52 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~52, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal73~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal73~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal175~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal175~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~60 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~60, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~69 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~69, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~70 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~70, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~68 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~68, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~71 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~71, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal490~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal490~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~72 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~72, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~67 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~67, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~73 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~73, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~56 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~56, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~58 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~58, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~57 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~57, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~55 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~55, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~54 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~54, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~53 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~53, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~59 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~59, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~64 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~64, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~62 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~62, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~65 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~65, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~63 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~63, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~61 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~61, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~66 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~66, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~74 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~74, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~97 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~97, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~96 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~96, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~98 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~98, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~113 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~113, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~115 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~115, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~116 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~116, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~114 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~114, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~117 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~117, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~112 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~112, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~118 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~118, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~100 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~100, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~101 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~101, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~102 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~102, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~104 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~104, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~99 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~99, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~103 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~103, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~105 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~105, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~109 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~109, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~110 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~110, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~106 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~106, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~107 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~107, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~108 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~108, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal763~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal763~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~111 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~111, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~123 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~123, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~121 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~121, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~120 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~120, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~122 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~122, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~119 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~119, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~124 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~124, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~125 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~125, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~126 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~126, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~127 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~127, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal570~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal570~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~16 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~16, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal723~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal723~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~17 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal469~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal469~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~302 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~302, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~19 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~19, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal414~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal414~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~20 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~20, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~21 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~42 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~42, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~40 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~40, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~39 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~39, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~293 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~293, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~41 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~41, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal378~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal378~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~43 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~43, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~44 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~44, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal743~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal743~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal435~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal435~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal433~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal433~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~298 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~298, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~33 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~32 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~32, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~34 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~34, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal466~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal466~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal466~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal466~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal466~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal466~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~37 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal301~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal301~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~35 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~35, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~36 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~36, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~297 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~297, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~38 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~38, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal301~2 , Cursor_inst|FFXII_LB_Cursor_inst|Equal301~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~310 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~310, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal357~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal357~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~6 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~267 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~267, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal552~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal552~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~12 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~13 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~11 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~14 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~3 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal494~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal494~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~306 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~306, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal607~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal607~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~8 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~9 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~4 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal726~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal726~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~5 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~15 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~15, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~24 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~24, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~25 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~29 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal149~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal149~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~28 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~28, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~30 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~30, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal402~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal402~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~26 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~26, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~27 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~27, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~22 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~22, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~23 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~23, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~31 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~31, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~45 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~45, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal913~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal913~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal942~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal942~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~11 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~23 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~23, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~8 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~9 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal787~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal787~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal891~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal891~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal810~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal810~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~10 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~12 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~10 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~13 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~2 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal789~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal789~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~15 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~15, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~281 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~281, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~232 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~232, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~3 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~233 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~233, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~234 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~234, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal397~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal397~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~22 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~22, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~24 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~24, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~25 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~26 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~26, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal722~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal722~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~27 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~27, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~23 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~23, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal259~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal259~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal766~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal766~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal237~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal237~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~28 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~28, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~30 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~30, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~29 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~31 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~31, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~38 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~38, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~32 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~32, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal847~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal847~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~9 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~15 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~15, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~14 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~16 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~16, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~17 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~18 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~18, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~2 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~5 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~4 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~6 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal529~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal529~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~3 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~7 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~19 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~19, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~13 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal612~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal612~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~20 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~20, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~11 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~12 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~12, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~21 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~235 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~235, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal761~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal761~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~226 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~226, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal846~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal846~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal996~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal996~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~8 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~227 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~227, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~19 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~19, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal241~1 , Cursor_inst|FFXII_LB_Cursor_inst|Equal241~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~7 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~223 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~223, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~224 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~224, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal564~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal564~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|Equal244~0 , Cursor_inst|FFXII_LB_Cursor_inst|Equal244~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~225 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~225, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~219 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~219, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~220 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~220, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~221 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~221, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~5 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~6 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~222 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~222, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~228 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~228, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~256 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~256, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~14 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~13 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~15 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~15, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~1 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~257 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~257, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr6 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[5] , Cursor_inst|RGB_C1_sync[5], dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_SPACE|sync_srl16_inferred[0] , sync_HOLDING_SPACE|sync_srl16_inferred[0], dds_and_nios_lab, 1
instance = comp, \sync_HOLDING_SPACE|sync_srl16_inferred[1] , sync_HOLDING_SPACE|sync_srl16_inferred[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[5]~DUPLICATE , Cursor_inst|oRGB[5]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~213 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~213, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~50 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~50, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~51 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~51, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~52 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10~52, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~212 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~212, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[0] , Cursor_inst|RGB_C2_sync[0], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[0]~feeder , Cursor_inst|oRGB[0]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~6 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~33 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~33, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~35 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~35, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~36 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~36, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~34 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~34, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~37 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11~37, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr11 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[0] , Cursor_inst|RGB_C1_sync[0], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[0]~DUPLICATE , Cursor_inst|oRGB[0]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~7 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~8 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~9 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~9 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~10 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~11 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~10 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[4] , Cursor_inst|RGB_C2_sync[4], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[4]~feeder , Cursor_inst|oRGB[4]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~258 , Cursor_inst|FFXII_LB_Cursor_inst|WideNor0~258, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[4] , Cursor_inst|RGB_C1_sync[4], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[4] , Cursor_inst|oRGB[4], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~53 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8~53, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[2] , Cursor_inst|RGB_C2_sync[2], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[2]~feeder , Cursor_inst|oRGB[2]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr9~1 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr9~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~13 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~14 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~14, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~15 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~15, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr9 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[2] , Cursor_inst|RGB_C1_sync[2], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[2] , Cursor_inst|oRGB[2], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr7~0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr7~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[3] , Cursor_inst|RGB_C2_sync[3], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[3]~feeder , Cursor_inst|oRGB[3]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~18 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~18, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~19 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~19, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~20 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~20, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~21 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~17 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~22 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0~22, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr8 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[3] , Cursor_inst|RGB_C1_sync[3], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[3] , Cursor_inst|oRGB[3], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[1] , Cursor_inst|RGB_C2_sync[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[1]~feeder , Cursor_inst|oRGB[1]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~9 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~10 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~11 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr10 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[1] , Cursor_inst|RGB_C1_sync[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[1] , Cursor_inst|oRGB[1], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Equal0~0 , Cursor_inst|Equal0~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[6]~DUPLICATE , Cursor_inst|cur_X[6]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[3]~DUPLICATE , Cursor_inst|cur_X[3]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|cur_X[2]~DUPLICATE , Cursor_inst|cur_X[2]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add2~34 , Cursor_inst|Add2~34, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add2~13 , Cursor_inst|Add2~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add2~9 , Cursor_inst|Add2~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add2~21 , Cursor_inst|Add2~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add2~17 , Cursor_inst|Add2~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add2~5 , Cursor_inst|Add2~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add2~29 , Cursor_inst|Add2~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add2~25 , Cursor_inst|Add2~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add2~1 , Cursor_inst|Add2~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan0~6 , Cursor_inst|LessThan0~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan0~0 , Cursor_inst|LessThan0~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan0~1 , Cursor_inst|LessThan0~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan0~4 , Cursor_inst|LessThan0~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan0~3 , Cursor_inst|LessThan0~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan0~2 , Cursor_inst|LessThan0~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan0~5 , Cursor_inst|LessThan0~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan0~7 , Cursor_inst|LessThan0~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan0~8 , Cursor_inst|LessThan0~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan1~4 , Cursor_inst|LessThan1~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan1~5 , Cursor_inst|LessThan1~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan1~3 , Cursor_inst|LessThan1~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan1~0 , Cursor_inst|LessThan1~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan1~1 , Cursor_inst|LessThan1~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan1~2 , Cursor_inst|LessThan1~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan1~6 , Cursor_inst|LessThan1~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan2~6 , Cursor_inst|LessThan2~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan2~7 , Cursor_inst|LessThan2~7, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan2~1 , Cursor_inst|LessThan2~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan2~4 , Cursor_inst|LessThan2~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan2~3 , Cursor_inst|LessThan2~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan2~2 , Cursor_inst|LessThan2~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan2~5 , Cursor_inst|LessThan2~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan2~0 , Cursor_inst|LessThan2~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan2~8 , Cursor_inst|LessThan2~8, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add3~9 , Cursor_inst|Add3~9, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add3~5 , Cursor_inst|Add3~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add3~21 , Cursor_inst|Add3~21, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add3~17 , Cursor_inst|Add3~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add3~13 , Cursor_inst|Add3~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan3~3 , Cursor_inst|LessThan3~3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add3~29 , Cursor_inst|Add3~29, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add3~25 , Cursor_inst|Add3~25, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Add3~1 , Cursor_inst|Add3~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan3~5 , Cursor_inst|LessThan3~5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan3~4 , Cursor_inst|LessThan3~4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan3~1 , Cursor_inst|LessThan3~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan3~0 , Cursor_inst|LessThan3~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan3~2 , Cursor_inst|LessThan3~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|LessThan3~6 , Cursor_inst|LessThan3~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|arrow~0 , Cursor_inst|arrow~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|arrow , Cursor_inst|arrow, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[11] , Cursor_inst|RGB_C2_sync[11], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[11]~feeder , Cursor_inst|oRGB[11]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[11] , Cursor_inst|RGB_C1_sync[11], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[11] , Cursor_inst|oRGB[11], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~10 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~10, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~11 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1~11, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[9] , Cursor_inst|RGB_C2_sync[9], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[9]~feeder , Cursor_inst|oRGB[9]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~17 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~18 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2~18, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr2 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[9] , Cursor_inst|RGB_C1_sync[9], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[9]~DUPLICATE , Cursor_inst|oRGB[9]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~13 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2~13, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[8] , Cursor_inst|RGB_C2_sync[8], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[8]~feeder , Cursor_inst|oRGB[8]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr3~0 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr3~0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr3 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[8] , Cursor_inst|RGB_C1_sync[8], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[8] , Cursor_inst|oRGB[8], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr0~1 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr0~1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr0 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr0, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[10] , Cursor_inst|RGB_C2_sync[10], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[10]~feeder , Cursor_inst|oRGB[10]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~17 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~17, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~18 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1~18, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr1 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr1, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[10] , Cursor_inst|RGB_C1_sync[10], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[10] , Cursor_inst|oRGB[10], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~215 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~215, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~214 , Cursor_inst|FFXII_LB_Cursor2_inst|WideNor0~214, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr4 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[6] , Cursor_inst|RGB_C2_sync[6], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[6]~feeder , Cursor_inst|oRGB[6]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr5~2 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr5~2, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr5 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr5, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[6] , Cursor_inst|RGB_C1_sync[6], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[6] , Cursor_inst|oRGB[6], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor2_inst|WideOr3 , Cursor_inst|FFXII_LB_Cursor2_inst|WideOr3, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C2_sync[7] , Cursor_inst|RGB_C2_sync[7], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[7]~feeder , Cursor_inst|oRGB[7]~feeder, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|FFXII_LB_Cursor_inst|WideOr4 , Cursor_inst|FFXII_LB_Cursor_inst|WideOr4, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|RGB_C1_sync[7] , Cursor_inst|RGB_C1_sync[7], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[7] , Cursor_inst|oRGB[7], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|Equal0~1 , Cursor_inst|Equal0~1, dds_and_nios_lab, 1
instance = comp, \video_g_out[3]~2 , video_g_out[3]~2, dds_and_nios_lab, 1
instance = comp, \video_b_out[0] , video_b_out[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[1] , U0|vga|alt_vip_itc_0|vid_data[1], dds_and_nios_lab, 1
instance = comp, \video_b_out~1 , video_b_out~1, dds_and_nios_lab, 1
instance = comp, \video_b_out[1] , video_b_out[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[2] , U0|vga|alt_vip_itc_0|vid_data[2], dds_and_nios_lab, 1
instance = comp, \video_b_out~2 , video_b_out~2, dds_and_nios_lab, 1
instance = comp, \video_b_out[2] , video_b_out[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[3] , U0|vga|alt_vip_itc_0|vid_data[3], dds_and_nios_lab, 1
instance = comp, \video_b_out~3 , video_b_out~3, dds_and_nios_lab, 1
instance = comp, \video_b_out[3] , video_b_out[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[4] , U0|vga|alt_vip_itc_0|vid_data[4], dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~29 , plot_graph1|PendienteFX~29, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Graph_on~2 , plot_graph1|Graph_on~2, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Equal0~6 , plot_graph2|Equal0~6, dds_and_nios_lab, 1
instance = comp, \video_b_out[7]~4 , video_b_out[7]~4, dds_and_nios_lab, 1
instance = comp, \video_b_out[7]~5 , video_b_out[7]~5, dds_and_nios_lab, 1
instance = comp, \plot_graph1|comb~2 , plot_graph1|comb~2, dds_and_nios_lab, 1
instance = comp, \video_b_out[7]~6 , video_b_out[7]~6, dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[0] , Cursor_inst|oRGB[0], dds_and_nios_lab, 1
instance = comp, \plot_graph2|PendienteFX~7 , plot_graph2|PendienteFX~7, dds_and_nios_lab, 1
instance = comp, \plot_graph2|PendienteFX~8 , plot_graph2|PendienteFX~8, dds_and_nios_lab, 1
instance = comp, \plot_graph2|PendienteFX~6 , plot_graph2|PendienteFX~6, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Graph_on~7 , plot_graph2|Graph_on~7, dds_and_nios_lab, 1
instance = comp, \plot_graph2|Graph_on~6 , plot_graph2|Graph_on~6, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~35 , plot_graph1|PendienteFX~35, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~34 , plot_graph1|PendienteFX~34, dds_and_nios_lab, 1
instance = comp, \plot_graph1|LessThan3~0 , plot_graph1|LessThan3~0, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~31 , plot_graph1|PendienteFX~31, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~30 , plot_graph1|PendienteFX~30, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~32 , plot_graph1|PendienteFX~32, dds_and_nios_lab, 1
instance = comp, \plot_graph1|PendienteFX~33 , plot_graph1|PendienteFX~33, dds_and_nios_lab, 1
instance = comp, \plot_graph1|Graph_on~1 , plot_graph1|Graph_on~1, dds_and_nios_lab, 1
instance = comp, \always2~1 , always2~1, dds_and_nios_lab, 1
instance = comp, \video_b_out~7 , video_b_out~7, dds_and_nios_lab, 1
instance = comp, \video_b_out[4] , video_b_out[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[5] , U0|vga|alt_vip_itc_0|vid_data[5], dds_and_nios_lab, 1
instance = comp, \video_b_out~8 , video_b_out~8, dds_and_nios_lab, 1
instance = comp, \video_b_out[5] , video_b_out[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[6] , U0|vga|alt_vip_itc_0|vid_data[6], dds_and_nios_lab, 1
instance = comp, \video_b_out~9 , video_b_out~9, dds_and_nios_lab, 1
instance = comp, \video_b_out[6] , video_b_out[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[7] , U0|vga|alt_vip_itc_0|vid_data[7], dds_and_nios_lab, 1
instance = comp, \video_b_out~10 , video_b_out~10, dds_and_nios_lab, 1
instance = comp, \video_b_out[7] , video_b_out[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[8]~feeder , U0|vga|alt_vip_itc_0|vid_data[8]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[8] , U0|vga|alt_vip_itc_0|vid_data[8], dds_and_nios_lab, 1
instance = comp, \video_g_out~3 , video_g_out~3, dds_and_nios_lab, 1
instance = comp, \video_g_out[0] , video_g_out[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[9] , U0|vga|alt_vip_itc_0|vid_data[9], dds_and_nios_lab, 1
instance = comp, \video_g_out~4 , video_g_out~4, dds_and_nios_lab, 1
instance = comp, \video_g_out[1] , video_g_out[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[10] , U0|vga|alt_vip_itc_0|vid_data[10], dds_and_nios_lab, 1
instance = comp, \video_g_out~5 , video_g_out~5, dds_and_nios_lab, 1
instance = comp, \video_g_out[2] , video_g_out[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[11]~feeder , U0|vga|alt_vip_itc_0|vid_data[11]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[11] , U0|vga|alt_vip_itc_0|vid_data[11], dds_and_nios_lab, 1
instance = comp, \video_g_out~6 , video_g_out~6, dds_and_nios_lab, 1
instance = comp, \video_g_out[3] , video_g_out[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[12]~feeder , U0|vga|alt_vip_itc_0|vid_data[12]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[12] , U0|vga|alt_vip_itc_0|vid_data[12], dds_and_nios_lab, 1
instance = comp, \video_g_out~7 , video_g_out~7, dds_and_nios_lab, 1
instance = comp, \video_g_out[4] , video_g_out[4], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[5] , Cursor_inst|oRGB[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[13] , U0|vga|alt_vip_itc_0|vid_data[13], dds_and_nios_lab, 1
instance = comp, \video_g_out~8 , video_g_out~8, dds_and_nios_lab, 1
instance = comp, \video_g_out[5] , video_g_out[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[14]~feeder , U0|vga|alt_vip_itc_0|vid_data[14]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[14] , U0|vga|alt_vip_itc_0|vid_data[14], dds_and_nios_lab, 1
instance = comp, \video_g_out~9 , video_g_out~9, dds_and_nios_lab, 1
instance = comp, \video_g_out[6] , video_g_out[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[15] , U0|vga|alt_vip_itc_0|vid_data[15], dds_and_nios_lab, 1
instance = comp, \video_g_out~10 , video_g_out~10, dds_and_nios_lab, 1
instance = comp, \video_g_out[7] , video_g_out[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[16]~feeder , U0|vga|alt_vip_itc_0|vid_data[16]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[16] , U0|vga|alt_vip_itc_0|vid_data[16], dds_and_nios_lab, 1
instance = comp, \video_r_out~0 , video_r_out~0, dds_and_nios_lab, 1
instance = comp, \video_r_out[0] , video_r_out[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[17]~feeder , U0|vga|alt_vip_itc_0|vid_data[17]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[17] , U0|vga|alt_vip_itc_0|vid_data[17], dds_and_nios_lab, 1
instance = comp, \video_r_out~1 , video_r_out~1, dds_and_nios_lab, 1
instance = comp, \video_r_out[1] , video_r_out[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[18] , U0|vga|alt_vip_itc_0|vid_data[18], dds_and_nios_lab, 1
instance = comp, \video_r_out~2 , video_r_out~2, dds_and_nios_lab, 1
instance = comp, \video_r_out[2] , video_r_out[2], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[19]~feeder , U0|vga|alt_vip_itc_0|vid_data[19]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[19] , U0|vga|alt_vip_itc_0|vid_data[19], dds_and_nios_lab, 1
instance = comp, \video_r_out~3 , video_r_out~3, dds_and_nios_lab, 1
instance = comp, \video_r_out[3] , video_r_out[3], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[20] , U0|vga|alt_vip_itc_0|vid_data[20], dds_and_nios_lab, 1
instance = comp, \video_r_out~4 , video_r_out~4, dds_and_nios_lab, 1
instance = comp, \video_r_out[4] , video_r_out[4], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[21] , U0|vga|alt_vip_itc_0|vid_data[21], dds_and_nios_lab, 1
instance = comp, \Cursor_inst|oRGB[9] , Cursor_inst|oRGB[9], dds_and_nios_lab, 1
instance = comp, \video_r_out~5 , video_r_out~5, dds_and_nios_lab, 1
instance = comp, \video_r_out[5] , video_r_out[5], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[22] , U0|vga|alt_vip_itc_0|vid_data[22], dds_and_nios_lab, 1
instance = comp, \video_r_out~6 , video_r_out~6, dds_and_nios_lab, 1
instance = comp, \video_r_out[6] , video_r_out[6], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[23]~feeder , U0|vga|alt_vip_itc_0|vid_data[23]~feeder, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_data[23] , U0|vga|alt_vip_itc_0|vid_data[23], dds_and_nios_lab, 1
instance = comp, \video_r_out~7 , video_r_out~7, dds_and_nios_lab, 1
instance = comp, \video_r_out[7] , video_r_out[7], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_h_sync_nxt~0 , U0|vga|alt_vip_itc_0|vid_h_sync_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_h_sync_pipeline[0] , U0|vga|alt_vip_itc_0|vid_h_sync_pipeline[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_h_sync_pipeline[1] , U0|vga|alt_vip_itc_0|vid_h_sync_pipeline[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_h_sync_reg , U0|vga|alt_vip_itc_0|vid_h_sync_reg, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_v_sync_nxt~0 , U0|vga|alt_vip_itc_0|vid_v_sync_nxt~0, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_v_sync_nxt~1 , U0|vga|alt_vip_itc_0|vid_v_sync_nxt~1, dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_v_sync_pipeline[0] , U0|vga|alt_vip_itc_0|vid_v_sync_pipeline[0], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_v_sync_pipeline[1] , U0|vga|alt_vip_itc_0|vid_v_sync_pipeline[1], dds_and_nios_lab, 1
instance = comp, \U0|vga|alt_vip_itc_0|vid_v_sync_reg , U0|vga|alt_vip_itc_0|vid_v_sync_reg, dds_and_nios_lab, 1
instance = comp, \SW[1]~input , SW[1]~input, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Decoder0~0 , U0|sdram|Decoder0~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_addr[12] , U0|sdram|i_addr[12], dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[11] , U0|sdram|active_addr[11], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[18] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[18], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[18] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[18], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[18]~2 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[18]~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[0] , U0|sdram|active_addr[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[1]~1 , U0|sdram|m_addr[1]~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector85~0 , U0|sdram|Selector85~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[1]~3 , U0|sdram|m_addr[1]~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[0] , U0|sdram|m_addr[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[19] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[19], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[19] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[19], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[19]~3 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[19]~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[1] , U0|sdram|active_addr[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector84~0 , U0|sdram|Selector84~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[1] , U0|sdram|m_addr[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[20] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[20], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[20] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[20], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[20]~4 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[20]~4, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[2] , U0|sdram|active_addr[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector83~0 , U0|sdram|Selector83~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[2] , U0|sdram|m_addr[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[21] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[21], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[21] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[21], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[21]~5 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[21]~5, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[3] , U0|sdram|active_addr[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector82~0 , U0|sdram|Selector82~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[3] , U0|sdram|m_addr[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[15] , U0|sdram|active_addr[15], dds_and_nios_lab, 1
instance = comp, \U0|sdram|f_pop , U0|sdram|f_pop, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[5]~4 , U0|sdram|m_addr[5]~4, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[22] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[22], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[22] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[22], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[22]~6 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[22]~6, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[4] , U0|sdram|active_addr[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector81~0 , U0|sdram|Selector81~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[4] , U0|sdram|m_addr[4], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[23] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[23], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[23] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[23], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[23]~7 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[23]~7, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[5] , U0|sdram|active_addr[5], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector80~0 , U0|sdram|Selector80~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[5] , U0|sdram|m_addr[5], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[24] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[24], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[24] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[24], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[24]~8 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[24]~8, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[6] , U0|sdram|active_addr[6], dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[17]~DUPLICATE , U0|sdram|active_addr[17]~DUPLICATE, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector79~0 , U0|sdram|Selector79~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[6] , U0|sdram|m_addr[6], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[25] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[25], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[25] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[25], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[25]~9 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[25]~9, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[7] , U0|sdram|active_addr[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector78~0 , U0|sdram|Selector78~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[7] , U0|sdram|m_addr[7], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[26] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[26], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[26] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[26], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[26]~10 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[26]~10, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[8] , U0|sdram|active_addr[8], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector77~0 , U0|sdram|Selector77~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[8] , U0|sdram|m_addr[8], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[27] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[27], dds_and_nios_lab, 1
instance = comp, \U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , U0|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[27] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[27], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[27]~11 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[27]~11, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[9] , U0|sdram|active_addr[9], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector76~0 , U0|sdram|Selector76~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[9] , U0|sdram|m_addr[9], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector75~0 , U0|sdram|Selector75~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[10] , U0|sdram|m_addr[10], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector74~0 , U0|sdram|Selector74~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[11] , U0|sdram|m_addr[11], dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_addr[23] , U0|sdram|active_addr[23], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector73~0 , U0|sdram|Selector73~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_addr[12] , U0|sdram|m_addr[12], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector87~0 , U0|sdram|Selector87~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_bank[0] , U0|sdram|m_bank[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector86~0 , U0|sdram|Selector86~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_bank[1] , U0|sdram|m_bank[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_cmd[1] , U0|sdram|m_cmd[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Mux3~0 , U0|sdram|Mux3~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|i_cmd[3] , U0|sdram|i_cmd[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector0~2 , U0|sdram|Selector0~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Equal5~0 , U0|sdram|Equal5~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector0~0 , U0|sdram|Selector0~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector0~1 , U0|sdram|Selector0~1, dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector0~3 , U0|sdram|Selector0~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_cmd[3] , U0|sdram|m_cmd[3], dds_and_nios_lab, 1
instance = comp, \U0|sdram|comb~2 , U0|sdram|comb~2, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[16] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[16], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[16] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[16], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[16]~14 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[16]~14, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_dqm[0] , U0|sdram|active_dqm[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector105~0 , U0|sdram|Selector105~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_dqm[0] , U0|sdram|m_dqm[0], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_cmd[2] , U0|sdram|m_cmd[2], dds_and_nios_lab, 1
instance = comp, \U0|sdram|comb~3 , U0|sdram|comb~3, dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[17] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[17], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[17] , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[17], dds_and_nios_lab, 1
instance = comp, \U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[17]~15 , U0|sdram|the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_data[17]~15, dds_and_nios_lab, 1
instance = comp, \U0|sdram|active_dqm[1] , U0|sdram|active_dqm[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|Selector104~0 , U0|sdram|Selector104~0, dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_dqm[1] , U0|sdram|m_dqm[1], dds_and_nios_lab, 1
instance = comp, \U0|sdram|m_cmd[0] , U0|sdram|m_cmd[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[27] , U0|cpu|A_pcb[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[26] , U0|cpu|A_pcb[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[25] , U0|cpu|A_pcb[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[24] , U0|cpu|A_pcb[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[23] , U0|cpu|A_pcb[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[22] , U0|cpu|A_pcb[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[21] , U0|cpu|A_pcb[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[20] , U0|cpu|A_pcb[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[19] , U0|cpu|A_pcb[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[18] , U0|cpu|A_pcb[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[17] , U0|cpu|A_pcb[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[16] , U0|cpu|A_pcb[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[15] , U0|cpu|A_pcb[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[14] , U0|cpu|A_pcb[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[13] , U0|cpu|A_pcb[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[12] , U0|cpu|A_pcb[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[11] , U0|cpu|A_pcb[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[10] , U0|cpu|A_pcb[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[9] , U0|cpu|A_pcb[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[8] , U0|cpu|A_pcb[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[7] , U0|cpu|A_pcb[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[6] , U0|cpu|A_pcb[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[5] , U0|cpu|A_pcb[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[4] , U0|cpu|A_pcb[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[3] , U0|cpu|A_pcb[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[2] , U0|cpu|A_pcb[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[1] , U0|cpu|A_pcb[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_pcb[0] , U0|cpu|A_pcb[0], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[31] , U0|cpu|A_iw[31], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[30] , U0|cpu|A_iw[30], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[29] , U0|cpu|A_iw[29], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[28] , U0|cpu|A_iw[28], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[27] , U0|cpu|A_iw[27], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[26] , U0|cpu|A_iw[26], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[25] , U0|cpu|A_iw[25], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[24] , U0|cpu|A_iw[24], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[23] , U0|cpu|A_iw[23], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[22] , U0|cpu|A_iw[22], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[21] , U0|cpu|A_iw[21], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[20] , U0|cpu|A_iw[20], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[19] , U0|cpu|A_iw[19], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[18] , U0|cpu|A_iw[18], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[17] , U0|cpu|A_iw[17], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[16] , U0|cpu|A_iw[16], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[15] , U0|cpu|A_iw[15], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[14] , U0|cpu|A_iw[14], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[13] , U0|cpu|A_iw[13], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[12] , U0|cpu|A_iw[12], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[11] , U0|cpu|A_iw[11], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[10] , U0|cpu|A_iw[10], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[9] , U0|cpu|A_iw[9], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[8] , U0|cpu|A_iw[8], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[7] , U0|cpu|A_iw[7], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[6] , U0|cpu|A_iw[6], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[5] , U0|cpu|A_iw[5], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[4] , U0|cpu|A_iw[4], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[3] , U0|cpu|A_iw[3], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[2] , U0|cpu|A_iw[2], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[1] , U0|cpu|A_iw[1], dds_and_nios_lab, 1
instance = comp, \U0|cpu|A_iw[0] , U0|cpu|A_iw[0], dds_and_nios_lab, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, dds_and_nios_lab, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, dds_and_nios_lab, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, dds_and_nios_lab, 1
instance = comp, \SW[2]~input , SW[2]~input, dds_and_nios_lab, 1
instance = comp, \SW[3]~input , SW[3]~input, dds_and_nios_lab, 1
instance = comp, \SW[4]~input , SW[4]~input, dds_and_nios_lab, 1
instance = comp, \SW[5]~input , SW[5]~input, dds_and_nios_lab, 1
instance = comp, \SW[6]~input , SW[6]~input, dds_and_nios_lab, 1
instance = comp, \TD_CLK27~input , TD_CLK27~input, dds_and_nios_lab, 1
instance = comp, \TD_DATA[0]~input , TD_DATA[0]~input, dds_and_nios_lab, 1
instance = comp, \TD_DATA[1]~input , TD_DATA[1]~input, dds_and_nios_lab, 1
instance = comp, \TD_DATA[2]~input , TD_DATA[2]~input, dds_and_nios_lab, 1
instance = comp, \TD_DATA[3]~input , TD_DATA[3]~input, dds_and_nios_lab, 1
instance = comp, \TD_DATA[4]~input , TD_DATA[4]~input, dds_and_nios_lab, 1
instance = comp, \TD_DATA[5]~input , TD_DATA[5]~input, dds_and_nios_lab, 1
instance = comp, \TD_DATA[6]~input , TD_DATA[6]~input, dds_and_nios_lab, 1
instance = comp, \TD_DATA[7]~input , TD_DATA[7]~input, dds_and_nios_lab, 1
instance = comp, \TD_HS~input , TD_HS~input, dds_and_nios_lab, 1
instance = comp, \TD_VS~input , TD_VS~input, dds_and_nios_lab, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, dds_and_nios_lab, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, dds_and_nios_lab, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, dds_and_nios_lab, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, dds_and_nios_lab, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, dds_and_nios_lab, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, dds_and_nios_lab, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, dds_and_nios_lab, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, dds_and_nios_lab, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, dds_and_nios_lab, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, dds_and_nios_lab, 1
instance = comp, \FPGA_I2C_SDAT~input , FPGA_I2C_SDAT~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, dds_and_nios_lab, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, dds_and_nios_lab, 1
