;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-60
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ @302, #201
	MOV -1, <-20
	MOV -1, <-20
	CMP @-120, 140
	MOV -7, <-20
	SUB #7, <-20
	DAT <280, #-600
	ADD 270, 60
	CMP @121, 106
	CMP @121, 106
	ADD 210, 30
	CMP @121, 106
	SPL <221, 103
	CMP @121, 106
	SPL <121, 106
	CMP @121, 106
	ADD 278, 70
	CMP @121, 106
	CMP 2, 0
	DAT #-87, #-20
	ADD 130, 9
	SUB @121, 106
	SUB @127, 50
	CMP @121, 106
	JMN 0, <-2
	JMN 0, <-2
	SUB @0, @2
	SPL 300, 91
	SUB 2, 0
	SUB 210, 30
	ADD 270, 60
	JMP -1, @-20
	SPL 0, <-2
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	MOV -7, <-20
	ADD 130, 9
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <-2
	SUB @127, 50
