

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s'
================================================================
* Date:           Mon Jul  3 04:17:26 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.302 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26| 0.130 us | 0.130 us |   26|   26|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |       16|       16|         2|          1|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_90_V = alloca i16"   --->   Operation 13 'alloca' 'data_90_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_91_V = alloca i16"   --->   Operation 14 'alloca' 'data_91_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_92_V = alloca i16"   --->   Operation 15 'alloca' 'data_92_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_93_V = alloca i16"   --->   Operation 16 'alloca' 'data_93_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_94_V = alloca i16"   --->   Operation 17 'alloca' 'data_94_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_95_V = alloca i16"   --->   Operation 18 'alloca' 'data_95_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_90_V_1 = alloca i16"   --->   Operation 19 'alloca' 'data_90_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_91_V_1 = alloca i16"   --->   Operation 20 'alloca' 'data_91_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_92_V_1 = alloca i16"   --->   Operation 21 'alloca' 'data_92_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_93_V_1 = alloca i16"   --->   Operation 22 'alloca' 'data_93_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_94_V_1 = alloca i16"   --->   Operation 23 'alloca' 'data_94_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_95_V_1 = alloca i16"   --->   Operation 24 'alloca' 'data_95_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_90_V_2 = alloca i16"   --->   Operation 25 'alloca' 'data_90_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_91_V_2 = alloca i16"   --->   Operation 26 'alloca' 'data_91_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_92_V_2 = alloca i16"   --->   Operation 27 'alloca' 'data_92_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_93_V_2 = alloca i16"   --->   Operation 28 'alloca' 'data_93_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_94_V_2 = alloca i16"   --->   Operation 29 'alloca' 'data_94_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_95_V_2 = alloca i16"   --->   Operation 30 'alloca' 'data_95_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_90_V_3 = alloca i16"   --->   Operation 31 'alloca' 'data_90_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_91_V_3 = alloca i16"   --->   Operation 32 'alloca' 'data_91_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_92_V_3 = alloca i16"   --->   Operation 33 'alloca' 'data_92_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_93_V_3 = alloca i16"   --->   Operation 34 'alloca' 'data_93_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_94_V_3 = alloca i16"   --->   Operation 35 'alloca' 'data_94_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_95_V_3 = alloca i16"   --->   Operation 36 'alloca' 'data_95_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_90_V_4 = alloca i16"   --->   Operation 37 'alloca' 'data_90_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_91_V_4 = alloca i16"   --->   Operation 38 'alloca' 'data_91_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_92_V_4 = alloca i16"   --->   Operation 39 'alloca' 'data_92_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_93_V_4 = alloca i16"   --->   Operation 40 'alloca' 'data_93_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_94_V_4 = alloca i16"   --->   Operation 41 'alloca' 'data_94_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_95_V_4 = alloca i16"   --->   Operation 42 'alloca' 'data_95_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_90_V_5 = alloca i16"   --->   Operation 43 'alloca' 'data_90_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_91_V_5 = alloca i16"   --->   Operation 44 'alloca' 'data_91_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_92_V_5 = alloca i16"   --->   Operation 45 'alloca' 'data_92_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_93_V_5 = alloca i16"   --->   Operation 46 'alloca' 'data_93_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_94_V_5 = alloca i16"   --->   Operation 47 'alloca' 'data_94_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_95_V_5 = alloca i16"   --->   Operation 48 'alloca' 'data_95_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_90_V_6 = alloca i16"   --->   Operation 49 'alloca' 'data_90_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_91_V_6 = alloca i16"   --->   Operation 50 'alloca' 'data_91_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_92_V_6 = alloca i16"   --->   Operation 51 'alloca' 'data_92_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_93_V_6 = alloca i16"   --->   Operation 52 'alloca' 'data_93_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_94_V_6 = alloca i16"   --->   Operation 53 'alloca' 'data_94_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_95_V_6 = alloca i16"   --->   Operation 54 'alloca' 'data_95_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_90_V_7 = alloca i16"   --->   Operation 55 'alloca' 'data_90_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_91_V_7 = alloca i16"   --->   Operation 56 'alloca' 'data_91_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_92_V_7 = alloca i16"   --->   Operation 57 'alloca' 'data_92_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_93_V_7 = alloca i16"   --->   Operation 58 'alloca' 'data_93_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_94_V_7 = alloca i16"   --->   Operation 59 'alloca' 'data_94_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_95_V_7 = alloca i16"   --->   Operation 60 'alloca' 'data_95_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_90_V_8 = alloca i16"   --->   Operation 61 'alloca' 'data_90_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_91_V_8 = alloca i16"   --->   Operation 62 'alloca' 'data_91_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_92_V_8 = alloca i16"   --->   Operation 63 'alloca' 'data_92_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_93_V_8 = alloca i16"   --->   Operation 64 'alloca' 'data_93_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_94_V_8 = alloca i16"   --->   Operation 65 'alloca' 'data_94_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_95_V_8 = alloca i16"   --->   Operation 66 'alloca' 'data_95_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_90_V_9 = alloca i16"   --->   Operation 67 'alloca' 'data_90_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_91_V_9 = alloca i16"   --->   Operation 68 'alloca' 'data_91_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_92_V_9 = alloca i16"   --->   Operation 69 'alloca' 'data_92_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_93_V_9 = alloca i16"   --->   Operation 70 'alloca' 'data_93_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_94_V_9 = alloca i16"   --->   Operation 71 'alloca' 'data_94_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_95_V_9 = alloca i16"   --->   Operation 72 'alloca' 'data_95_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_90_V_10 = alloca i16"   --->   Operation 73 'alloca' 'data_90_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_91_V_10 = alloca i16"   --->   Operation 74 'alloca' 'data_91_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_92_V_10 = alloca i16"   --->   Operation 75 'alloca' 'data_92_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_93_V_10 = alloca i16"   --->   Operation 76 'alloca' 'data_93_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_94_V_10 = alloca i16"   --->   Operation 77 'alloca' 'data_94_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_95_V_10 = alloca i16"   --->   Operation 78 'alloca' 'data_95_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_90_V_11 = alloca i16"   --->   Operation 79 'alloca' 'data_90_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_91_V_11 = alloca i16"   --->   Operation 80 'alloca' 'data_91_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_92_V_11 = alloca i16"   --->   Operation 81 'alloca' 'data_92_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_93_V_11 = alloca i16"   --->   Operation 82 'alloca' 'data_93_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_94_V_11 = alloca i16"   --->   Operation 83 'alloca' 'data_94_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_95_V_11 = alloca i16"   --->   Operation 84 'alloca' 'data_95_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_90_V_12 = alloca i16"   --->   Operation 85 'alloca' 'data_90_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_91_V_12 = alloca i16"   --->   Operation 86 'alloca' 'data_91_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_92_V_12 = alloca i16"   --->   Operation 87 'alloca' 'data_92_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_93_V_12 = alloca i16"   --->   Operation 88 'alloca' 'data_93_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_94_V_12 = alloca i16"   --->   Operation 89 'alloca' 'data_94_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_95_V_12 = alloca i16"   --->   Operation 90 'alloca' 'data_95_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_90_V_13 = alloca i16"   --->   Operation 91 'alloca' 'data_90_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%data_91_V_13 = alloca i16"   --->   Operation 92 'alloca' 'data_91_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%data_92_V_13 = alloca i16"   --->   Operation 93 'alloca' 'data_92_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_93_V_13 = alloca i16"   --->   Operation 94 'alloca' 'data_93_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_94_V_13 = alloca i16"   --->   Operation 95 'alloca' 'data_94_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_95_V_13 = alloca i16"   --->   Operation 96 'alloca' 'data_95_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_90_V_14 = alloca i16"   --->   Operation 97 'alloca' 'data_90_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%data_91_V_14 = alloca i16"   --->   Operation 98 'alloca' 'data_91_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%data_92_V_14 = alloca i16"   --->   Operation 99 'alloca' 'data_92_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_93_V_14 = alloca i16"   --->   Operation 100 'alloca' 'data_93_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%data_94_V_14 = alloca i16"   --->   Operation 101 'alloca' 'data_94_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%data_95_V_14 = alloca i16"   --->   Operation 102 'alloca' 'data_95_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_90_V_15 = alloca i16"   --->   Operation 103 'alloca' 'data_90_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_91_V_15 = alloca i16"   --->   Operation 104 'alloca' 'data_91_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%data_92_V_15 = alloca i16"   --->   Operation 105 'alloca' 'data_92_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_93_V_15 = alloca i16"   --->   Operation 106 'alloca' 'data_93_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%data_94_V_15 = alloca i16"   --->   Operation 107 'alloca' 'data_94_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%data_95_V_15 = alloca i16"   --->   Operation 108 'alloca' 'data_95_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.76ns)   --->   "br label %branch5" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 145 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%i_in_0 = phi i5 [ 0, %0 ], [ %i_in, %branch5.backedge ]"   --->   Operation 146 'phi' 'i_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %i_in_0, -16" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 147 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 148 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.78ns)   --->   "%i_in = add i5 %i_in_0, 1" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 149 'add' 'i_in' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.critedge, label %hls_label_16" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203)   --->   "%trunc_ln44 = trunc i5 %i_in_0 to i4" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 151 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln44, i3 0)" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 152 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203)   --->   "%shl_ln44 = shl i5 %i_in_0, 1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 153 'shl' 'shl_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203)   --->   "%zext_ln203 = zext i5 %shl_ln44 to i7" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 154 'zext' 'zext_ln203' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln203 = sub i7 %shl_ln, %zext_ln203" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 155 'sub' 'sub_ln203' <Predicate = (!icmp_ln36)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 156 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 84)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 157 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 78)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 158 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 72)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 159 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 66)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 160 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 60)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 161 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 54)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 162 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 48)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 163 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 42)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 164 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 36)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 165 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 30)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 166 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 24)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 167 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 18)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 168 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 12)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 169 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 6)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 170 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 0)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "br label %branch480" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 171 'br' <Predicate = (!icmp_ln36 & sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.42ns)   --->   "switch i7 %sub_ln203, label %branch380 [
    i7 0, label %branch385.branch290_crit_edge
    i7 6, label %branch296
    i7 12, label %branch302
    i7 18, label %branch308
    i7 24, label %branch314
    i7 30, label %branch320
    i7 36, label %branch326
    i7 42, label %branch332
    i7 48, label %branch338
    i7 54, label %branch344
    i7 60, label %branch350
    i7 -62, label %branch356
    i7 -56, label %branch362
    i7 -50, label %branch368
    i7 -44, label %branch374
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 172 'switch' <Predicate = (!icmp_ln36)> <Delay = 1.42>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 173 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 84)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 174 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 78)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 175 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 72)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 176 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 66)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 177 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 60)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 178 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 54)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 179 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 48)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 180 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 42)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 181 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 36)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 182 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 30)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 183 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 24)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 184 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 18)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 185 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 12)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 186 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 6)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 187 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 0)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "br label %branch290" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 188 'br' <Predicate = (!icmp_ln36 & sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 189 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 84)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 190 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 78)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 191 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 72)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 192 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 66)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 193 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 60)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 194 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 54)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 195 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 48)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 196 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 42)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 197 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 36)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 198 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 30)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 199 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 24)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 200 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 18)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 201 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 12)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 202 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 6)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 203 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 0)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "br label %branch195" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 204 'br' <Predicate = (!icmp_ln36 & sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 205 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 84)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 206 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 78)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 207 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 72)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 208 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 66)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 209 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 60)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 210 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 54)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 211 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 48)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 212 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 42)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 213 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 36)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 214 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 30)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 215 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 24)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 216 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 18)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 217 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 12)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 218 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 6)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 219 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 0)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 220 'br' <Predicate = (!icmp_ln36 & sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 221 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 84)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 222 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 78)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 223 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 72)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 224 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 66)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 225 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 60)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 226 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 54)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 227 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 48)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 228 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 42)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 229 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 36)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 230 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 30)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 231 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 24)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 232 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 18)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 233 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 12)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 234 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 6)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 235 'br' <Predicate = (!icmp_ln36 & sub_ln203 == 0)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "br label %branch5.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 236 'br' <Predicate = (!icmp_ln36 & sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 237 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [firmware/nnet_utils/nnet_dense_stream.h:37]   --->   Operation 238 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 239 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp)" [firmware/nnet_utils/nnet_dense_stream.h:39]   --->   Operation 240 'specregionend' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (2.18ns)   --->   "%empty_172 = call { i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_stream_V_data_0_V, i16* %data_stream_V_data_1_V, i16* %data_stream_V_data_2_V, i16* %data_stream_V_data_3_V, i16* %data_stream_V_data_4_V, i16* %data_stream_V_data_5_V)" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 241 'read' 'empty_172' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_172, 0" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 242 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_172, 1" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 243 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_172, 2" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 244 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_172, 3" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 245 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_172, 4" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 246 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_172, 5" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 247 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.42ns)   --->   "switch i7 %sub_ln203, label %branch570 [
    i7 0, label %hls_label_16.branch480_crit_edge
    i7 6, label %branch486
    i7 12, label %branch492
    i7 18, label %branch498
    i7 24, label %branch504
    i7 30, label %branch510
    i7 36, label %branch516
    i7 42, label %branch522
    i7 48, label %branch528
    i7 54, label %branch534
    i7 60, label %branch540
    i7 -62, label %branch546
    i7 -56, label %branch552
    i7 -50, label %branch558
    i7 -44, label %branch564
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 248 'switch' <Predicate = true> <Delay = 1.42>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_14" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 249 'store' <Predicate = (sub_ln203 == 84)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_13" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 250 'store' <Predicate = (sub_ln203 == 78)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_12" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 251 'store' <Predicate = (sub_ln203 == 72)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_11" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 252 'store' <Predicate = (sub_ln203 == 66)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_10" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 253 'store' <Predicate = (sub_ln203 == 60)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_9" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 254 'store' <Predicate = (sub_ln203 == 54)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_8" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 255 'store' <Predicate = (sub_ln203 == 48)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_7" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 256 'store' <Predicate = (sub_ln203 == 42)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_6" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 257 'store' <Predicate = (sub_ln203 == 36)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_5" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 258 'store' <Predicate = (sub_ln203 == 30)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_4" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 259 'store' <Predicate = (sub_ln203 == 24)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 260 'store' <Predicate = (sub_ln203 == 18)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 261 'store' <Predicate = (sub_ln203 == 12)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 262 'store' <Predicate = (sub_ln203 == 6)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 263 'store' <Predicate = (sub_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "store i16 %data_0_V, i16* %data_90_V_15" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 264 'store' <Predicate = (sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln203 = or i7 %sub_ln203, 1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 265 'or' 'or_ln203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (1.42ns)   --->   "switch i7 %or_ln203, label %branch475 [
    i7 1, label %branch480.branch385_crit_edge
    i7 7, label %branch391
    i7 13, label %branch397
    i7 19, label %branch403
    i7 25, label %branch409
    i7 31, label %branch415
    i7 37, label %branch421
    i7 43, label %branch427
    i7 49, label %branch433
    i7 55, label %branch439
    i7 61, label %branch445
    i7 -61, label %branch451
    i7 -55, label %branch457
    i7 -49, label %branch463
    i7 -43, label %branch469
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 266 'switch' <Predicate = true> <Delay = 1.42>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_14" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 267 'store' <Predicate = (or_ln203 == 85)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 268 'br' <Predicate = (or_ln203 == 85)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_13" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 269 'store' <Predicate = (or_ln203 == 79)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 270 'br' <Predicate = (or_ln203 == 79)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_12" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 271 'store' <Predicate = (or_ln203 == 73)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 272 'br' <Predicate = (or_ln203 == 73)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_11" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 273 'store' <Predicate = (or_ln203 == 67)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 274 'br' <Predicate = (or_ln203 == 67)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_10" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 275 'store' <Predicate = (or_ln203 == 61)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 276 'br' <Predicate = (or_ln203 == 61)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_9" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 277 'store' <Predicate = (or_ln203 == 55)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 278 'br' <Predicate = (or_ln203 == 55)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_8" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 279 'store' <Predicate = (or_ln203 == 49)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 280 'br' <Predicate = (or_ln203 == 49)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_7" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 281 'store' <Predicate = (or_ln203 == 43)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 282 'br' <Predicate = (or_ln203 == 43)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_6" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 283 'store' <Predicate = (or_ln203 == 37)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 284 'br' <Predicate = (or_ln203 == 37)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_5" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 285 'store' <Predicate = (or_ln203 == 31)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 286 'br' <Predicate = (or_ln203 == 31)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_4" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 287 'store' <Predicate = (or_ln203 == 25)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 288 'br' <Predicate = (or_ln203 == 25)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 289 'store' <Predicate = (or_ln203 == 19)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 290 'br' <Predicate = (or_ln203 == 19)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 291 'store' <Predicate = (or_ln203 == 13)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 292 'br' <Predicate = (or_ln203 == 13)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 293 'store' <Predicate = (or_ln203 == 7)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 294 'br' <Predicate = (or_ln203 == 7)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 295 'store' <Predicate = (or_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 296 'br' <Predicate = (or_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "store i16 %data_1_V, i16* %data_91_V_15" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 297 'store' <Predicate = (or_ln203 != 1 & or_ln203 != 7 & or_ln203 != 13 & or_ln203 != 19 & or_ln203 != 25 & or_ln203 != 31 & or_ln203 != 37 & or_ln203 != 43 & or_ln203 != 49 & or_ln203 != 55 & or_ln203 != 61 & or_ln203 != 67 & or_ln203 != 73 & or_ln203 != 79 & or_ln203 != 85)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "br label %branch385" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 298 'br' <Predicate = (or_ln203 != 1 & or_ln203 != 7 & or_ln203 != 13 & or_ln203 != 19 & or_ln203 != 25 & or_ln203 != 31 & or_ln203 != 37 & or_ln203 != 43 & or_ln203 != 49 & or_ln203 != 55 & or_ln203 != 61 & or_ln203 != 67 & or_ln203 != 73 & or_ln203 != 79 & or_ln203 != 85)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_14" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 299 'store' <Predicate = (sub_ln203 == 84)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_13" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 300 'store' <Predicate = (sub_ln203 == 78)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_12" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 301 'store' <Predicate = (sub_ln203 == 72)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_11" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 302 'store' <Predicate = (sub_ln203 == 66)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_10" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 303 'store' <Predicate = (sub_ln203 == 60)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_9" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 304 'store' <Predicate = (sub_ln203 == 54)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_8" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 305 'store' <Predicate = (sub_ln203 == 48)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_7" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 306 'store' <Predicate = (sub_ln203 == 42)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_6" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 307 'store' <Predicate = (sub_ln203 == 36)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_5" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 308 'store' <Predicate = (sub_ln203 == 30)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_4" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 309 'store' <Predicate = (sub_ln203 == 24)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 310 'store' <Predicate = (sub_ln203 == 18)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 311 'store' <Predicate = (sub_ln203 == 12)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 312 'store' <Predicate = (sub_ln203 == 6)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 313 'store' <Predicate = (sub_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "store i16 %data_2_V, i16* %data_92_V_15" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 314 'store' <Predicate = (sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (1.42ns)   --->   "switch i7 %sub_ln203, label %branch285 [
    i7 0, label %branch290.branch195_crit_edge
    i7 6, label %branch201
    i7 12, label %branch207
    i7 18, label %branch213
    i7 24, label %branch219
    i7 30, label %branch225
    i7 36, label %branch231
    i7 42, label %branch237
    i7 48, label %branch243
    i7 54, label %branch249
    i7 60, label %branch255
    i7 -62, label %branch261
    i7 -56, label %branch267
    i7 -50, label %branch273
    i7 -44, label %branch279
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 315 'switch' <Predicate = true> <Delay = 1.42>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_14" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 316 'store' <Predicate = (sub_ln203 == 84)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_13" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 317 'store' <Predicate = (sub_ln203 == 78)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_12" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 318 'store' <Predicate = (sub_ln203 == 72)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_11" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 319 'store' <Predicate = (sub_ln203 == 66)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_10" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 320 'store' <Predicate = (sub_ln203 == 60)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_9" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 321 'store' <Predicate = (sub_ln203 == 54)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_8" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 322 'store' <Predicate = (sub_ln203 == 48)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_7" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 323 'store' <Predicate = (sub_ln203 == 42)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_6" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 324 'store' <Predicate = (sub_ln203 == 36)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_5" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 325 'store' <Predicate = (sub_ln203 == 30)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_4" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 326 'store' <Predicate = (sub_ln203 == 24)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 327 'store' <Predicate = (sub_ln203 == 18)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 328 'store' <Predicate = (sub_ln203 == 12)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 329 'store' <Predicate = (sub_ln203 == 6)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 330 'store' <Predicate = (sub_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "store i16 %data_3_V, i16* %data_93_V_15" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 331 'store' <Predicate = (sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (1.42ns)   --->   "switch i7 %sub_ln203, label %branch190 [
    i7 0, label %branch195.branch100_crit_edge
    i7 6, label %branch106
    i7 12, label %branch112
    i7 18, label %branch118
    i7 24, label %branch124
    i7 30, label %branch130
    i7 36, label %branch136
    i7 42, label %branch142
    i7 48, label %branch148
    i7 54, label %branch154
    i7 60, label %branch160
    i7 -62, label %branch166
    i7 -56, label %branch172
    i7 -50, label %branch178
    i7 -44, label %branch184
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 332 'switch' <Predicate = true> <Delay = 1.42>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_14" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 333 'store' <Predicate = (sub_ln203 == 84)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_13" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 334 'store' <Predicate = (sub_ln203 == 78)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_12" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 335 'store' <Predicate = (sub_ln203 == 72)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_11" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 336 'store' <Predicate = (sub_ln203 == 66)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_10" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 337 'store' <Predicate = (sub_ln203 == 60)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_9" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 338 'store' <Predicate = (sub_ln203 == 54)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_8" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 339 'store' <Predicate = (sub_ln203 == 48)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_7" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 340 'store' <Predicate = (sub_ln203 == 42)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_6" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 341 'store' <Predicate = (sub_ln203 == 36)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_5" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 342 'store' <Predicate = (sub_ln203 == 30)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_4" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 343 'store' <Predicate = (sub_ln203 == 24)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 344 'store' <Predicate = (sub_ln203 == 18)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 345 'store' <Predicate = (sub_ln203 == 12)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 346 'store' <Predicate = (sub_ln203 == 6)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 347 'store' <Predicate = (sub_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "store i16 %data_4_V, i16* %data_94_V_15" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 348 'store' <Predicate = (sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (1.42ns)   --->   "switch i7 %sub_ln203, label %branch95 [
    i7 0, label %branch100.branch5.backedge_crit_edge
    i7 6, label %branch11
    i7 12, label %branch17
    i7 18, label %branch23
    i7 24, label %branch29
    i7 30, label %branch35
    i7 36, label %branch41
    i7 42, label %branch47
    i7 48, label %branch53
    i7 54, label %branch59
    i7 60, label %branch65
    i7 -62, label %branch71
    i7 -56, label %branch77
    i7 -50, label %branch83
    i7 -44, label %branch89
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 349 'switch' <Predicate = true> <Delay = 1.42>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_14" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 350 'store' <Predicate = (sub_ln203 == 84)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_13" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 351 'store' <Predicate = (sub_ln203 == 78)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_12" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 352 'store' <Predicate = (sub_ln203 == 72)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_11" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 353 'store' <Predicate = (sub_ln203 == 66)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_10" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 354 'store' <Predicate = (sub_ln203 == 60)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_9" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 355 'store' <Predicate = (sub_ln203 == 54)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_8" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 356 'store' <Predicate = (sub_ln203 == 48)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_7" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 357 'store' <Predicate = (sub_ln203 == 42)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_6" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 358 'store' <Predicate = (sub_ln203 == 36)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_5" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 359 'store' <Predicate = (sub_ln203 == 30)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_4" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 360 'store' <Predicate = (sub_ln203 == 24)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 361 'store' <Predicate = (sub_ln203 == 18)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 362 'store' <Predicate = (sub_ln203 == 12)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 363 'store' <Predicate = (sub_ln203 == 6)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 364 'store' <Predicate = (sub_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "store i16 %data_5_V, i16* %data_95_V_15" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 365 'store' <Predicate = (sub_ln203 != 0 & sub_ln203 != 6 & sub_ln203 != 12 & sub_ln203 != 18 & sub_ln203 != 24 & sub_ln203 != 30 & sub_ln203 != 36 & sub_ln203 != 42 & sub_ln203 != 48 & sub_ln203 != 54 & sub_ln203 != 60 & sub_ln203 != 66 & sub_ln203 != 72 & sub_ln203 != 78 & sub_ln203 != 84)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "br label %branch5"   --->   Operation 366 'br' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.30>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%data_90_V_load = load i16* %data_90_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 367 'load' 'data_90_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%data_91_V_load = load i16* %data_91_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 368 'load' 'data_91_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%data_92_V_load = load i16* %data_92_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 369 'load' 'data_92_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%data_93_V_load = load i16* %data_93_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 370 'load' 'data_93_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%data_94_V_load = load i16* %data_94_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 371 'load' 'data_94_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%data_95_V_load = load i16* %data_95_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 372 'load' 'data_95_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%data_90_V_1_load = load i16* %data_90_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 373 'load' 'data_90_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%data_91_V_1_load = load i16* %data_91_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 374 'load' 'data_91_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%data_92_V_1_load = load i16* %data_92_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 375 'load' 'data_92_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%data_93_V_1_load = load i16* %data_93_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 376 'load' 'data_93_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%data_94_V_1_load = load i16* %data_94_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 377 'load' 'data_94_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%data_95_V_1_load = load i16* %data_95_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 378 'load' 'data_95_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%data_90_V_2_load = load i16* %data_90_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 379 'load' 'data_90_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%data_91_V_2_load = load i16* %data_91_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 380 'load' 'data_91_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%data_92_V_2_load = load i16* %data_92_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 381 'load' 'data_92_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%data_93_V_2_load = load i16* %data_93_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 382 'load' 'data_93_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%data_94_V_2_load = load i16* %data_94_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 383 'load' 'data_94_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%data_95_V_2_load = load i16* %data_95_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 384 'load' 'data_95_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%data_90_V_3_load = load i16* %data_90_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 385 'load' 'data_90_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%data_91_V_3_load = load i16* %data_91_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 386 'load' 'data_91_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%data_92_V_3_load = load i16* %data_92_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 387 'load' 'data_92_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%data_93_V_3_load = load i16* %data_93_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 388 'load' 'data_93_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%data_94_V_3_load = load i16* %data_94_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 389 'load' 'data_94_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%data_95_V_3_load = load i16* %data_95_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 390 'load' 'data_95_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%data_90_V_4_load = load i16* %data_90_V_4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 391 'load' 'data_90_V_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%data_91_V_4_load = load i16* %data_91_V_4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 392 'load' 'data_91_V_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%data_92_V_4_load = load i16* %data_92_V_4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 393 'load' 'data_92_V_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%data_93_V_4_load = load i16* %data_93_V_4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 394 'load' 'data_93_V_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%data_94_V_4_load = load i16* %data_94_V_4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 395 'load' 'data_94_V_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%data_95_V_4_load = load i16* %data_95_V_4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 396 'load' 'data_95_V_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%data_90_V_5_load = load i16* %data_90_V_5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 397 'load' 'data_90_V_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%data_91_V_5_load = load i16* %data_91_V_5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 398 'load' 'data_91_V_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%data_92_V_5_load = load i16* %data_92_V_5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 399 'load' 'data_92_V_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%data_93_V_5_load = load i16* %data_93_V_5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 400 'load' 'data_93_V_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%data_94_V_5_load = load i16* %data_94_V_5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 401 'load' 'data_94_V_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%data_95_V_5_load = load i16* %data_95_V_5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 402 'load' 'data_95_V_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%data_90_V_6_load = load i16* %data_90_V_6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 403 'load' 'data_90_V_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%data_91_V_6_load = load i16* %data_91_V_6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 404 'load' 'data_91_V_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%data_92_V_6_load = load i16* %data_92_V_6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 405 'load' 'data_92_V_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%data_93_V_6_load = load i16* %data_93_V_6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 406 'load' 'data_93_V_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%data_94_V_6_load = load i16* %data_94_V_6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 407 'load' 'data_94_V_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%data_95_V_6_load = load i16* %data_95_V_6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 408 'load' 'data_95_V_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%data_90_V_7_load = load i16* %data_90_V_7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 409 'load' 'data_90_V_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%data_91_V_7_load = load i16* %data_91_V_7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 410 'load' 'data_91_V_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%data_92_V_7_load = load i16* %data_92_V_7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 411 'load' 'data_92_V_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%data_93_V_7_load = load i16* %data_93_V_7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 412 'load' 'data_93_V_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%data_94_V_7_load = load i16* %data_94_V_7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 413 'load' 'data_94_V_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%data_95_V_7_load = load i16* %data_95_V_7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 414 'load' 'data_95_V_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%data_90_V_8_load = load i16* %data_90_V_8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 415 'load' 'data_90_V_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%data_91_V_8_load = load i16* %data_91_V_8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 416 'load' 'data_91_V_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%data_92_V_8_load = load i16* %data_92_V_8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 417 'load' 'data_92_V_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%data_93_V_8_load = load i16* %data_93_V_8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 418 'load' 'data_93_V_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%data_94_V_8_load = load i16* %data_94_V_8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 419 'load' 'data_94_V_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%data_95_V_8_load = load i16* %data_95_V_8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 420 'load' 'data_95_V_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%data_90_V_9_load = load i16* %data_90_V_9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 421 'load' 'data_90_V_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%data_91_V_9_load = load i16* %data_91_V_9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 422 'load' 'data_91_V_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%data_92_V_9_load = load i16* %data_92_V_9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 423 'load' 'data_92_V_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%data_93_V_9_load = load i16* %data_93_V_9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 424 'load' 'data_93_V_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%data_94_V_9_load = load i16* %data_94_V_9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 425 'load' 'data_94_V_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%data_95_V_9_load = load i16* %data_95_V_9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 426 'load' 'data_95_V_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%data_90_V_10_load = load i16* %data_90_V_10" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 427 'load' 'data_90_V_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%data_91_V_10_load = load i16* %data_91_V_10" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 428 'load' 'data_91_V_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%data_92_V_10_load = load i16* %data_92_V_10" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 429 'load' 'data_92_V_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%data_93_V_10_load = load i16* %data_93_V_10" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 430 'load' 'data_93_V_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%data_94_V_10_load = load i16* %data_94_V_10" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 431 'load' 'data_94_V_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%data_95_V_10_load = load i16* %data_95_V_10" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 432 'load' 'data_95_V_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%data_90_V_11_load = load i16* %data_90_V_11" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 433 'load' 'data_90_V_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%data_91_V_11_load = load i16* %data_91_V_11" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 434 'load' 'data_91_V_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%data_92_V_11_load = load i16* %data_92_V_11" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 435 'load' 'data_92_V_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%data_93_V_11_load = load i16* %data_93_V_11" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 436 'load' 'data_93_V_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%data_94_V_11_load = load i16* %data_94_V_11" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 437 'load' 'data_94_V_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%data_95_V_11_load = load i16* %data_95_V_11" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 438 'load' 'data_95_V_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%data_90_V_12_load = load i16* %data_90_V_12" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 439 'load' 'data_90_V_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%data_91_V_12_load = load i16* %data_91_V_12" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 440 'load' 'data_91_V_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%data_92_V_12_load = load i16* %data_92_V_12" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 441 'load' 'data_92_V_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%data_93_V_12_load = load i16* %data_93_V_12" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 442 'load' 'data_93_V_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%data_94_V_12_load = load i16* %data_94_V_12" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 443 'load' 'data_94_V_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%data_95_V_12_load = load i16* %data_95_V_12" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 444 'load' 'data_95_V_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%data_90_V_13_load = load i16* %data_90_V_13" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 445 'load' 'data_90_V_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%data_91_V_13_load = load i16* %data_91_V_13" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 446 'load' 'data_91_V_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%data_92_V_13_load = load i16* %data_92_V_13" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 447 'load' 'data_92_V_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%data_93_V_13_load = load i16* %data_93_V_13" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 448 'load' 'data_93_V_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%data_94_V_13_load = load i16* %data_94_V_13" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 449 'load' 'data_94_V_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%data_95_V_13_load = load i16* %data_95_V_13" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 450 'load' 'data_95_V_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%data_90_V_14_load = load i16* %data_90_V_14" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 451 'load' 'data_90_V_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%data_91_V_14_load = load i16* %data_91_V_14" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 452 'load' 'data_91_V_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%data_92_V_14_load = load i16* %data_92_V_14" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 453 'load' 'data_92_V_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%data_93_V_14_load = load i16* %data_93_V_14" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 454 'load' 'data_93_V_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%data_94_V_14_load = load i16* %data_94_V_14" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 455 'load' 'data_94_V_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%data_95_V_14_load = load i16* %data_95_V_14" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 456 'load' 'data_95_V_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%data_90_V_15_load = load i16* %data_90_V_15" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 457 'load' 'data_90_V_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%data_91_V_15_load = load i16* %data_91_V_15" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 458 'load' 'data_91_V_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%data_92_V_15_load = load i16* %data_92_V_15" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 459 'load' 'data_92_V_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%data_93_V_15_load = load i16* %data_93_V_15" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 460 'load' 'data_93_V_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%data_94_V_15_load = load i16* %data_94_V_15" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 461 'load' 'data_94_V_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%data_95_V_15_load = load i16* %data_95_V_15" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 462 'load' 'data_95_V_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [8/8] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>"(i16 %data_90_V_load, i16 %data_91_V_load, i16 %data_92_V_load, i16 %data_93_V_load, i16 %data_94_V_load, i16 %data_95_V_load, i16 %data_90_V_1_load, i16 %data_91_V_1_load, i16 %data_92_V_1_load, i16 %data_93_V_1_load, i16 %data_94_V_1_load, i16 %data_95_V_1_load, i16 %data_90_V_2_load, i16 %data_91_V_2_load, i16 %data_92_V_2_load, i16 %data_93_V_2_load, i16 %data_94_V_2_load, i16 %data_95_V_2_load, i16 %data_90_V_3_load, i16 %data_91_V_3_load, i16 %data_92_V_3_load, i16 %data_93_V_3_load, i16 %data_94_V_3_load, i16 %data_95_V_3_load, i16 %data_90_V_4_load, i16 %data_91_V_4_load, i16 %data_92_V_4_load, i16 %data_93_V_4_load, i16 %data_94_V_4_load, i16 %data_95_V_4_load, i16 %data_90_V_5_load, i16 %data_91_V_5_load, i16 %data_92_V_5_load, i16 %data_93_V_5_load, i16 %data_94_V_5_load, i16 %data_95_V_5_load, i16 %data_90_V_6_load, i16 %data_91_V_6_load, i16 %data_92_V_6_load, i16 %data_93_V_6_load, i16 %data_94_V_6_load, i16 %data_95_V_6_load, i16 %data_90_V_7_load, i16 %data_91_V_7_load, i16 %data_92_V_7_load, i16 %data_93_V_7_load, i16 %data_94_V_7_load, i16 %data_95_V_7_load, i16 %data_90_V_8_load, i16 %data_91_V_8_load, i16 %data_92_V_8_load, i16 %data_93_V_8_load, i16 %data_94_V_8_load, i16 %data_95_V_8_load, i16 %data_90_V_9_load, i16 %data_91_V_9_load, i16 %data_92_V_9_load, i16 %data_93_V_9_load, i16 %data_94_V_9_load, i16 %data_95_V_9_load, i16 %data_90_V_10_load, i16 %data_91_V_10_load, i16 %data_92_V_10_load, i16 %data_93_V_10_load, i16 %data_94_V_10_load, i16 %data_95_V_10_load, i16 %data_90_V_11_load, i16 %data_91_V_11_load, i16 %data_92_V_11_load, i16 %data_93_V_11_load, i16 %data_94_V_11_load, i16 %data_95_V_11_load, i16 %data_90_V_12_load, i16 %data_91_V_12_load, i16 %data_92_V_12_load, i16 %data_93_V_12_load, i16 %data_94_V_12_load, i16 %data_95_V_12_load, i16 %data_90_V_13_load, i16 %data_91_V_13_load, i16 %data_92_V_13_load, i16 %data_93_V_13_load, i16 %data_94_V_13_load, i16 %data_95_V_13_load, i16 %data_90_V_14_load, i16 %data_91_V_14_load, i16 %data_92_V_14_load, i16 %data_93_V_14_load, i16 %data_94_V_14_load, i16 %data_95_V_14_load, i16 %data_90_V_15_load, i16 %data_91_V_15_load, i16 %data_92_V_15_load, i16 %data_93_V_15_load, i16 %data_94_V_15_load, i16 %data_95_V_15_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 463 'call' 'call_ret' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 4.30>
ST_5 : Operation 464 [7/8] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>"(i16 %data_90_V_load, i16 %data_91_V_load, i16 %data_92_V_load, i16 %data_93_V_load, i16 %data_94_V_load, i16 %data_95_V_load, i16 %data_90_V_1_load, i16 %data_91_V_1_load, i16 %data_92_V_1_load, i16 %data_93_V_1_load, i16 %data_94_V_1_load, i16 %data_95_V_1_load, i16 %data_90_V_2_load, i16 %data_91_V_2_load, i16 %data_92_V_2_load, i16 %data_93_V_2_load, i16 %data_94_V_2_load, i16 %data_95_V_2_load, i16 %data_90_V_3_load, i16 %data_91_V_3_load, i16 %data_92_V_3_load, i16 %data_93_V_3_load, i16 %data_94_V_3_load, i16 %data_95_V_3_load, i16 %data_90_V_4_load, i16 %data_91_V_4_load, i16 %data_92_V_4_load, i16 %data_93_V_4_load, i16 %data_94_V_4_load, i16 %data_95_V_4_load, i16 %data_90_V_5_load, i16 %data_91_V_5_load, i16 %data_92_V_5_load, i16 %data_93_V_5_load, i16 %data_94_V_5_load, i16 %data_95_V_5_load, i16 %data_90_V_6_load, i16 %data_91_V_6_load, i16 %data_92_V_6_load, i16 %data_93_V_6_load, i16 %data_94_V_6_load, i16 %data_95_V_6_load, i16 %data_90_V_7_load, i16 %data_91_V_7_load, i16 %data_92_V_7_load, i16 %data_93_V_7_load, i16 %data_94_V_7_load, i16 %data_95_V_7_load, i16 %data_90_V_8_load, i16 %data_91_V_8_load, i16 %data_92_V_8_load, i16 %data_93_V_8_load, i16 %data_94_V_8_load, i16 %data_95_V_8_load, i16 %data_90_V_9_load, i16 %data_91_V_9_load, i16 %data_92_V_9_load, i16 %data_93_V_9_load, i16 %data_94_V_9_load, i16 %data_95_V_9_load, i16 %data_90_V_10_load, i16 %data_91_V_10_load, i16 %data_92_V_10_load, i16 %data_93_V_10_load, i16 %data_94_V_10_load, i16 %data_95_V_10_load, i16 %data_90_V_11_load, i16 %data_91_V_11_load, i16 %data_92_V_11_load, i16 %data_93_V_11_load, i16 %data_94_V_11_load, i16 %data_95_V_11_load, i16 %data_90_V_12_load, i16 %data_91_V_12_load, i16 %data_92_V_12_load, i16 %data_93_V_12_load, i16 %data_94_V_12_load, i16 %data_95_V_12_load, i16 %data_90_V_13_load, i16 %data_91_V_13_load, i16 %data_92_V_13_load, i16 %data_93_V_13_load, i16 %data_94_V_13_load, i16 %data_95_V_13_load, i16 %data_90_V_14_load, i16 %data_91_V_14_load, i16 %data_92_V_14_load, i16 %data_93_V_14_load, i16 %data_94_V_14_load, i16 %data_95_V_14_load, i16 %data_90_V_15_load, i16 %data_91_V_15_load, i16 %data_92_V_15_load, i16 %data_93_V_15_load, i16 %data_94_V_15_load, i16 %data_95_V_15_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 464 'call' 'call_ret' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 4.30>
ST_6 : Operation 465 [6/8] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>"(i16 %data_90_V_load, i16 %data_91_V_load, i16 %data_92_V_load, i16 %data_93_V_load, i16 %data_94_V_load, i16 %data_95_V_load, i16 %data_90_V_1_load, i16 %data_91_V_1_load, i16 %data_92_V_1_load, i16 %data_93_V_1_load, i16 %data_94_V_1_load, i16 %data_95_V_1_load, i16 %data_90_V_2_load, i16 %data_91_V_2_load, i16 %data_92_V_2_load, i16 %data_93_V_2_load, i16 %data_94_V_2_load, i16 %data_95_V_2_load, i16 %data_90_V_3_load, i16 %data_91_V_3_load, i16 %data_92_V_3_load, i16 %data_93_V_3_load, i16 %data_94_V_3_load, i16 %data_95_V_3_load, i16 %data_90_V_4_load, i16 %data_91_V_4_load, i16 %data_92_V_4_load, i16 %data_93_V_4_load, i16 %data_94_V_4_load, i16 %data_95_V_4_load, i16 %data_90_V_5_load, i16 %data_91_V_5_load, i16 %data_92_V_5_load, i16 %data_93_V_5_load, i16 %data_94_V_5_load, i16 %data_95_V_5_load, i16 %data_90_V_6_load, i16 %data_91_V_6_load, i16 %data_92_V_6_load, i16 %data_93_V_6_load, i16 %data_94_V_6_load, i16 %data_95_V_6_load, i16 %data_90_V_7_load, i16 %data_91_V_7_load, i16 %data_92_V_7_load, i16 %data_93_V_7_load, i16 %data_94_V_7_load, i16 %data_95_V_7_load, i16 %data_90_V_8_load, i16 %data_91_V_8_load, i16 %data_92_V_8_load, i16 %data_93_V_8_load, i16 %data_94_V_8_load, i16 %data_95_V_8_load, i16 %data_90_V_9_load, i16 %data_91_V_9_load, i16 %data_92_V_9_load, i16 %data_93_V_9_load, i16 %data_94_V_9_load, i16 %data_95_V_9_load, i16 %data_90_V_10_load, i16 %data_91_V_10_load, i16 %data_92_V_10_load, i16 %data_93_V_10_load, i16 %data_94_V_10_load, i16 %data_95_V_10_load, i16 %data_90_V_11_load, i16 %data_91_V_11_load, i16 %data_92_V_11_load, i16 %data_93_V_11_load, i16 %data_94_V_11_load, i16 %data_95_V_11_load, i16 %data_90_V_12_load, i16 %data_91_V_12_load, i16 %data_92_V_12_load, i16 %data_93_V_12_load, i16 %data_94_V_12_load, i16 %data_95_V_12_load, i16 %data_90_V_13_load, i16 %data_91_V_13_load, i16 %data_92_V_13_load, i16 %data_93_V_13_load, i16 %data_94_V_13_load, i16 %data_95_V_13_load, i16 %data_90_V_14_load, i16 %data_91_V_14_load, i16 %data_92_V_14_load, i16 %data_93_V_14_load, i16 %data_94_V_14_load, i16 %data_95_V_14_load, i16 %data_90_V_15_load, i16 %data_91_V_15_load, i16 %data_92_V_15_load, i16 %data_93_V_15_load, i16 %data_94_V_15_load, i16 %data_95_V_15_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 465 'call' 'call_ret' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 4.30>
ST_7 : Operation 466 [5/8] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>"(i16 %data_90_V_load, i16 %data_91_V_load, i16 %data_92_V_load, i16 %data_93_V_load, i16 %data_94_V_load, i16 %data_95_V_load, i16 %data_90_V_1_load, i16 %data_91_V_1_load, i16 %data_92_V_1_load, i16 %data_93_V_1_load, i16 %data_94_V_1_load, i16 %data_95_V_1_load, i16 %data_90_V_2_load, i16 %data_91_V_2_load, i16 %data_92_V_2_load, i16 %data_93_V_2_load, i16 %data_94_V_2_load, i16 %data_95_V_2_load, i16 %data_90_V_3_load, i16 %data_91_V_3_load, i16 %data_92_V_3_load, i16 %data_93_V_3_load, i16 %data_94_V_3_load, i16 %data_95_V_3_load, i16 %data_90_V_4_load, i16 %data_91_V_4_load, i16 %data_92_V_4_load, i16 %data_93_V_4_load, i16 %data_94_V_4_load, i16 %data_95_V_4_load, i16 %data_90_V_5_load, i16 %data_91_V_5_load, i16 %data_92_V_5_load, i16 %data_93_V_5_load, i16 %data_94_V_5_load, i16 %data_95_V_5_load, i16 %data_90_V_6_load, i16 %data_91_V_6_load, i16 %data_92_V_6_load, i16 %data_93_V_6_load, i16 %data_94_V_6_load, i16 %data_95_V_6_load, i16 %data_90_V_7_load, i16 %data_91_V_7_load, i16 %data_92_V_7_load, i16 %data_93_V_7_load, i16 %data_94_V_7_load, i16 %data_95_V_7_load, i16 %data_90_V_8_load, i16 %data_91_V_8_load, i16 %data_92_V_8_load, i16 %data_93_V_8_load, i16 %data_94_V_8_load, i16 %data_95_V_8_load, i16 %data_90_V_9_load, i16 %data_91_V_9_load, i16 %data_92_V_9_load, i16 %data_93_V_9_load, i16 %data_94_V_9_load, i16 %data_95_V_9_load, i16 %data_90_V_10_load, i16 %data_91_V_10_load, i16 %data_92_V_10_load, i16 %data_93_V_10_load, i16 %data_94_V_10_load, i16 %data_95_V_10_load, i16 %data_90_V_11_load, i16 %data_91_V_11_load, i16 %data_92_V_11_load, i16 %data_93_V_11_load, i16 %data_94_V_11_load, i16 %data_95_V_11_load, i16 %data_90_V_12_load, i16 %data_91_V_12_load, i16 %data_92_V_12_load, i16 %data_93_V_12_load, i16 %data_94_V_12_load, i16 %data_95_V_12_load, i16 %data_90_V_13_load, i16 %data_91_V_13_load, i16 %data_92_V_13_load, i16 %data_93_V_13_load, i16 %data_94_V_13_load, i16 %data_95_V_13_load, i16 %data_90_V_14_load, i16 %data_91_V_14_load, i16 %data_92_V_14_load, i16 %data_93_V_14_load, i16 %data_94_V_14_load, i16 %data_95_V_14_load, i16 %data_90_V_15_load, i16 %data_91_V_15_load, i16 %data_92_V_15_load, i16 %data_93_V_15_load, i16 %data_94_V_15_load, i16 %data_95_V_15_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 466 'call' 'call_ret' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 4.30>
ST_8 : Operation 467 [4/8] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>"(i16 %data_90_V_load, i16 %data_91_V_load, i16 %data_92_V_load, i16 %data_93_V_load, i16 %data_94_V_load, i16 %data_95_V_load, i16 %data_90_V_1_load, i16 %data_91_V_1_load, i16 %data_92_V_1_load, i16 %data_93_V_1_load, i16 %data_94_V_1_load, i16 %data_95_V_1_load, i16 %data_90_V_2_load, i16 %data_91_V_2_load, i16 %data_92_V_2_load, i16 %data_93_V_2_load, i16 %data_94_V_2_load, i16 %data_95_V_2_load, i16 %data_90_V_3_load, i16 %data_91_V_3_load, i16 %data_92_V_3_load, i16 %data_93_V_3_load, i16 %data_94_V_3_load, i16 %data_95_V_3_load, i16 %data_90_V_4_load, i16 %data_91_V_4_load, i16 %data_92_V_4_load, i16 %data_93_V_4_load, i16 %data_94_V_4_load, i16 %data_95_V_4_load, i16 %data_90_V_5_load, i16 %data_91_V_5_load, i16 %data_92_V_5_load, i16 %data_93_V_5_load, i16 %data_94_V_5_load, i16 %data_95_V_5_load, i16 %data_90_V_6_load, i16 %data_91_V_6_load, i16 %data_92_V_6_load, i16 %data_93_V_6_load, i16 %data_94_V_6_load, i16 %data_95_V_6_load, i16 %data_90_V_7_load, i16 %data_91_V_7_load, i16 %data_92_V_7_load, i16 %data_93_V_7_load, i16 %data_94_V_7_load, i16 %data_95_V_7_load, i16 %data_90_V_8_load, i16 %data_91_V_8_load, i16 %data_92_V_8_load, i16 %data_93_V_8_load, i16 %data_94_V_8_load, i16 %data_95_V_8_load, i16 %data_90_V_9_load, i16 %data_91_V_9_load, i16 %data_92_V_9_load, i16 %data_93_V_9_load, i16 %data_94_V_9_load, i16 %data_95_V_9_load, i16 %data_90_V_10_load, i16 %data_91_V_10_load, i16 %data_92_V_10_load, i16 %data_93_V_10_load, i16 %data_94_V_10_load, i16 %data_95_V_10_load, i16 %data_90_V_11_load, i16 %data_91_V_11_load, i16 %data_92_V_11_load, i16 %data_93_V_11_load, i16 %data_94_V_11_load, i16 %data_95_V_11_load, i16 %data_90_V_12_load, i16 %data_91_V_12_load, i16 %data_92_V_12_load, i16 %data_93_V_12_load, i16 %data_94_V_12_load, i16 %data_95_V_12_load, i16 %data_90_V_13_load, i16 %data_91_V_13_load, i16 %data_92_V_13_load, i16 %data_93_V_13_load, i16 %data_94_V_13_load, i16 %data_95_V_13_load, i16 %data_90_V_14_load, i16 %data_91_V_14_load, i16 %data_92_V_14_load, i16 %data_93_V_14_load, i16 %data_94_V_14_load, i16 %data_95_V_14_load, i16 %data_90_V_15_load, i16 %data_91_V_15_load, i16 %data_92_V_15_load, i16 %data_93_V_15_load, i16 %data_94_V_15_load, i16 %data_95_V_15_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 467 'call' 'call_ret' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 4.30>
ST_9 : Operation 468 [3/8] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>"(i16 %data_90_V_load, i16 %data_91_V_load, i16 %data_92_V_load, i16 %data_93_V_load, i16 %data_94_V_load, i16 %data_95_V_load, i16 %data_90_V_1_load, i16 %data_91_V_1_load, i16 %data_92_V_1_load, i16 %data_93_V_1_load, i16 %data_94_V_1_load, i16 %data_95_V_1_load, i16 %data_90_V_2_load, i16 %data_91_V_2_load, i16 %data_92_V_2_load, i16 %data_93_V_2_load, i16 %data_94_V_2_load, i16 %data_95_V_2_load, i16 %data_90_V_3_load, i16 %data_91_V_3_load, i16 %data_92_V_3_load, i16 %data_93_V_3_load, i16 %data_94_V_3_load, i16 %data_95_V_3_load, i16 %data_90_V_4_load, i16 %data_91_V_4_load, i16 %data_92_V_4_load, i16 %data_93_V_4_load, i16 %data_94_V_4_load, i16 %data_95_V_4_load, i16 %data_90_V_5_load, i16 %data_91_V_5_load, i16 %data_92_V_5_load, i16 %data_93_V_5_load, i16 %data_94_V_5_load, i16 %data_95_V_5_load, i16 %data_90_V_6_load, i16 %data_91_V_6_load, i16 %data_92_V_6_load, i16 %data_93_V_6_load, i16 %data_94_V_6_load, i16 %data_95_V_6_load, i16 %data_90_V_7_load, i16 %data_91_V_7_load, i16 %data_92_V_7_load, i16 %data_93_V_7_load, i16 %data_94_V_7_load, i16 %data_95_V_7_load, i16 %data_90_V_8_load, i16 %data_91_V_8_load, i16 %data_92_V_8_load, i16 %data_93_V_8_load, i16 %data_94_V_8_load, i16 %data_95_V_8_load, i16 %data_90_V_9_load, i16 %data_91_V_9_load, i16 %data_92_V_9_load, i16 %data_93_V_9_load, i16 %data_94_V_9_load, i16 %data_95_V_9_load, i16 %data_90_V_10_load, i16 %data_91_V_10_load, i16 %data_92_V_10_load, i16 %data_93_V_10_load, i16 %data_94_V_10_load, i16 %data_95_V_10_load, i16 %data_90_V_11_load, i16 %data_91_V_11_load, i16 %data_92_V_11_load, i16 %data_93_V_11_load, i16 %data_94_V_11_load, i16 %data_95_V_11_load, i16 %data_90_V_12_load, i16 %data_91_V_12_load, i16 %data_92_V_12_load, i16 %data_93_V_12_load, i16 %data_94_V_12_load, i16 %data_95_V_12_load, i16 %data_90_V_13_load, i16 %data_91_V_13_load, i16 %data_92_V_13_load, i16 %data_93_V_13_load, i16 %data_94_V_13_load, i16 %data_95_V_13_load, i16 %data_90_V_14_load, i16 %data_91_V_14_load, i16 %data_92_V_14_load, i16 %data_93_V_14_load, i16 %data_94_V_14_load, i16 %data_95_V_14_load, i16 %data_90_V_15_load, i16 %data_91_V_15_load, i16 %data_92_V_15_load, i16 %data_93_V_15_load, i16 %data_94_V_15_load, i16 %data_95_V_15_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 468 'call' 'call_ret' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 4.30>
ST_10 : Operation 469 [2/8] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>"(i16 %data_90_V_load, i16 %data_91_V_load, i16 %data_92_V_load, i16 %data_93_V_load, i16 %data_94_V_load, i16 %data_95_V_load, i16 %data_90_V_1_load, i16 %data_91_V_1_load, i16 %data_92_V_1_load, i16 %data_93_V_1_load, i16 %data_94_V_1_load, i16 %data_95_V_1_load, i16 %data_90_V_2_load, i16 %data_91_V_2_load, i16 %data_92_V_2_load, i16 %data_93_V_2_load, i16 %data_94_V_2_load, i16 %data_95_V_2_load, i16 %data_90_V_3_load, i16 %data_91_V_3_load, i16 %data_92_V_3_load, i16 %data_93_V_3_load, i16 %data_94_V_3_load, i16 %data_95_V_3_load, i16 %data_90_V_4_load, i16 %data_91_V_4_load, i16 %data_92_V_4_load, i16 %data_93_V_4_load, i16 %data_94_V_4_load, i16 %data_95_V_4_load, i16 %data_90_V_5_load, i16 %data_91_V_5_load, i16 %data_92_V_5_load, i16 %data_93_V_5_load, i16 %data_94_V_5_load, i16 %data_95_V_5_load, i16 %data_90_V_6_load, i16 %data_91_V_6_load, i16 %data_92_V_6_load, i16 %data_93_V_6_load, i16 %data_94_V_6_load, i16 %data_95_V_6_load, i16 %data_90_V_7_load, i16 %data_91_V_7_load, i16 %data_92_V_7_load, i16 %data_93_V_7_load, i16 %data_94_V_7_load, i16 %data_95_V_7_load, i16 %data_90_V_8_load, i16 %data_91_V_8_load, i16 %data_92_V_8_load, i16 %data_93_V_8_load, i16 %data_94_V_8_load, i16 %data_95_V_8_load, i16 %data_90_V_9_load, i16 %data_91_V_9_load, i16 %data_92_V_9_load, i16 %data_93_V_9_load, i16 %data_94_V_9_load, i16 %data_95_V_9_load, i16 %data_90_V_10_load, i16 %data_91_V_10_load, i16 %data_92_V_10_load, i16 %data_93_V_10_load, i16 %data_94_V_10_load, i16 %data_95_V_10_load, i16 %data_90_V_11_load, i16 %data_91_V_11_load, i16 %data_92_V_11_load, i16 %data_93_V_11_load, i16 %data_94_V_11_load, i16 %data_95_V_11_load, i16 %data_90_V_12_load, i16 %data_91_V_12_load, i16 %data_92_V_12_load, i16 %data_93_V_12_load, i16 %data_94_V_12_load, i16 %data_95_V_12_load, i16 %data_90_V_13_load, i16 %data_91_V_13_load, i16 %data_92_V_13_load, i16 %data_93_V_13_load, i16 %data_94_V_13_load, i16 %data_95_V_13_load, i16 %data_90_V_14_load, i16 %data_91_V_14_load, i16 %data_92_V_14_load, i16 %data_93_V_14_load, i16 %data_94_V_14_load, i16 %data_95_V_14_load, i16 %data_90_V_15_load, i16 %data_91_V_15_load, i16 %data_92_V_15_load, i16 %data_93_V_15_load, i16 %data_94_V_15_load, i16 %data_95_V_15_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 469 'call' 'call_ret' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 3.78>
ST_11 : Operation 470 [1/8] (3.78ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>"(i16 %data_90_V_load, i16 %data_91_V_load, i16 %data_92_V_load, i16 %data_93_V_load, i16 %data_94_V_load, i16 %data_95_V_load, i16 %data_90_V_1_load, i16 %data_91_V_1_load, i16 %data_92_V_1_load, i16 %data_93_V_1_load, i16 %data_94_V_1_load, i16 %data_95_V_1_load, i16 %data_90_V_2_load, i16 %data_91_V_2_load, i16 %data_92_V_2_load, i16 %data_93_V_2_load, i16 %data_94_V_2_load, i16 %data_95_V_2_load, i16 %data_90_V_3_load, i16 %data_91_V_3_load, i16 %data_92_V_3_load, i16 %data_93_V_3_load, i16 %data_94_V_3_load, i16 %data_95_V_3_load, i16 %data_90_V_4_load, i16 %data_91_V_4_load, i16 %data_92_V_4_load, i16 %data_93_V_4_load, i16 %data_94_V_4_load, i16 %data_95_V_4_load, i16 %data_90_V_5_load, i16 %data_91_V_5_load, i16 %data_92_V_5_load, i16 %data_93_V_5_load, i16 %data_94_V_5_load, i16 %data_95_V_5_load, i16 %data_90_V_6_load, i16 %data_91_V_6_load, i16 %data_92_V_6_load, i16 %data_93_V_6_load, i16 %data_94_V_6_load, i16 %data_95_V_6_load, i16 %data_90_V_7_load, i16 %data_91_V_7_load, i16 %data_92_V_7_load, i16 %data_93_V_7_load, i16 %data_94_V_7_load, i16 %data_95_V_7_load, i16 %data_90_V_8_load, i16 %data_91_V_8_load, i16 %data_92_V_8_load, i16 %data_93_V_8_load, i16 %data_94_V_8_load, i16 %data_95_V_8_load, i16 %data_90_V_9_load, i16 %data_91_V_9_load, i16 %data_92_V_9_load, i16 %data_93_V_9_load, i16 %data_94_V_9_load, i16 %data_95_V_9_load, i16 %data_90_V_10_load, i16 %data_91_V_10_load, i16 %data_92_V_10_load, i16 %data_93_V_10_load, i16 %data_94_V_10_load, i16 %data_95_V_10_load, i16 %data_90_V_11_load, i16 %data_91_V_11_load, i16 %data_92_V_11_load, i16 %data_93_V_11_load, i16 %data_94_V_11_load, i16 %data_95_V_11_load, i16 %data_90_V_12_load, i16 %data_91_V_12_load, i16 %data_92_V_12_load, i16 %data_93_V_12_load, i16 %data_94_V_12_load, i16 %data_95_V_12_load, i16 %data_90_V_13_load, i16 %data_91_V_13_load, i16 %data_92_V_13_load, i16 %data_93_V_13_load, i16 %data_94_V_13_load, i16 %data_95_V_13_load, i16 %data_90_V_14_load, i16 %data_91_V_14_load, i16 %data_92_V_14_load, i16 %data_93_V_14_load, i16 %data_94_V_14_load, i16 %data_95_V_14_load, i16 %data_90_V_15_load, i16 %data_91_V_15_load, i16 %data_92_V_15_load, i16 %data_93_V_15_load, i16 %data_94_V_15_load, i16 %data_95_V_15_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 470 'call' 'call_ret' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 471 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 472 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 473 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 474 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 475 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 476 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 477 'extractvalue' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 478 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 479 'extractvalue' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 480 'extractvalue' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 481 'extractvalue' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 482 'extractvalue' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 483 'extractvalue' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 484 'extractvalue' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 485 'extractvalue' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 486 'extractvalue' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_data_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 16" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 487 'extractvalue' 'tmp_data_16_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_data_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 17" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 488 'extractvalue' 'tmp_data_17_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_data_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 18" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 489 'extractvalue' 'tmp_data_18_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_data_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 19" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 490 'extractvalue' 'tmp_data_19_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_data_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 20" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 491 'extractvalue' 'tmp_data_20_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_data_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 21" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 492 'extractvalue' 'tmp_data_21_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_data_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 22" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 493 'extractvalue' 'tmp_data_22_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_data_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 23" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 494 'extractvalue' 'tmp_data_23_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_data_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 24" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 495 'extractvalue' 'tmp_data_24_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_data_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 25" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 496 'extractvalue' 'tmp_data_25_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_data_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 26" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 497 'extractvalue' 'tmp_data_26_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_data_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 27" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 498 'extractvalue' 'tmp_data_27_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_data_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 28" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 499 'extractvalue' 'tmp_data_28_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_data_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 29" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 500 'extractvalue' 'tmp_data_29_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 2.18>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str30) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:51]   --->   Operation 501 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16* %res_stream_V_data_8_V, i16* %res_stream_V_data_9_V, i16* %res_stream_V_data_10_V, i16* %res_stream_V_data_11_V, i16* %res_stream_V_data_12_V, i16* %res_stream_V_data_13_V, i16* %res_stream_V_data_14_V, i16* %res_stream_V_data_15_V, i16* %res_stream_V_data_16_V, i16* %res_stream_V_data_17_V, i16* %res_stream_V_data_18_V, i16* %res_stream_V_data_19_V, i16* %res_stream_V_data_20_V, i16* %res_stream_V_data_21_V, i16* %res_stream_V_data_22_V, i16* %res_stream_V_data_23_V, i16* %res_stream_V_data_24_V, i16* %res_stream_V_data_25_V, i16* %res_stream_V_data_26_V, i16* %res_stream_V_data_27_V, i16* %res_stream_V_data_28_V, i16* %res_stream_V_data_29_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V, i16 %tmp_data_16_V, i16 %tmp_data_17_V, i16 %tmp_data_18_V, i16 %tmp_data_19_V, i16 %tmp_data_20_V, i16 %tmp_data_21_V, i16 %tmp_data_22_V, i16 %tmp_data_23_V, i16 %tmp_data_24_V, i16 %tmp_data_25_V, i16 %tmp_data_26_V, i16 %tmp_data_27_V, i16 %tmp_data_28_V, i16 %tmp_data_29_V)" [firmware/nnet_utils/nnet_dense_stream.h:62]   --->   Operation 502 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 503 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_in') with incoming values : ('i_in', firmware/nnet_utils/nnet_dense_stream.h:36) [171]  (1.77 ns)

 <State 2>: 3.3ns
The critical path consists of the following:
	'phi' operation ('i_in') with incoming values : ('i_in', firmware/nnet_utils/nnet_dense_stream.h:36) [171]  (0 ns)
	'shl' operation ('shl_ln44', firmware/nnet_utils/nnet_dense_stream.h:44) [190]  (0 ns)
	'sub' operation ('sub_ln203', firmware/nnet_utils/nnet_dense_stream.h:44) [192]  (1.87 ns)
	blocking operation 1.43 ns on control path)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data_stream_V_data_0_V' (firmware/nnet_utils/nnet_dense_stream.h:40) [181]  (2.19 ns)
	'store' operation ('store_ln44', firmware/nnet_utils/nnet_dense_stream.h:44) of variable 'data[0].V', firmware/nnet_utils/nnet_dense_stream.h:40 on local variable 'data[90].V' [195]  (0 ns)

 <State 4>: 4.3ns
The critical path consists of the following:
	'load' operation ('data_90_V_load', firmware/nnet_utils/nnet_dense_stream.h:48) on local variable 'data[90].V' [496]  (0 ns)
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' [592]  (4.3 ns)

 <State 5>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' [592]  (4.3 ns)

 <State 6>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' [592]  (4.3 ns)

 <State 7>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' [592]  (4.3 ns)

 <State 8>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' [592]  (4.3 ns)

 <State 9>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' [592]  (4.3 ns)

 <State 10>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' [592]  (4.3 ns)

 <State 11>: 3.79ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' [592]  (3.79 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res_stream_V_data_0_V' (firmware/nnet_utils/nnet_dense_stream.h:62) [624]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
