// Library - 16nm_Tests, Cell - Martin32_Test, View - schematic
// LAST TIME SAVED: Apr 22 13:21:24 2015
// NETLIST TIME: Apr 22 13:21:27 2015
`timescale 1ps / 1ps 

module Martin32_Test ( Ack, df, dt, sf, st, af, at, bf, bt, cf, ct );

output  Ack, df, dt;

input  cf, ct;

output [31:0]  st;
output [31:0]  sf;

input [31:0]  at;
input [31:0]  bf;
input [31:0]  af;
input [31:0]  bt;

// Buses in the design

wire  [31:0]  stT;

wire  [31:0]  btT;

wire  [31:0]  sfBar;

wire  [31:0]  atT;

wire  [31:0]  sfT;

wire  [31:0]  afT;

wire  [31:0]  stBar;

wire  [31:0]  btBar;

wire  [31:0]  bfT;

wire  [31:0]  bfBar;

wire  [31:0]  atBar;

wire  [31:0]  afBar;

// begin interface element definitions

wire dfBar;
wire dtBar;
wire ReqBar;
reg mixedNet99997;
reg mixedNet99992;
reg mixedNet99981;
reg mixedNet99980;
reg mixedNet99979;
reg mixedNet99978;
reg mixedNet99977;
reg mixedNet99973;
reg mixedNet99972;
reg mixedNet99970;
reg mixedNet99969;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99963;
reg mixedNet99962;
reg mixedNet99959;
reg mixedNet99957;
reg mixedNet99956;
reg mixedNet99955;
reg mixedNet99954;
reg mixedNet99953;
reg mixedNet99951;
reg mixedNet99950;
reg mixedNet99949;
reg mixedNet99947;
reg mixedNet99944;
reg mixedNet99938;
reg mixedNet99936;
reg mixedNet99932;
reg mixedNet99931;
reg mixedNet99930;
reg mixedNet99929;
reg mixedNet99928;
reg mixedNet99927;
reg mixedNet99926;
reg mixedNet99911;
reg mixedNet99906;
reg mixedNet99905;
reg mixedNet99900;
reg mixedNet99899;
reg mixedNet99897;
reg mixedNet99893;
reg mixedNet99892;
reg mixedNet99891;
reg mixedNet99890;
reg mixedNet99889;
reg mixedNet99888;
reg mixedNet99887;
reg mixedNet99886;
reg mixedNet99881;
reg mixedNet99878;
reg mixedNet99877;
reg mixedNet99874;
reg mixedNet99873;
reg mixedNet99870;
reg mixedNet99868;
reg mixedNet99867;
reg mixedNet99860;
reg mixedNet99856;
reg mixedNet99854;
reg mixedNet99849;
reg mixedNet99844;
reg mixedNet99840;
reg mixedNet99839;
reg mixedNet99820;
reg mixedNet99803;
assign sfBar[4] = mixedNet99997;
assign stBar[11] = mixedNet99992;
assign stBar[10] = mixedNet99981;
assign stBar[9] = mixedNet99980;
assign stBar[8] = mixedNet99979;
assign stBar[7] = mixedNet99978;
assign stBar[4] = mixedNet99977;
assign sfBar[30] = mixedNet99973;
assign stBar[6] = mixedNet99972;
assign stBar[5] = mixedNet99970;
assign stBar[3] = mixedNet99969;
assign stBar[2] = mixedNet99968;
assign stBar[1] = mixedNet99967;
assign sfBar[2] = mixedNet99966;
assign sfBar[23] = mixedNet99963;
assign sfBar[1] = mixedNet99962;
assign sfBar[0] = mixedNet99959;
assign dfBar = mixedNet99957;
assign stBar[14] = mixedNet99956;
assign dtBar = mixedNet99955;
assign stBar[15] = mixedNet99954;
assign stBar[16] = mixedNet99953;
assign ReqBar = mixedNet99951;
assign sfBar[29] = mixedNet99950;
assign stBar[22] = mixedNet99949;
assign sfBar[28] = mixedNet99947;
assign stBar[0] = mixedNet99944;
assign stBar[21] = mixedNet99938;
assign sfBar[3] = mixedNet99936;
assign sfBar[27] = mixedNet99932;
assign sfBar[12] = mixedNet99931;
assign sfBar[11] = mixedNet99930;
assign sfBar[26] = mixedNet99929;
assign stBar[20] = mixedNet99928;
assign sfBar[25] = mixedNet99927;
assign sfBar[10] = mixedNet99926;
assign stBar[19] = mixedNet99911;
assign stBar[13] = mixedNet99906;
assign stBar[12] = mixedNet99905;
assign sfBar[24] = mixedNet99900;
assign stBar[18] = mixedNet99899;
assign sfBar[22] = mixedNet99897;
assign sfBar[9] = mixedNet99893;
assign sfBar[31] = mixedNet99892;
assign stBar[26] = mixedNet99891;
assign stBar[27] = mixedNet99890;
assign stBar[28] = mixedNet99889;
assign stBar[29] = mixedNet99888;
assign stBar[30] = mixedNet99887;
assign sfBar[8] = mixedNet99886;
assign sfBar[7] = mixedNet99881;
assign stBar[23] = mixedNet99878;
assign stBar[24] = mixedNet99877;
assign sfBar[17] = mixedNet99874;
assign sfBar[6] = mixedNet99873;
assign sfBar[16] = mixedNet99870;
assign sfBar[15] = mixedNet99868;
assign sfBar[14] = mixedNet99867;
assign sfBar[5] = mixedNet99860;
assign sfBar[21] = mixedNet99856;
assign sfBar[20] = mixedNet99854;
assign stBar[31] = mixedNet99849;
assign sfBar[19] = mixedNet99844;
assign sfBar[18] = mixedNet99840;
assign sfBar[13] = mixedNet99839;
assign stBar[25] = mixedNet99820;
assign stBar[17] = mixedNet99803;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "Martin32_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

