This file is going to hold a cpu design in Verilog language. Also, it is going to hold some other little designs.
