// Seed: 2297846510
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri1 id_3
);
  wor id_5 = 1 == -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd66,
    parameter id_15 = 32'd84
) (
    input supply0 id_0
    , _id_15,
    output tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input wor id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10,
    input wire _id_11,
    input tri0 id_12,
    output wand id_13
);
  wor [~  id_11 : id_15] id_16;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_5,
      id_13
  );
  assign id_16 = id_12 && id_10;
endmodule
