{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import pandas as pd\n",
    "from openpyxl import load_workbook\n",
    "pd.options.display.max_rows = None"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 67,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 開啟檔案\n",
    "def open_brd_file(filepath):\n",
    "    f = open(filepath)\n",
    "    return f\n",
    "\n",
    "# parse net name\n",
    "def parse_net_name(string):\n",
    "    # 定義正規表達式\n",
    "    netNameRex = re.compile(r\"^\\s-?[A-Z]+[0-9]*_?[A-Z]+[0-9]*.*\")\n",
    "    netName = netNameRex.findall(string)\n",
    "    return netName\n",
    "\n",
    "# 找到總長度的欄位\n",
    "def total(string):\n",
    "    # 定義正規表達式\n",
    "    totalRex = re.compile(\"TOTAL\")\n",
    "    total = totalRex.findall(string)\n",
    "    return total\n",
    "#找到位置\n",
    "def parse_net(string):\n",
    "#     locationRex = re.compile(r\"([U|R|C|L|J]\\d+.[A-Z]*\\d*|VIA\\(T\\)|VIA\\s)\")\n",
    "    locationRex = re.compile(r\"([U|R|C|L|J][A-Z]+\\d+\\.[A-Z]*\\d*|[U|R|C|L|J][A-Z]+\\.[A-Z]*\\d*|[U|R|C|L|J]\\d+.[A-Z]*\\d*|[U|R|C|L|J][A-Z]*\\d+.[A-Z]*\\d*|VIA\\(T\\)|VIA\\s)\")\n",
    "    location = locationRex.findall(string)\n",
    "    if location and location[0] == \"VIA \":\n",
    "        location[0] = location[0].replace(\" \", \"\")\n",
    "    return location\n",
    "\n",
    "#找到單一段長度\n",
    "def sub_length(string):\n",
    "    lengthRex = re.compile(r\"(\\d+.\\d+)\")\n",
    "    length = lengthRex.findall(string)[-1]\n",
    "    return length \n",
    "\n",
    "# 找到層數\n",
    "def layer_num(string):\n",
    "    layerRex = re.compile(r\"BOTTOM|TOP|L\\d+$\")\n",
    "    layer = layerRex.findall(string)\n",
    "    return layer\n",
    "\n",
    "#找到總長度\n",
    "def total_length(string):\n",
    "    ttlLength = re.findall(r\"\\d+.\\d+\", string)[0]\n",
    "    return ttlLength\n",
    "\n",
    "#存csv\n",
    "def save_csv(datalist, filename):\n",
    "    df = pd.DataFrame(datalist)\n",
    "    df.to_csv(f'{filename}.csv', index = False)\n",
    "    \n",
    "# 存excel\n",
    "def save_excel(write, df, sheetName):\n",
    "#     df = pd.DataFrame(datalist)\n",
    "    df.to_excel(write, sheet_name=f'{sheetName}', index=False)\n",
    "    \n",
    "#刪多餘的raw\n",
    "def deleteNullVIAROW(df):\n",
    "    for i in range(df.shape[0]):\n",
    "        if df.loc[i, \"location\"] == \"VIA\" and df.loc[i, \"gap\"] == 0.0:\n",
    "            df.drop(i, axis=0, inplace=True)\n",
    "            \n",
    "#這一份txt total的path 數量\n",
    "def branchPathNum(df):\n",
    "    #扣掉net name/start_end/total length\n",
    "    maxPathNum = int((df.shape[1] - 3) / 2)\n",
    "    return maxPathNum"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "step1: test2_166.txt open.\n",
      "step2: test2_166.txt parsed done.\n",
      "step3: test2_166.xlsx saved.\n"
     ]
    }
   ],
   "source": [
    "#step1: 開啟檔案\n",
    "filepath = r\"test2_172.txt\"\n",
    "f = open_brd_file(filepath)\n",
    "print(f\"step1: {filepath} open.\")\n",
    "\n",
    "#step2: 解析檔案\n",
    "SQS = []\n",
    "summary = []\n",
    "netNameList = []\n",
    "\n",
    "for i in f:\n",
    "    i = i.replace(\"\\n\",\"\")#去掉換行符號\n",
    "    #如果不是net name 也不是 total\n",
    "    if not parse_net_name(i):\n",
    "        if not parse_net(i):\n",
    "            if not total(i):\n",
    "                continue\n",
    "            \n",
    "    #如果是net name\n",
    "    if parse_net_name(i):\n",
    "        data = {} #清空\n",
    "        netName = i\n",
    "        #建立netnamelist\n",
    "        netNameList.append(netName)\n",
    "        netPath = \"\"\n",
    "#         data.update({\"net_name\" : netName})\n",
    "#         SQS.append(data)\n",
    "#         print(data)\n",
    "    \n",
    "    #如果是location\n",
    "    elif parse_net(i):\n",
    "        data = {} #清空\n",
    "        \n",
    "        location = parse_net(i)[0]\n",
    "\n",
    "        length = float(sub_length(i))\n",
    "        layer = layer_num(i)[0] if layer_num(i) else \"\"\n",
    "        data.update({\"net_name\" : netName, \"location\" : location, \"length\": length, \"layer\": layer})\n",
    "#         print(data)\n",
    "        SQS.append(data)\n",
    "        \n",
    "    \n",
    "    #如果是total那一行\n",
    "    elif total(i):\n",
    "        data = {} #清空\n",
    "        ttlLength = float(total_length(i))\n",
    "        data.update({\"net_name\" : netName, \"total_length\" : ttlLength})\n",
    "#         print(data)\n",
    "        summary.append(data)\n",
    "        \n",
    "print(f\"step2: {filepath} parsed done.\")\n",
    "\n",
    "\n",
    "#存取df\n",
    "dfsummary, dfSQS, dfSQSR = pd.DataFrame(summary), pd.DataFrame(SQS), pd.DataFrame(SQS)\n",
    "\n",
    "#修改df\n",
    "for i in netNameList:\n",
    "    indexList = dfSQSR[dfSQSR[\"net_name\"] == f\"{i}\"].index.tolist()\n",
    "    \n",
    "    # 填第一個元件的layer空格 \n",
    "    # ex. TOP = TOP\n",
    "    dfSQSR.loc[indexList[0],\"layer\"] = dfSQSR.loc[indexList[1],\"layer\"]\n",
    "    \n",
    "    #每個netname裡面找gap\n",
    "    length = len(indexList)\n",
    "    for index in indexList[::-1]:\n",
    "        if length > 1:\n",
    "            gap = dfSQSR.loc[index][\"length\"] - dfSQSR.loc[index-1][\"length\"]\n",
    "            dfSQSR.loc[index,\"gap\"] = gap\n",
    "        else:\n",
    "            gap = 0\n",
    "            dfSQSR.loc[index,\"gap\"] = gap\n",
    "        length -= 1\n",
    "#         print(index, gap)\n",
    "\n",
    "#刪除多餘的VIA\n",
    "deleteNullVIAROW(dfSQSR)    \n",
    "    \n",
    "#在summary建立branch path & branch length\n",
    "for i in netNameList:\n",
    "    indexList = dfSQSR[dfSQSR[\"net_name\"] == f\"{i}\"].index.tolist()\n",
    "    path = \"\"\n",
    "    connIdxList = []\n",
    "    \n",
    "    for idx in indexList:\n",
    "        if not re.findall(\"VIA\", dfSQSR.loc[idx, \"location\"]): #找出connnector index 排出VIA, VIA(T)\n",
    "            connIdxList.append(idx)\n",
    "\n",
    "    length = len(connIdxList)\n",
    "    \n",
    "    #找出connector 在每條indexlist 裡面的index\n",
    "    num = 0\n",
    "    netIndex = dfsummary[dfsummary[\"net_name\"] == f\"{i}\"].index.tolist()\n",
    "    \n",
    "    #把起始點&終點 加入summary\n",
    "    start_end = f\"{dfSQSR.loc[indexList[0], 'location']}:{dfSQSR.loc[indexList[-1], 'location']}\"\n",
    "\n",
    "    dfsummary.loc[netIndex, \"start_end_path\"] = start_end\n",
    "    \n",
    "    \n",
    "    for idx in range(length - 1):\n",
    "        num +=1 \n",
    "        pathIdx = []\n",
    "        pathIdx.append(indexList.index(connIdxList[idx]))\n",
    "        pathIdx.append(indexList.index(connIdxList[idx + 1]))\n",
    "               \n",
    "        #抓出兩兩conn\n",
    "        connector = \"\"\n",
    "        for j in pathIdx:\n",
    "            connector += dfSQSR.loc[indexList[j], \"location\"] + \":\"\n",
    "        \n",
    "        connector = connector[:-1] \n",
    "        dfsummary.loc[netIndex, f\"path{num}\"] = connector\n",
    "        \n",
    "        #算出兩兩conn間的長度\n",
    "        branchLen = 0\n",
    "        for k in indexList[ pathIdx[0]+1 : pathIdx[1]+1]:\n",
    "            branchLen += dfSQSR.loc[k, \"gap\"]\n",
    "\n",
    "        dfsummary.loc[netIndex, f\"length{num}\"] = branchLen\n",
    "\n",
    "        \n",
    "#調整dfsummary的順序\n",
    "startEndColumn = dfsummary.pop(dfsummary.columns[2])\n",
    "dfsummary.insert(1, startEndColumn.name, startEndColumn)\n",
    "   \n",
    "\n",
    "#轉成final SQS資料\n",
    "column1 = []\n",
    "column2 = []\n",
    "for row in range(dfsummary.shape[0]):\n",
    "    column1.append(dfsummary.loc[row,\"net_name\"])\n",
    "    column1.append(dfsummary.loc[row,\"start_end_path\"])\n",
    "    column2.append(\"\")\n",
    "    column2.append(dfsummary.loc[row,\"total_length\"])\n",
    "\n",
    "\n",
    "    for num in range(branchPathNum(dfsummary)):\n",
    "\n",
    "        column1.append(dfsummary.loc[row,f\"path{num + 1}\"])\n",
    "        column2.append(dfsummary.loc[row,f\"length{num + 1}\"])\n",
    "        \n",
    "final = {\n",
    "    \"SQS\"    : column1,\n",
    "    \"length\" :column2\n",
    "}\n",
    "#轉成df 順便去掉空值\n",
    "dfFinal = pd.DataFrame(final).dropna(axis=0)        \n",
    "    \n",
    "    \n",
    "# step3: 儲存檔案\n",
    "filename = re.findall(r\"^\\w*\", filepath)[0]\n",
    "write = pd.ExcelWriter(f'{filename}.xlsx')\n",
    "save_excel(write, dfFinal, \"final\")\n",
    "save_excel(write, dfsummary, \"summary\")\n",
    "save_excel(write, dfSQS, \"data base\")\n",
    "save_excel(write, dfSQSR, \"SQS\")\n",
    "write.save()\n",
    "\n",
    "print(f\"step3: {filename}.xlsx saved.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "step1: test2_166.txt open.\n",
      "step2: test2_166.txt parsed done.\n"
     ]
    }
   ],
   "source": [
    "#step1: 開啟檔案\n",
    "filepath = r\"test2_166.txt\"\n",
    "f = open_brd_file(filepath)\n",
    "print(f\"step1: {filepath} open.\")\n",
    "\n",
    "#step2: 解析檔案\n",
    "SQS = []\n",
    "summary = []\n",
    "netNameList = []\n",
    "\n",
    "for i in f:\n",
    "    i = i.replace(\"\\n\",\"\")#去掉換行符號\n",
    "    #如果不是net name 也不是 total\n",
    "    if not parse_net_name(i):\n",
    "        if not parse_net(i):\n",
    "            if not total(i):\n",
    "                continue\n",
    "            \n",
    "    #如果是net name\n",
    "    if parse_net_name(i):\n",
    "        data = {} #清空\n",
    "        netName = i\n",
    "        #建立netnamelist\n",
    "        netNameList.append(netName)\n",
    "        netPath = \"\"\n",
    "#         data.update({\"net_name\" : netName})\n",
    "#         SQS.append(data)\n",
    "#         print(data)\n",
    "    \n",
    "    #如果是location\n",
    "    elif parse_net(i):\n",
    "        data = {} #清空\n",
    "        \n",
    "        location = parse_net(i)[0]\n",
    "\n",
    "        length = float(sub_length(i))\n",
    "        layer = layer_num(i)[0] if layer_num(i) else \"\"\n",
    "        data.update({\"net_name\" : netName, \"location\" : location, \"length\": length, \"layer\": layer})\n",
    "#         print(data)\n",
    "        SQS.append(data)\n",
    "        \n",
    "    \n",
    "    #如果是total那一行\n",
    "    elif total(i):\n",
    "        data = {} #清空\n",
    "        ttlLength = float(total_length(i))\n",
    "        data.update({\"net_name\" : netName, \"total_length\" : ttlLength})\n",
    "#         print(data)\n",
    "        summary.append(data)\n",
    "        \n",
    "print(f\"step2: {filepath} parsed done.\")\n",
    "\n",
    "\n",
    "#存取df\n",
    "dfsummary1, dfSQS1, dfSQSR1 = pd.DataFrame(summary), pd.DataFrame(SQS), pd.DataFrame(SQS)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>net_name</th>\n",
       "      <th>location</th>\n",
       "      <th>length</th>\n",
       "      <th>layer</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>UCPU1.DV30</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA</td>\n",
       "      <td>599.337</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA</td>\n",
       "      <td>599.337</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA</td>\n",
       "      <td>768.006</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA</td>\n",
       "      <td>768.006</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA(T)</td>\n",
       "      <td>1859.664</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>R7203.1</td>\n",
       "      <td>1896.078</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>U7201.30</td>\n",
       "      <td>1936.255</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>R7001.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>VIA</td>\n",
       "      <td>22.902</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>VIA</td>\n",
       "      <td>317.723</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>VIA</td>\n",
       "      <td>8144.589</td>\n",
       "      <td>L6</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>UCPU1.DW30</td>\n",
       "      <td>8165.702</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>R7209.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1732.702</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1732.702</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>UCPU1.BY3</td>\n",
       "      <td>1732.702</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>-PCIE3_CLK_100M_R</td>\n",
       "      <td>U7201.33</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>-PCIE3_CLK_100M_R</td>\n",
       "      <td>R7209.2</td>\n",
       "      <td>71.992</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>155.528</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>155.528</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>4045.075</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>4045.075</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>UCPU1.CN8</td>\n",
       "      <td>4045.075</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>R1506.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA(T)</td>\n",
       "      <td>318.626</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>UCPU1.DK39</td>\n",
       "      <td>339.084</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA</td>\n",
       "      <td>2216.095</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA</td>\n",
       "      <td>2632.388</td>\n",
       "      <td>L3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA</td>\n",
       "      <td>2632.388</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>R7218.1</td>\n",
       "      <td>2903.063</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>33</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA</td>\n",
       "      <td>9051.748</td>\n",
       "      <td>L6</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>34</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>R7002.2</td>\n",
       "      <td>9090.404</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>R7210.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1732.412</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>39</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1732.412</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>40</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>UCPU1.BY4</td>\n",
       "      <td>1732.412</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>41</th>\n",
       "      <td>PCIE3_CLK_100M_R</td>\n",
       "      <td>U7201.34</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>42</th>\n",
       "      <td>PCIE3_CLK_100M_R</td>\n",
       "      <td>R7210.2</td>\n",
       "      <td>71.827</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>43</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>R7212.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>44</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>45</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>46</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1418.985</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>47</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1418.985</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>48</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>UCPU1.CT1</td>\n",
       "      <td>1418.985</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>49</th>\n",
       "      <td>PCIE3_WLAN_RX_DN_R</td>\n",
       "      <td>U7201.36</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>50</th>\n",
       "      <td>PCIE3_WLAN_RX_DN_R</td>\n",
       "      <td>R7212.2</td>\n",
       "      <td>65.516</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>51</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>R7214.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>52</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>53</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>54</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1419.664</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>55</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1419.664</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>56</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>UCPU1.CT2</td>\n",
       "      <td>1419.664</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>57</th>\n",
       "      <td>PCIE3_WLAN_RX_DP_R</td>\n",
       "      <td>U7201.37</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>58</th>\n",
       "      <td>PCIE3_WLAN_RX_DP_R</td>\n",
       "      <td>R7214.2</td>\n",
       "      <td>66.004</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>59</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>C7210.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>60</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>61</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>62</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1476.004</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>63</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1476.004</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>64</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>UCPU1.CU7</td>\n",
       "      <td>1476.004</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>65</th>\n",
       "      <td>PCIE3_WLAN_TX_DN_C</td>\n",
       "      <td>U7201.39</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>66</th>\n",
       "      <td>PCIE3_WLAN_TX_DN_C</td>\n",
       "      <td>C7210.2</td>\n",
       "      <td>66.539</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>67</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>C7209.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>68</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>69</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>70</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1475.772</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>71</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1475.772</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>72</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>UCPU1.CU8</td>\n",
       "      <td>1475.772</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>73</th>\n",
       "      <td>PCIE3_WLAN_TX_DP_C</td>\n",
       "      <td>U7201.40</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>74</th>\n",
       "      <td>PCIE3_WLAN_TX_DP_C</td>\n",
       "      <td>C7209.2</td>\n",
       "      <td>66.567</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>75</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>154.737</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>76</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>154.737</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>77</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>4044.195</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>78</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>4044.195</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>79</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>UCPU1.CN7</td>\n",
       "      <td>4044.195</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>80</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>412.055</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>81</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>412.055</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>82</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3707.485</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>83</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3707.485</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>84</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>UCPU1.V2</td>\n",
       "      <td>3707.485</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>85</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>419.498</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>86</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>419.498</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>87</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3706.689</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>88</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3706.689</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>89</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>UCPU1.V1</td>\n",
       "      <td>3706.689</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>90</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>C7007.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>91</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>92</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>93</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3257.531</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>94</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3257.531</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>95</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>UCPU1.Y7</td>\n",
       "      <td>3257.531</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>96</th>\n",
       "      <td>PCIE4_L0_SSD_TXN_CONN</td>\n",
       "      <td>C7007.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>97</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>C7008.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>98</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>99</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>100</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3257.015</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>101</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3257.015</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>102</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>UCPU1.Y5</td>\n",
       "      <td>3257.015</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>103</th>\n",
       "      <td>PCIE4_L0_SSD_TXP_CONN</td>\n",
       "      <td>C7008.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>104</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>494.211</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>105</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>494.211</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>106</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3779.338</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>107</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3779.338</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>108</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>UCPU1.T2</td>\n",
       "      <td>3779.338</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>109</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>501.336</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>110</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>501.336</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>111</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3778.820</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>112</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3778.820</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>113</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>UCPU1.T1</td>\n",
       "      <td>3778.820</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>114</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>C7005.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>115</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>401.247</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>116</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>401.247</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>117</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3321.491</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>118</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3321.491</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>119</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>UCPU1.V7</td>\n",
       "      <td>3321.491</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>120</th>\n",
       "      <td>PCIE4_L1_SSD_TXN_CONN</td>\n",
       "      <td>C7005.2</td>\n",
       "      <td>70.556</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>121</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>C7006.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>122</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>389.793</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>123</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>389.793</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>124</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3321.949</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>125</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3321.949</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>126</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>UCPU1.V5</td>\n",
       "      <td>3321.949</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>127</th>\n",
       "      <td>PCIE4_L1_SSD_TXP_CONN</td>\n",
       "      <td>C7006.2</td>\n",
       "      <td>71.064</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>128</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>587.602</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>129</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>587.602</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>130</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3858.954</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>131</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3858.954</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>132</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>UCPU1.R2</td>\n",
       "      <td>3858.954</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>133</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>595.040</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>134</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>595.040</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>135</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3857.959</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>136</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3857.959</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>137</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>UCPU1.R1</td>\n",
       "      <td>3857.959</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>138</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>C7003.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>139</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>572.069</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>140</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>572.069</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>141</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3391.431</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>142</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3391.431</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>143</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>UCPU1.T7</td>\n",
       "      <td>3391.431</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>144</th>\n",
       "      <td>PCIE4_L2_SSD_TXN_CONN</td>\n",
       "      <td>C7003.2</td>\n",
       "      <td>67.096</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>145</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>C7004.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>146</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>559.665</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>147</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>559.665</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>148</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3391.121</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>149</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3391.121</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>150</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>UCPU1.T5</td>\n",
       "      <td>3391.121</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>151</th>\n",
       "      <td>PCIE4_L2_SSD_TXP_CONN</td>\n",
       "      <td>C7004.2</td>\n",
       "      <td>68.524</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>152</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>672.440</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>153</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>672.440</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>154</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3983.656</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>155</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3983.656</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>156</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>UCPU1.N2</td>\n",
       "      <td>3983.656</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>157</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>672.032</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>158</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>672.032</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>159</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3983.065</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>160</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3983.065</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>161</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>UCPU1.N1</td>\n",
       "      <td>3983.065</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>162</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>C7001.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>163</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>748.522</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>164</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>748.522</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>165</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3595.208</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>166</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3595.208</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>167</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>UCPU1.P7</td>\n",
       "      <td>3595.208</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>168</th>\n",
       "      <td>PCIE4_L3_SSD_TXN_CONN</td>\n",
       "      <td>C7001.2</td>\n",
       "      <td>62.879</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>169</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>C7002.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>170</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>736.118</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>171</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>736.118</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>172</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3594.716</td>\n",
       "      <td>L8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>173</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3594.716</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>174</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>UCPU1.P5</td>\n",
       "      <td>3594.716</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>175</th>\n",
       "      <td>PCIE4_L3_SSD_TXP_CONN</td>\n",
       "      <td>C7002.2</td>\n",
       "      <td>62.741</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>176</th>\n",
       "      <td>PCIE4_RCOMPN</td>\n",
       "      <td>R1208.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>177</th>\n",
       "      <td>PCIE4_RCOMPN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>23.349</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>178</th>\n",
       "      <td>PCIE4_RCOMPN</td>\n",
       "      <td>UCPU1.V12</td>\n",
       "      <td>49.136</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>179</th>\n",
       "      <td>PCIE4_RCOMPP</td>\n",
       "      <td>UCPU1.Y12</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>180</th>\n",
       "      <td>PCIE4_RCOMPP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>27.337</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>181</th>\n",
       "      <td>PCIE4_RCOMPP</td>\n",
       "      <td>R1208.1</td>\n",
       "      <td>51.717</td>\n",
       "      <td>TOP</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>182</th>\n",
       "      <td>PCIE_COMPN</td>\n",
       "      <td>R1204.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>183</th>\n",
       "      <td>PCIE_COMPN</td>\n",
       "      <td>UCPU1.DT9</td>\n",
       "      <td>139.861</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>184</th>\n",
       "      <td>PCIE_COMPP</td>\n",
       "      <td>R1204.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>185</th>\n",
       "      <td>PCIE_COMPP</td>\n",
       "      <td>UCPU1.DV9</td>\n",
       "      <td>110.848</td>\n",
       "      <td>BOTTOM</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                   net_name    location    length   layer\n",
       "0             -CLKREQ_PCIE3  UCPU1.DV30     0.000        \n",
       "1             -CLKREQ_PCIE3         VIA   599.337  BOTTOM\n",
       "2             -CLKREQ_PCIE3         VIA   599.337     TOP\n",
       "3             -CLKREQ_PCIE3         VIA   768.006      L8\n",
       "4             -CLKREQ_PCIE3         VIA   768.006     TOP\n",
       "5             -CLKREQ_PCIE3      VIA(T)  1859.664  BOTTOM\n",
       "6             -CLKREQ_PCIE3     R7203.1  1896.078     TOP\n",
       "7             -CLKREQ_PCIE3    U7201.30  1936.255  BOTTOM\n",
       "8             -CLKREQ_PCIE4     R7001.1     0.000        \n",
       "9             -CLKREQ_PCIE4         VIA    22.902     TOP\n",
       "10            -CLKREQ_PCIE4         VIA   317.723  BOTTOM\n",
       "11            -CLKREQ_PCIE4         VIA  8144.589      L6\n",
       "12            -CLKREQ_PCIE4  UCPU1.DW30  8165.702  BOTTOM\n",
       "13          -PCIE3_CLK_100M     R7209.1     0.000        \n",
       "14          -PCIE3_CLK_100M         VIA     0.000     TOP\n",
       "15          -PCIE3_CLK_100M         VIA     0.000     TOP\n",
       "16          -PCIE3_CLK_100M         VIA  1732.702      L8\n",
       "17          -PCIE3_CLK_100M         VIA  1732.702     TOP\n",
       "18          -PCIE3_CLK_100M   UCPU1.BY3  1732.702     TOP\n",
       "19        -PCIE3_CLK_100M_R    U7201.33     0.000        \n",
       "20        -PCIE3_CLK_100M_R     R7209.2    71.992  BOTTOM\n",
       "21          -PCIE4_CLK_100M         VIA   155.528  BOTTOM\n",
       "22          -PCIE4_CLK_100M         VIA   155.528     TOP\n",
       "23          -PCIE4_CLK_100M         VIA  4045.075      L8\n",
       "24          -PCIE4_CLK_100M         VIA  4045.075     TOP\n",
       "25          -PCIE4_CLK_100M   UCPU1.CN8  4045.075     TOP\n",
       "26               -PCIE_WAKE     R1506.2     0.000        \n",
       "27               -PCIE_WAKE      VIA(T)   318.626     TOP\n",
       "28               -PCIE_WAKE  UCPU1.DK39   339.084  BOTTOM\n",
       "29               -PCIE_WAKE         VIA  2216.095      L8\n",
       "30               -PCIE_WAKE         VIA  2632.388      L3\n",
       "31               -PCIE_WAKE         VIA  2632.388     TOP\n",
       "32               -PCIE_WAKE     R7218.1  2903.063     TOP\n",
       "33               -PCIE_WAKE         VIA  9051.748      L6\n",
       "34               -PCIE_WAKE     R7002.2  9090.404     TOP\n",
       "35           PCIE3_CLK_100M     R7210.1     0.000        \n",
       "36           PCIE3_CLK_100M         VIA     0.000     TOP\n",
       "37           PCIE3_CLK_100M         VIA     0.000     TOP\n",
       "38           PCIE3_CLK_100M         VIA  1732.412      L8\n",
       "39           PCIE3_CLK_100M         VIA  1732.412     TOP\n",
       "40           PCIE3_CLK_100M   UCPU1.BY4  1732.412     TOP\n",
       "41         PCIE3_CLK_100M_R    U7201.34     0.000        \n",
       "42         PCIE3_CLK_100M_R     R7210.2    71.827  BOTTOM\n",
       "43         PCIE3_WLAN_RX_DN     R7212.1     0.000        \n",
       "44         PCIE3_WLAN_RX_DN         VIA     0.000     TOP\n",
       "45         PCIE3_WLAN_RX_DN         VIA     0.000     TOP\n",
       "46         PCIE3_WLAN_RX_DN         VIA  1418.985      L8\n",
       "47         PCIE3_WLAN_RX_DN         VIA  1418.985     TOP\n",
       "48         PCIE3_WLAN_RX_DN   UCPU1.CT1  1418.985     TOP\n",
       "49       PCIE3_WLAN_RX_DN_R    U7201.36     0.000        \n",
       "50       PCIE3_WLAN_RX_DN_R     R7212.2    65.516  BOTTOM\n",
       "51         PCIE3_WLAN_RX_DP     R7214.1     0.000        \n",
       "52         PCIE3_WLAN_RX_DP         VIA     0.000     TOP\n",
       "53         PCIE3_WLAN_RX_DP         VIA     0.000     TOP\n",
       "54         PCIE3_WLAN_RX_DP         VIA  1419.664      L8\n",
       "55         PCIE3_WLAN_RX_DP         VIA  1419.664     TOP\n",
       "56         PCIE3_WLAN_RX_DP   UCPU1.CT2  1419.664     TOP\n",
       "57       PCIE3_WLAN_RX_DP_R    U7201.37     0.000        \n",
       "58       PCIE3_WLAN_RX_DP_R     R7214.2    66.004  BOTTOM\n",
       "59         PCIE3_WLAN_TX_DN     C7210.1     0.000        \n",
       "60         PCIE3_WLAN_TX_DN         VIA     0.000     TOP\n",
       "61         PCIE3_WLAN_TX_DN         VIA     0.000     TOP\n",
       "62         PCIE3_WLAN_TX_DN         VIA  1476.004      L8\n",
       "63         PCIE3_WLAN_TX_DN         VIA  1476.004     TOP\n",
       "64         PCIE3_WLAN_TX_DN   UCPU1.CU7  1476.004     TOP\n",
       "65       PCIE3_WLAN_TX_DN_C    U7201.39     0.000        \n",
       "66       PCIE3_WLAN_TX_DN_C     C7210.2    66.539  BOTTOM\n",
       "67         PCIE3_WLAN_TX_DP     C7209.1     0.000        \n",
       "68         PCIE3_WLAN_TX_DP         VIA     0.000     TOP\n",
       "69         PCIE3_WLAN_TX_DP         VIA     0.000     TOP\n",
       "70         PCIE3_WLAN_TX_DP         VIA  1475.772      L8\n",
       "71         PCIE3_WLAN_TX_DP         VIA  1475.772     TOP\n",
       "72         PCIE3_WLAN_TX_DP   UCPU1.CU8  1475.772     TOP\n",
       "73       PCIE3_WLAN_TX_DP_C    U7201.40     0.000        \n",
       "74       PCIE3_WLAN_TX_DP_C     C7209.2    66.567  BOTTOM\n",
       "75           PCIE4_CLK_100M         VIA   154.737  BOTTOM\n",
       "76           PCIE4_CLK_100M         VIA   154.737     TOP\n",
       "77           PCIE4_CLK_100M         VIA  4044.195      L8\n",
       "78           PCIE4_CLK_100M         VIA  4044.195     TOP\n",
       "79           PCIE4_CLK_100M   UCPU1.CN7  4044.195     TOP\n",
       "80         PCIE4_L0_SSD_RXN         VIA   412.055  BOTTOM\n",
       "81         PCIE4_L0_SSD_RXN         VIA   412.055     TOP\n",
       "82         PCIE4_L0_SSD_RXN         VIA  3707.485      L8\n",
       "83         PCIE4_L0_SSD_RXN         VIA  3707.485     TOP\n",
       "84         PCIE4_L0_SSD_RXN    UCPU1.V2  3707.485     TOP\n",
       "85         PCIE4_L0_SSD_RXP         VIA   419.498  BOTTOM\n",
       "86         PCIE4_L0_SSD_RXP         VIA   419.498     TOP\n",
       "87         PCIE4_L0_SSD_RXP         VIA  3706.689      L8\n",
       "88         PCIE4_L0_SSD_RXP         VIA  3706.689     TOP\n",
       "89         PCIE4_L0_SSD_RXP    UCPU1.V1  3706.689     TOP\n",
       "90         PCIE4_L0_SSD_TXN     C7007.1     0.000        \n",
       "91         PCIE4_L0_SSD_TXN         VIA     0.000     TOP\n",
       "92         PCIE4_L0_SSD_TXN         VIA     0.000     TOP\n",
       "93         PCIE4_L0_SSD_TXN         VIA  3257.531      L8\n",
       "94         PCIE4_L0_SSD_TXN         VIA  3257.531     TOP\n",
       "95         PCIE4_L0_SSD_TXN    UCPU1.Y7  3257.531     TOP\n",
       "96    PCIE4_L0_SSD_TXN_CONN     C7007.2     0.000        \n",
       "97         PCIE4_L0_SSD_TXP     C7008.1     0.000        \n",
       "98         PCIE4_L0_SSD_TXP         VIA     0.000     TOP\n",
       "99         PCIE4_L0_SSD_TXP         VIA     0.000     TOP\n",
       "100        PCIE4_L0_SSD_TXP         VIA  3257.015      L8\n",
       "101        PCIE4_L0_SSD_TXP         VIA  3257.015     TOP\n",
       "102        PCIE4_L0_SSD_TXP    UCPU1.Y5  3257.015     TOP\n",
       "103   PCIE4_L0_SSD_TXP_CONN     C7008.2     0.000        \n",
       "104        PCIE4_L1_SSD_RXN         VIA   494.211  BOTTOM\n",
       "105        PCIE4_L1_SSD_RXN         VIA   494.211     TOP\n",
       "106        PCIE4_L1_SSD_RXN         VIA  3779.338      L8\n",
       "107        PCIE4_L1_SSD_RXN         VIA  3779.338     TOP\n",
       "108        PCIE4_L1_SSD_RXN    UCPU1.T2  3779.338     TOP\n",
       "109        PCIE4_L1_SSD_RXP         VIA   501.336  BOTTOM\n",
       "110        PCIE4_L1_SSD_RXP         VIA   501.336     TOP\n",
       "111        PCIE4_L1_SSD_RXP         VIA  3778.820      L8\n",
       "112        PCIE4_L1_SSD_RXP         VIA  3778.820     TOP\n",
       "113        PCIE4_L1_SSD_RXP    UCPU1.T1  3778.820     TOP\n",
       "114        PCIE4_L1_SSD_TXN     C7005.1     0.000        \n",
       "115        PCIE4_L1_SSD_TXN         VIA   401.247  BOTTOM\n",
       "116        PCIE4_L1_SSD_TXN         VIA   401.247     TOP\n",
       "117        PCIE4_L1_SSD_TXN         VIA  3321.491      L8\n",
       "118        PCIE4_L1_SSD_TXN         VIA  3321.491     TOP\n",
       "119        PCIE4_L1_SSD_TXN    UCPU1.V7  3321.491     TOP\n",
       "120   PCIE4_L1_SSD_TXN_CONN     C7005.2    70.556  BOTTOM\n",
       "121        PCIE4_L1_SSD_TXP     C7006.1     0.000        \n",
       "122        PCIE4_L1_SSD_TXP         VIA   389.793  BOTTOM\n",
       "123        PCIE4_L1_SSD_TXP         VIA   389.793     TOP\n",
       "124        PCIE4_L1_SSD_TXP         VIA  3321.949      L8\n",
       "125        PCIE4_L1_SSD_TXP         VIA  3321.949     TOP\n",
       "126        PCIE4_L1_SSD_TXP    UCPU1.V5  3321.949     TOP\n",
       "127   PCIE4_L1_SSD_TXP_CONN     C7006.2    71.064  BOTTOM\n",
       "128        PCIE4_L2_SSD_RXN         VIA   587.602  BOTTOM\n",
       "129        PCIE4_L2_SSD_RXN         VIA   587.602     TOP\n",
       "130        PCIE4_L2_SSD_RXN         VIA  3858.954      L8\n",
       "131        PCIE4_L2_SSD_RXN         VIA  3858.954     TOP\n",
       "132        PCIE4_L2_SSD_RXN    UCPU1.R2  3858.954     TOP\n",
       "133        PCIE4_L2_SSD_RXP         VIA   595.040  BOTTOM\n",
       "134        PCIE4_L2_SSD_RXP         VIA   595.040     TOP\n",
       "135        PCIE4_L2_SSD_RXP         VIA  3857.959      L8\n",
       "136        PCIE4_L2_SSD_RXP         VIA  3857.959     TOP\n",
       "137        PCIE4_L2_SSD_RXP    UCPU1.R1  3857.959     TOP\n",
       "138        PCIE4_L2_SSD_TXN     C7003.1     0.000        \n",
       "139        PCIE4_L2_SSD_TXN         VIA   572.069  BOTTOM\n",
       "140        PCIE4_L2_SSD_TXN         VIA   572.069     TOP\n",
       "141        PCIE4_L2_SSD_TXN         VIA  3391.431      L8\n",
       "142        PCIE4_L2_SSD_TXN         VIA  3391.431     TOP\n",
       "143        PCIE4_L2_SSD_TXN    UCPU1.T7  3391.431     TOP\n",
       "144   PCIE4_L2_SSD_TXN_CONN     C7003.2    67.096  BOTTOM\n",
       "145        PCIE4_L2_SSD_TXP     C7004.1     0.000        \n",
       "146        PCIE4_L2_SSD_TXP         VIA   559.665  BOTTOM\n",
       "147        PCIE4_L2_SSD_TXP         VIA   559.665     TOP\n",
       "148        PCIE4_L2_SSD_TXP         VIA  3391.121      L8\n",
       "149        PCIE4_L2_SSD_TXP         VIA  3391.121     TOP\n",
       "150        PCIE4_L2_SSD_TXP    UCPU1.T5  3391.121     TOP\n",
       "151   PCIE4_L2_SSD_TXP_CONN     C7004.2    68.524  BOTTOM\n",
       "152        PCIE4_L3_SSD_RXN         VIA   672.440  BOTTOM\n",
       "153        PCIE4_L3_SSD_RXN         VIA   672.440     TOP\n",
       "154        PCIE4_L3_SSD_RXN         VIA  3983.656      L8\n",
       "155        PCIE4_L3_SSD_RXN         VIA  3983.656     TOP\n",
       "156        PCIE4_L3_SSD_RXN    UCPU1.N2  3983.656     TOP\n",
       "157        PCIE4_L3_SSD_RXP         VIA   672.032  BOTTOM\n",
       "158        PCIE4_L3_SSD_RXP         VIA   672.032     TOP\n",
       "159        PCIE4_L3_SSD_RXP         VIA  3983.065      L8\n",
       "160        PCIE4_L3_SSD_RXP         VIA  3983.065     TOP\n",
       "161        PCIE4_L3_SSD_RXP    UCPU1.N1  3983.065     TOP\n",
       "162        PCIE4_L3_SSD_TXN     C7001.1     0.000        \n",
       "163        PCIE4_L3_SSD_TXN         VIA   748.522  BOTTOM\n",
       "164        PCIE4_L3_SSD_TXN         VIA   748.522     TOP\n",
       "165        PCIE4_L3_SSD_TXN         VIA  3595.208      L8\n",
       "166        PCIE4_L3_SSD_TXN         VIA  3595.208     TOP\n",
       "167        PCIE4_L3_SSD_TXN    UCPU1.P7  3595.208     TOP\n",
       "168   PCIE4_L3_SSD_TXN_CONN     C7001.2    62.879  BOTTOM\n",
       "169        PCIE4_L3_SSD_TXP     C7002.1     0.000        \n",
       "170        PCIE4_L3_SSD_TXP         VIA   736.118  BOTTOM\n",
       "171        PCIE4_L3_SSD_TXP         VIA   736.118     TOP\n",
       "172        PCIE4_L3_SSD_TXP         VIA  3594.716      L8\n",
       "173        PCIE4_L3_SSD_TXP         VIA  3594.716     TOP\n",
       "174        PCIE4_L3_SSD_TXP    UCPU1.P5  3594.716     TOP\n",
       "175   PCIE4_L3_SSD_TXP_CONN     C7002.2    62.741  BOTTOM\n",
       "176            PCIE4_RCOMPN     R1208.2     0.000        \n",
       "177            PCIE4_RCOMPN         VIA    23.349     TOP\n",
       "178            PCIE4_RCOMPN   UCPU1.V12    49.136  BOTTOM\n",
       "179            PCIE4_RCOMPP   UCPU1.Y12     0.000        \n",
       "180            PCIE4_RCOMPP         VIA    27.337  BOTTOM\n",
       "181            PCIE4_RCOMPP     R1208.1    51.717     TOP\n",
       "182              PCIE_COMPN     R1204.2     0.000        \n",
       "183              PCIE_COMPN   UCPU1.DT9   139.861  BOTTOM\n",
       "184              PCIE_COMPP     R1204.1     0.000        \n",
       "185              PCIE_COMPP   UCPU1.DV9   110.848  BOTTOM"
      ]
     },
     "execution_count": 63,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dfSQS1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [],
   "source": [
    "def parse_net_test(string):\n",
    "    locationRex = re.compile(r\"([U|R|C|L|J]\\d+.[A-Z]*\\d*|[U|R|C|L|J][A-Z]*\\d+.[A-Z]*\\d*|VIA\\(T\\)|VIA\\s)\")\n",
    "    location = locationRex.findall(string)\n",
    "    if location and location[0] == \"VIA \":\n",
    "        location[0] = location[0].replace(\" \", \"\")\n",
    "    return location"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 66,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "step1: test2_166.txt open.\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['UCPU1.DV30']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA(T)']\n",
      "['R7203.1']\n",
      "['U7201.30']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['R7001.1']\n",
      "['VIA ']\n",
      "['JSSD.52']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.DW30']\n",
      "[]\n",
      "[]\n",
      "['CIE3_CLK']\n",
      "['R7209.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.BY3']\n",
      "[]\n",
      "[]\n",
      "['CIE3_CLK']\n",
      "['U7201.33']\n",
      "['R7209.2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_CLK']\n",
      "['JSSD.53']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.CN8']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['R1506.2']\n",
      "['VIA(T)']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['UCPU1.DK39']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['R7218.1']\n",
      "['VIA ']\n",
      "['R7002.2']\n",
      "[]\n",
      "[]\n",
      "['CIE3_CLK']\n",
      "['R7210.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.BY4']\n",
      "[]\n",
      "[]\n",
      "['CIE3_CLK']\n",
      "['U7201.34']\n",
      "['R7210.2']\n",
      "[]\n",
      "[]\n",
      "['CIE3_WLAN']\n",
      "['R7212.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.CT1']\n",
      "[]\n",
      "[]\n",
      "['CIE3_WLAN']\n",
      "['U7201.36']\n",
      "['R7212.2']\n",
      "[]\n",
      "[]\n",
      "['CIE3_WLAN']\n",
      "['R7214.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.CT2']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['CIE3_WLAN']\n",
      "['U7201.37']\n",
      "['R7214.2']\n",
      "[]\n",
      "[]\n",
      "['CIE3_WLAN']\n",
      "['C7210.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.CU7']\n",
      "[]\n",
      "[]\n",
      "['CIE3_WLAN']\n",
      "['U7201.39']\n",
      "['C7210.2']\n",
      "[]\n",
      "[]\n",
      "['CIE3_WLAN']\n",
      "['C7209.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.CU8']\n",
      "[]\n",
      "[]\n",
      "['CIE3_WLAN']\n",
      "['U7201.40']\n",
      "['C7209.2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_CLK']\n",
      "['JSSD.55']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.CN7']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L0']\n",
      "['JSSD.41']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.V2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L0']\n",
      "['JSSD.43']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.V1']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L0']\n",
      "['C7007.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.Y7']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L0']\n",
      "['C7007.2']\n",
      "['JSSD.47']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L0']\n",
      "['C7008.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.Y5']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L0']\n",
      "['C7008.2']\n",
      "['JSSD.49']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L1']\n",
      "['JSSD.29']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.T2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L1']\n",
      "['JSSD.31']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.T1']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L1']\n",
      "['C7005.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.V7']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L1']\n",
      "['JSSD.35']\n",
      "['C7005.2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L1']\n",
      "['C7006.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.V5']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L1']\n",
      "['JSSD.37']\n",
      "['C7006.2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L2']\n",
      "['JSSD.17']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.R2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L2']\n",
      "['JSSD.19']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.R1']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L2']\n",
      "['C7003.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.T7']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L2']\n",
      "['JSSD.23']\n",
      "['C7003.2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L2']\n",
      "['C7004.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.T5']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L2']\n",
      "['JSSD.25']\n",
      "['C7004.2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L3']\n",
      "['JSSD.5']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.N2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L3']\n",
      "['JSSD.7']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.N1']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L3']\n",
      "['C7001.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.P7']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L3']\n",
      "['JSSD.11']\n",
      "['C7001.2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L3']\n",
      "['C7002.1']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['VIA ']\n",
      "['UCPU1.P5']\n",
      "[]\n",
      "[]\n",
      "['CIE4_L3']\n",
      "['JSSD.13']\n",
      "['C7002.2']\n",
      "[]\n",
      "[]\n",
      "['CIE4_RCOMPN']\n",
      "['R1208.2']\n",
      "['VIA ']\n",
      "['UCPU1.V12']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['CIE4_RCOMPP']\n",
      "['UCPU1.Y12']\n",
      "['VIA ']\n",
      "['R1208.1']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['R1204.2']\n",
      "['UCPU1.DT9']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "['R1204.1']\n",
      "['UCPU1.DV9']\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n",
      "[]\n"
     ]
    }
   ],
   "source": [
    "#step1: 開啟檔案\n",
    "filepath = r\"test2_166.txt\"\n",
    "f = open_brd_file(filepath)\n",
    "print(f\"step1: {filepath} open.\")\n",
    "for i in f:\n",
    "#     if parse_net_test(i):\n",
    "#     locationRex = re.compile(r\"([U|R|C|L|J]\\d+.[A-Z]*\\d*|[U|R|C|L|J][A-Z]*\\d+.[A-Z]*\\d*|VIA\\(T\\)|VIA\\s)\")\n",
    "#     locationRex = re.compile(r\"([U|R|C|L|J]\\d+.[A-Z]*\\d*|[U|R|C|L|J][A-Z]+.[A-Z]*\\d*)\")\n",
    "    locationRex = re.compile(r\"([U|R|C|L|J][A-Z]+\\d+\\.[A-Z]*\\d*|[U|R|C|L|J][A-Z]+\\.[A-Z]*\\d*|[U|R|C|L|J]\\d+.[A-Z]*\\d*|[U|R|C|L|J][A-Z]*\\d+.[A-Z]*\\d*|VIA\\(T\\)|VIA\\s)\")\n",
    "    location = locationRex.findall(i)\n",
    "    print(location)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "step1: test2_166.txt open.\n",
      " -CLKREQ_PCIE3\n",
      "\n",
      "                   UCPU1.DV30*     7309.039 2091.449 L    0.000  \n",
      "\n",
      "                   VIA             7786.000 2080.130 V  599.337  BOTTOM\n",
      "\n",
      "                   VIA             7786.000 2080.130 V  599.337  TOP\n",
      "\n",
      "                   VIA             7872.910 2208.400 V  768.006  L8\n",
      "\n",
      "                   VIA             7872.910 2208.400 V  768.006  TOP\n",
      "\n",
      "                   VIA(T)          8207.000 2919.000 V 1859.664  BOTTOM\n",
      "\n",
      "                   R7203.1*        8171.000 2920.000 L 1896.078  TOP\n",
      "\n",
      "                   U7201.30*       8173.225 2903.543 L 1936.255  BOTTOM\n",
      "\n",
      " -CLKREQ_PCIE4\n",
      "\n",
      "                   R7001.1*        3838.500  364.300 L    0.000  \n",
      "\n",
      "                   VIA             3815.628  364.372 V   22.902  TOP\n",
      "\n",
      "                   VIA             3736.600  131.900 V  317.723  BOTTOM\n",
      "\n",
      "                   VIA             7351.000 2080.000 V 8144.589  L6\n",
      "\n",
      "                   UCPU1.DW30*     7334.629 2091.449 L 8165.702  BOTTOM\n",
      "\n",
      " -PCIE3_CLK_100M\n",
      "\n",
      "                   R7209.1*        8256.500 2831.000 L    0.000  \n",
      "\n",
      "                   VIA             8256.500 2831.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             8256.500 2831.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             6649.708 2565.740 V 1732.702  L8\n",
      "\n",
      "                   VIA             6649.708 2565.740 V 1732.702  TOP\n",
      "\n",
      "                   UCPU1.BY3*      6649.708 2565.740 L 1732.702  TOP\n",
      "\n",
      " -PCIE3_CLK_100M_R\n",
      "\n",
      "                   U7201.33*       8173.225 2844.488 L    0.000  \n",
      "\n",
      "                   R7209.2*        8233.500 2831.000 L   71.992  BOTTOM\n",
      "\n",
      " -PCIE4_CLK_100M\n",
      "\n",
      "                   VIA             4142.744  462.541 V  155.528  BOTTOM\n",
      "\n",
      "                   VIA             4142.744  462.541 V  155.528  TOP\n",
      "\n",
      "                   VIA             6864.885 2473.339 V 4045.075  L8\n",
      "\n",
      "                   VIA             6864.885 2473.339 V 4045.075  TOP\n",
      "\n",
      "                   UCPU1.CN8*      6864.885 2473.339 L 4045.075  TOP\n",
      "\n",
      " -PCIE_WAKE\n",
      "\n",
      "                   R1506.2*        7489.000 1879.000 L    0.000  \n",
      "\n",
      "                   VIA(T)          7186.244 1912.886 V  318.626  TOP\n",
      "\n",
      "                   UCPU1.DK39*     7173.921 1928.240 L  339.084  BOTTOM\n",
      "\n",
      "                   VIA             8232.500 2260.300 V 2216.095  L8\n",
      "\n",
      "                   VIA             8218.000 2656.000 V 2632.388  L3\n",
      "\n",
      "                   VIA             8218.000 2656.000 V 2632.388  TOP\n",
      "\n",
      "                   R7218.1*        8255.500 2907.000 L 2903.063  TOP\n",
      "\n",
      "                   VIA             3843.500  417.500 V 9051.748  L6\n",
      "\n",
      "                   R7002.2*        3861.500  386.300 L 9090.404  TOP\n",
      "\n",
      " PCIE3_CLK_100M\n",
      "\n",
      "                   R7210.1*        8256.500 2809.000 L    0.000  \n",
      "\n",
      "                   VIA             8256.500 2809.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             8256.500 2809.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             6649.708 2540.150 V 1732.412  L8\n",
      "\n",
      "                   VIA             6649.708 2540.150 V 1732.412  TOP\n",
      "\n",
      "                   UCPU1.BY4*      6649.708 2540.150 L 1732.412  TOP\n",
      "\n",
      " PCIE3_CLK_100M_R\n",
      "\n",
      "                   U7201.34*       8173.225 2824.803 L    0.000  \n",
      "\n",
      "                   R7210.2*        8233.500 2809.000 L   71.827  BOTTOM\n",
      "\n",
      " PCIE3_WLAN_RX_DN\n",
      "\n",
      "                   R7212.1*        8256.500 2786.000 L    0.000  \n",
      "\n",
      "                   VIA             8256.500 2786.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             8256.500 2786.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             6919.747 2604.126 V 1418.985  L8\n",
      "\n",
      "                   VIA             6919.747 2604.126 V 1418.985  TOP\n",
      "\n",
      "                   UCPU1.CT1*      6919.747 2604.126 L 1418.985  TOP\n",
      "\n",
      " PCIE3_WLAN_RX_DN_R\n",
      "\n",
      "                   U7201.36*       8173.225 2785.433 L    0.000  \n",
      "\n",
      "                   R7212.2*        8233.500 2786.000 L   65.516  BOTTOM\n",
      "\n",
      " PCIE3_WLAN_RX_DP\n",
      "\n",
      "                   R7214.1*        8256.500 2764.000 L    0.000  \n",
      "\n",
      "                   VIA             8256.500 2764.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             8256.500 2764.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             6919.747 2578.535 V 1419.664  L8\n",
      "\n",
      "                   VIA             6919.747 2578.535 V 1419.664  TOP\n",
      "\n",
      "                   UCPU1.CT2*      6919.747 2578.535 L 1419.664  TOP\n",
      "\n",
      " PCIE3_WLAN_RX_DP_R\n",
      "\n",
      "                   U7201.37*       8173.225 2765.748 L    0.000  \n",
      "\n",
      "                   R7214.2*        8233.500 2764.000 L   66.004  BOTTOM\n",
      "\n",
      " PCIE3_WLAN_TX_DN\n",
      "\n",
      "                   C7210.1*        8257.500 2727.000 L    0.000  \n",
      "\n",
      "                   VIA             8257.500 2727.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             8257.500 2727.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             6936.932 2498.929 V 1476.004  L8\n",
      "\n",
      "                   VIA             6936.932 2498.929 V 1476.004  TOP\n",
      "\n",
      "                   UCPU1.CU7*      6936.932 2498.929 L 1476.004  TOP\n",
      "\n",
      " PCIE3_WLAN_TX_DN_C\n",
      "\n",
      "                   U7201.39*       8173.225 2726.377 L    0.000  \n",
      "\n",
      "                   C7210.2*        8234.500 2727.000 L   66.539  BOTTOM\n",
      "\n",
      " PCIE3_WLAN_TX_DP\n",
      "\n",
      "                   C7209.1*        8257.500 2706.000 L    0.000  \n",
      "\n",
      "                   VIA             8257.500 2706.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             8257.500 2706.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             6936.932 2473.339 V 1475.772  L8\n",
      "\n",
      "                   VIA             6936.932 2473.339 V 1475.772  TOP\n",
      "\n",
      "                   UCPU1.CU8*      6936.932 2473.339 L 1475.772  TOP\n",
      "\n",
      " PCIE3_WLAN_TX_DP_C\n",
      "\n",
      "                   U7201.40*       8173.225 2706.692 L    0.000  \n",
      "\n",
      "                   C7209.2*        8234.500 2706.000 L   66.567  BOTTOM\n",
      "\n",
      " PCIE4_CLK_100M\n",
      "\n",
      "                   VIA             4142.744  483.450 V  154.737  BOTTOM\n",
      "\n",
      "                   VIA             4142.744  483.450 V  154.737  TOP\n",
      "\n",
      "                   VIA             6864.885 2498.929 V 4044.195  L8\n",
      "\n",
      "                   VIA             6864.885 2498.929 V 4044.195  TOP\n",
      "\n",
      "                   UCPU1.CN7*      6864.885 2498.929 L 4044.195  TOP\n",
      "\n",
      " PCIE4_L0_SSD_RXN\n",
      "\n",
      "                   VIA             3969.950  586.230 V  412.055  BOTTOM\n",
      "\n",
      "                   VIA             3969.950  586.230 V  412.055  TOP\n",
      "\n",
      "                   VIA             5889.255 2578.496 V 3707.485  L8\n",
      "\n",
      "                   VIA             5889.255 2578.496 V 3707.485  TOP\n",
      "\n",
      "                   UCPU1.V2*       5889.255 2578.496 L 3707.485  TOP\n",
      "\n",
      " PCIE4_L0_SSD_RXP\n",
      "\n",
      "                   VIA             3969.950  607.139 V  419.498  BOTTOM\n",
      "\n",
      "                   VIA             3969.950  607.139 V  419.498  TOP\n",
      "\n",
      "                   VIA             5889.255 2604.087 V 3706.689  L8\n",
      "\n",
      "                   VIA             5889.255 2604.087 V 3706.689  TOP\n",
      "\n",
      "                   UCPU1.V1*       5889.255 2604.087 L 3706.689  TOP\n",
      "\n",
      " PCIE4_L0_SSD_TXN\n",
      "\n",
      "                   C7007.1*        4162.500  316.000 L    0.000  \n",
      "\n",
      "                   VIA             4162.500  316.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             4162.500  316.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             5928.271 2498.929 V 3257.531  L8\n",
      "\n",
      "                   VIA             5928.271 2498.929 V 3257.531  TOP\n",
      "\n",
      "                   UCPU1.Y7*       5928.271 2498.929 L 3257.531  TOP\n",
      "\n",
      " PCIE4_L0_SSD_TXN_CONN\n",
      "\n",
      "                   C7007.2*        4139.500  316.000 L    0.000  \n",
      "\n",
      " PCIE4_L0_SSD_TXP\n",
      "\n",
      "                   C7008.1*        4162.500  337.000 L    0.000  \n",
      "\n",
      "                   VIA             4162.500  337.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             4162.500  337.000 V    0.000  TOP\n",
      "\n",
      "                   VIA             5928.271 2524.520 V 3257.015  L8\n",
      "\n",
      "                   VIA             5928.271 2524.520 V 3257.015  TOP\n",
      "\n",
      "                   UCPU1.Y5*       5928.271 2524.520 L 3257.015  TOP\n",
      "\n",
      " PCIE4_L0_SSD_TXP_CONN\n",
      "\n",
      "                   C7008.2*        4139.500  337.000 L    0.000  \n",
      "\n",
      " PCIE4_L1_SSD_RXN\n",
      "\n",
      "                   VIA             3941.710  537.250 V  494.211  BOTTOM\n",
      "\n",
      "                   VIA             3941.710  537.250 V  494.211  TOP\n",
      "\n",
      "                   VIA             5863.665 2578.496 V 3779.338  L8\n",
      "\n",
      "                   VIA             5863.665 2578.496 V 3779.338  TOP\n",
      "\n",
      "                   UCPU1.T2*       5863.665 2578.496 L 3779.338  TOP\n",
      "\n",
      " PCIE4_L1_SSD_RXP\n",
      "\n",
      "                   VIA             3941.710  558.159 V  501.336  BOTTOM\n",
      "\n",
      "                   VIA             3941.710  558.159 V  501.336  TOP\n",
      "\n",
      "                   VIA             5863.665 2604.087 V 3778.820  L8\n",
      "\n",
      "                   VIA             5863.665 2604.087 V 3778.820  TOP\n",
      "\n",
      "                   UCPU1.T1*       5863.665 2604.087 L 3778.820  TOP\n",
      "\n",
      " PCIE4_L1_SSD_TXN\n",
      "\n",
      "                   C7005.1*        4165.500  197.000 L    0.000  \n",
      "\n",
      "                   VIA             4165.500  555.900 V  401.247  BOTTOM\n",
      "\n",
      "                   VIA             4165.500  555.900 V  401.247  TOP\n",
      "\n",
      "                   VIA             5892.247 2498.929 V 3321.491  L8\n",
      "\n",
      "                   VIA             5892.247 2498.929 V 3321.491  TOP\n",
      "\n",
      "                   UCPU1.V7*       5892.247 2498.929 L 3321.491  TOP\n",
      "\n",
      " PCIE4_L1_SSD_TXN_CONN\n",
      "\n",
      "                   C7005.2*        4142.500  197.000 L   70.556  BOTTOM\n",
      "\n",
      " PCIE4_L1_SSD_TXP\n",
      "\n",
      "                   C7006.1*        4165.500  218.000 L    0.000  \n",
      "\n",
      "                   VIA             4144.591  555.900 V  389.793  BOTTOM\n",
      "\n",
      "                   VIA             4144.591  555.900 V  389.793  TOP\n",
      "\n",
      "                   VIA             5892.247 2524.520 V 3321.949  L8\n",
      "\n",
      "                   VIA             5892.247 2524.520 V 3321.949  TOP\n",
      "\n",
      "                   UCPU1.V5*       5892.247 2524.520 L 3321.949  TOP\n",
      "\n",
      " PCIE4_L1_SSD_TXP_CONN\n",
      "\n",
      "                   C7006.2*        4142.500  218.000 L   71.064  BOTTOM\n",
      "\n",
      " PCIE4_L2_SSD_RXN\n",
      "\n",
      "                   VIA             3902.580  494.300 V  587.602  BOTTOM\n",
      "\n",
      "                   VIA             3902.580  494.300 V  587.602  TOP\n",
      "\n",
      "                   VIA             5838.074 2578.496 V 3858.954  L8\n",
      "\n",
      "                   VIA             5838.074 2578.496 V 3858.954  TOP\n",
      "\n",
      "                   UCPU1.R2*       5838.074 2578.496 L 3858.954  TOP\n",
      "\n",
      " PCIE4_L2_SSD_RXP\n",
      "\n",
      "                   VIA             3902.580  515.209 V  595.040  BOTTOM\n",
      "\n",
      "                   VIA             3902.580  515.209 V  595.040  TOP\n",
      "\n",
      "                   VIA             5838.074 2604.087 V 3857.959  L8\n",
      "\n",
      "                   VIA             5838.074 2604.087 V 3857.959  TOP\n",
      "\n",
      "                   UCPU1.R1*       5838.074 2604.087 L 3857.959  TOP\n",
      "\n",
      " PCIE4_L2_SSD_TXN\n",
      "\n",
      "                   C7003.1*        4162.500   80.000 L    0.000  \n",
      "\n",
      "                   VIA             4218.355  605.500 V  572.069  BOTTOM\n",
      "\n",
      "                   VIA             4218.355  605.500 V  572.069  TOP\n",
      "\n",
      "                   VIA             5856.224 2498.929 V 3391.431  L8\n",
      "\n",
      "                   VIA             5856.224 2498.929 V 3391.431  TOP\n",
      "\n",
      "                   UCPU1.T7*       5856.224 2498.929 L 3391.431  TOP\n",
      "\n",
      " PCIE4_L2_SSD_TXN_CONN\n",
      "\n",
      "                   C7003.2*        4139.500   80.000 L   67.096  BOTTOM\n",
      "\n",
      " PCIE4_L2_SSD_TXP\n",
      "\n",
      "                   C7004.1*        4162.500  101.000 L    0.000  \n",
      "\n",
      "                   VIA             4197.446  605.500 V  559.665  BOTTOM\n",
      "\n",
      "                   VIA             4197.446  605.500 V  559.665  TOP\n",
      "\n",
      "                   VIA             5856.224 2524.520 V 3391.121  L8\n",
      "\n",
      "                   VIA             5856.224 2524.520 V 3391.121  TOP\n",
      "\n",
      "                   UCPU1.T5*       5856.224 2524.520 L 3391.121  TOP\n",
      "\n",
      " PCIE4_L2_SSD_TXP_CONN\n",
      "\n",
      "                   C7004.2*        4139.500  101.000 L   68.524  BOTTOM\n",
      "\n",
      " PCIE4_L3_SSD_RXN\n",
      "\n",
      "                   VIA             3877.160  452.960 V  672.440  BOTTOM\n",
      "\n",
      "                   VIA             3877.160  452.960 V  672.440  TOP\n",
      "\n",
      "                   VIA             5812.484 2578.496 V 3983.656  L8\n",
      "\n",
      "                   VIA             5812.484 2578.496 V 3983.656  TOP\n",
      "\n",
      "                   UCPU1.N2*       5812.484 2578.496 L 3983.656  TOP\n",
      "\n",
      " PCIE4_L3_SSD_RXP\n",
      "\n",
      "                   VIA             3877.160  473.869 V  672.032  BOTTOM\n",
      "\n",
      "                   VIA             3877.160  473.869 V  672.032  TOP\n",
      "\n",
      "                   VIA             5812.484 2604.087 V 3983.065  L8\n",
      "\n",
      "                   VIA             5812.484 2604.087 V 3983.065  TOP\n",
      "\n",
      "                   UCPU1.N1*       5812.484 2604.087 L 3983.065  TOP\n",
      "\n",
      " PCIE4_L3_SSD_TXN\n",
      "\n",
      "                   C7001.1*        4157.500  -40.000 L    0.000  \n",
      "\n",
      "                   VIA             4258.755  656.830 V  748.522  BOTTOM\n",
      "\n",
      "                   VIA             4258.755  656.830 V  748.522  TOP\n",
      "\n",
      "                   VIA             5820.200 2498.929 V 3595.208  L8\n",
      "\n",
      "                   VIA             5820.200 2498.929 V 3595.208  TOP\n",
      "\n",
      "                   UCPU1.P7*       5820.200 2498.929 L 3595.208  TOP\n",
      "\n",
      " PCIE4_L3_SSD_TXN_CONN\n",
      "\n",
      "                   C7001.2*        4134.500  -40.000 L   62.879  BOTTOM\n",
      "\n",
      " PCIE4_L3_SSD_TXP\n",
      "\n",
      "                   C7002.1*        4157.500  -19.000 L    0.000  \n",
      "\n",
      "                   VIA             4237.846  656.830 V  736.118  BOTTOM\n",
      "\n",
      "                   VIA             4237.846  656.830 V  736.118  TOP\n",
      "\n",
      "                   VIA             5820.200 2524.520 V 3594.716  L8\n",
      "\n",
      "                   VIA             5820.200 2524.520 V 3594.716  TOP\n",
      "\n",
      "                   UCPU1.P5*       5820.200 2524.520 L 3594.716  TOP\n",
      "\n",
      " PCIE4_L3_SSD_TXP_CONN\n",
      "\n",
      "                   C7002.2*        4134.500  -19.000 L   62.741  BOTTOM\n",
      "\n",
      " PCIE4_RCOMPN\n",
      "\n",
      "                   R1208.2*        5899.500 2396.000 L    0.000  \n",
      "\n",
      "                   VIA             5910.000 2415.000 V   23.349  TOP\n",
      "\n",
      "                   UCPU1.V12*      5892.247 2396.567 L   49.136  BOTTOM\n",
      "\n",
      " PCIE4_RCOMPP\n",
      "\n",
      "                   UCPU1.Y12*      5928.271 2396.567 L    0.000  \n",
      "\n",
      "                   VIA             5910.355 2376.651 V   27.337  BOTTOM\n",
      "\n",
      "                   R1208.1*        5922.500 2396.000 L   51.717  TOP\n",
      "\n",
      " PCIE_COMPN\n",
      "\n",
      "                   R1204.2*        7410.000 2453.500 L    0.000  \n",
      "\n",
      "                   UCPU1.DT9*      7283.448 2452.630 L  139.861  BOTTOM\n",
      "\n",
      " PCIE_COMPP\n",
      "\n",
      "                   R1204.1*        7410.000 2476.500 L    0.000  \n",
      "\n",
      "                   UCPU1.DV9*      7309.039 2452.630 L  110.848  BOTTOM\n",
      "\n"
     ]
    }
   ],
   "source": [
    "#step1: 開啟檔案\n",
    "filepath = r\"test2_166.txt\"\n",
    "f = open_brd_file(filepath)\n",
    "print(f\"step1: {filepath} open.\")\n",
    "\n",
    "#step2: 解析檔案\n",
    "SQS = []\n",
    "summary = []\n",
    "netNameList = []\n",
    "for i in f:\n",
    "    if parse_net_name(i):\n",
    "            data = {} #清空\n",
    "            netName = i\n",
    "            print(i)\n",
    "            data = {} #清空\n",
    "            netName = i\n",
    "            #建立netnamelist\n",
    "            netNameList.append(netName)\n",
    "            netPath = \"\"\n",
    "    #         data.update({\"net_name\" : netName})\n",
    "    #         SQS.append(data)\n",
    "    #         print(data))\n",
    "            #建立netnamelist\n",
    "            netNameList.append(netName)\n",
    "            netPath = \"\"\n",
    "    #         data.update({\"net_name\" : netName})\n",
    "    #         SQS.append(data)\n",
    "    #         print(data)\n",
    "    \n",
    "    elif parse_net(i):\n",
    "        print(i)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>net_name</th>\n",
       "      <th>location</th>\n",
       "      <th>length</th>\n",
       "      <th>layer</th>\n",
       "      <th>gap</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>U1.DV30</td>\n",
       "      <td>0.000</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA</td>\n",
       "      <td>599.337</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>599.337</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA</td>\n",
       "      <td>599.337</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA</td>\n",
       "      <td>768.006</td>\n",
       "      <td>L8</td>\n",
       "      <td>168.669</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA</td>\n",
       "      <td>768.006</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>VIA(T)</td>\n",
       "      <td>1859.664</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>1091.658</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>R7203.1</td>\n",
       "      <td>1896.078</td>\n",
       "      <td>TOP</td>\n",
       "      <td>36.414</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>-CLKREQ_PCIE3</td>\n",
       "      <td>U7201.30</td>\n",
       "      <td>1936.255</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>40.177</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>R7001.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>VIA</td>\n",
       "      <td>22.902</td>\n",
       "      <td>TOP</td>\n",
       "      <td>22.902</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>VIA</td>\n",
       "      <td>317.723</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>294.821</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>VIA</td>\n",
       "      <td>8144.589</td>\n",
       "      <td>L6</td>\n",
       "      <td>7826.866</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>-CLKREQ_PCIE4</td>\n",
       "      <td>U1.DW30</td>\n",
       "      <td>8165.702</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>21.113</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>R7209.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1732.702</td>\n",
       "      <td>L8</td>\n",
       "      <td>1732.702</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1732.702</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>-PCIE3_CLK_100M</td>\n",
       "      <td>U1.BY3</td>\n",
       "      <td>1732.702</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>-PCIE3_CLK_100M_R</td>\n",
       "      <td>U7201.33</td>\n",
       "      <td>0.000</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>-PCIE3_CLK_100M_R</td>\n",
       "      <td>R7209.2</td>\n",
       "      <td>71.992</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>71.992</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>155.528</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>155.528</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>4045.075</td>\n",
       "      <td>L8</td>\n",
       "      <td>3889.547</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>4045.075</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>-PCIE4_CLK_100M</td>\n",
       "      <td>U1.CN8</td>\n",
       "      <td>4045.075</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>R1506.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA(T)</td>\n",
       "      <td>318.626</td>\n",
       "      <td>TOP</td>\n",
       "      <td>318.626</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>U1.DK39</td>\n",
       "      <td>339.084</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>20.458</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA</td>\n",
       "      <td>2216.095</td>\n",
       "      <td>L8</td>\n",
       "      <td>1877.011</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA</td>\n",
       "      <td>2632.388</td>\n",
       "      <td>L3</td>\n",
       "      <td>416.293</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA</td>\n",
       "      <td>2632.388</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>R7218.1</td>\n",
       "      <td>2903.063</td>\n",
       "      <td>TOP</td>\n",
       "      <td>270.675</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>33</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>VIA</td>\n",
       "      <td>9051.748</td>\n",
       "      <td>L6</td>\n",
       "      <td>6148.685</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>34</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td>R7002.2</td>\n",
       "      <td>9090.404</td>\n",
       "      <td>TOP</td>\n",
       "      <td>38.656</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>R7210.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1732.412</td>\n",
       "      <td>L8</td>\n",
       "      <td>1732.412</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>39</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1732.412</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>40</th>\n",
       "      <td>PCIE3_CLK_100M</td>\n",
       "      <td>U1.BY4</td>\n",
       "      <td>1732.412</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>41</th>\n",
       "      <td>PCIE3_CLK_100M_R</td>\n",
       "      <td>U7201.34</td>\n",
       "      <td>0.000</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>42</th>\n",
       "      <td>PCIE3_CLK_100M_R</td>\n",
       "      <td>R7210.2</td>\n",
       "      <td>71.827</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>71.827</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>43</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>R7212.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>44</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>45</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>46</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1418.985</td>\n",
       "      <td>L8</td>\n",
       "      <td>1418.985</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>47</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1418.985</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>48</th>\n",
       "      <td>PCIE3_WLAN_RX_DN</td>\n",
       "      <td>U1.CT1</td>\n",
       "      <td>1418.985</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>49</th>\n",
       "      <td>PCIE3_WLAN_RX_DN_R</td>\n",
       "      <td>U7201.36</td>\n",
       "      <td>0.000</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>50</th>\n",
       "      <td>PCIE3_WLAN_RX_DN_R</td>\n",
       "      <td>R7212.2</td>\n",
       "      <td>65.516</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>65.516</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>51</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>R7214.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>52</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>53</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>54</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1419.664</td>\n",
       "      <td>L8</td>\n",
       "      <td>1419.664</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>55</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1419.664</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>56</th>\n",
       "      <td>PCIE3_WLAN_RX_DP</td>\n",
       "      <td>U1.CT2</td>\n",
       "      <td>1419.664</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>57</th>\n",
       "      <td>PCIE3_WLAN_RX_DP_R</td>\n",
       "      <td>U7201.37</td>\n",
       "      <td>0.000</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>58</th>\n",
       "      <td>PCIE3_WLAN_RX_DP_R</td>\n",
       "      <td>R7214.2</td>\n",
       "      <td>66.004</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>66.004</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>59</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>C7210.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>60</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>61</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>62</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1476.004</td>\n",
       "      <td>L8</td>\n",
       "      <td>1476.004</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>63</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1476.004</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>64</th>\n",
       "      <td>PCIE3_WLAN_TX_DN</td>\n",
       "      <td>U1.CU7</td>\n",
       "      <td>1476.004</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>65</th>\n",
       "      <td>PCIE3_WLAN_TX_DN_C</td>\n",
       "      <td>U7201.39</td>\n",
       "      <td>0.000</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>66</th>\n",
       "      <td>PCIE3_WLAN_TX_DN_C</td>\n",
       "      <td>C7210.2</td>\n",
       "      <td>66.539</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>66.539</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>67</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>C7209.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>68</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>69</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>70</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1475.772</td>\n",
       "      <td>L8</td>\n",
       "      <td>1475.772</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>71</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>1475.772</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>72</th>\n",
       "      <td>PCIE3_WLAN_TX_DP</td>\n",
       "      <td>U1.CU8</td>\n",
       "      <td>1475.772</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>73</th>\n",
       "      <td>PCIE3_WLAN_TX_DP_C</td>\n",
       "      <td>U7201.40</td>\n",
       "      <td>0.000</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>74</th>\n",
       "      <td>PCIE3_WLAN_TX_DP_C</td>\n",
       "      <td>C7209.2</td>\n",
       "      <td>66.567</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>66.567</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>75</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>154.737</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>76</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>154.737</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>77</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>4044.195</td>\n",
       "      <td>L8</td>\n",
       "      <td>3889.458</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>78</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>VIA</td>\n",
       "      <td>4044.195</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>79</th>\n",
       "      <td>PCIE4_CLK_100M</td>\n",
       "      <td>U1.CN7</td>\n",
       "      <td>4044.195</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>80</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>412.055</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>81</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>412.055</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>82</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3707.485</td>\n",
       "      <td>L8</td>\n",
       "      <td>3295.430</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>83</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3707.485</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>84</th>\n",
       "      <td>PCIE4_L0_SSD_RXN</td>\n",
       "      <td>U1.V2</td>\n",
       "      <td>3707.485</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>85</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>419.498</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>86</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>419.498</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>87</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3706.689</td>\n",
       "      <td>L8</td>\n",
       "      <td>3287.191</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>88</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3706.689</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>89</th>\n",
       "      <td>PCIE4_L0_SSD_RXP</td>\n",
       "      <td>U1.V1</td>\n",
       "      <td>3706.689</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>90</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>C7007.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>91</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>92</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>93</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3257.531</td>\n",
       "      <td>L8</td>\n",
       "      <td>3257.531</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>94</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3257.531</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>95</th>\n",
       "      <td>PCIE4_L0_SSD_TXN</td>\n",
       "      <td>U1.Y7</td>\n",
       "      <td>3257.531</td>\n",
       "      <td>TOP</td>\n",
       "      <td>0.000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>96</th>\n",
       "      <td>PCIE4_L0_SSD_TXN_CONN</td>\n",
       "      <td>C7007.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>97</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>C7008.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>98</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>99</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>0.000</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>100</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3257.015</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>101</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3257.015</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>102</th>\n",
       "      <td>PCIE4_L0_SSD_TXP</td>\n",
       "      <td>U1.Y5</td>\n",
       "      <td>3257.015</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>103</th>\n",
       "      <td>PCIE4_L0_SSD_TXP_CONN</td>\n",
       "      <td>C7008.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>104</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>494.211</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>105</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>494.211</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>106</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3779.338</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>107</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3779.338</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>108</th>\n",
       "      <td>PCIE4_L1_SSD_RXN</td>\n",
       "      <td>U1.T2</td>\n",
       "      <td>3779.338</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>109</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>501.336</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>110</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>501.336</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>111</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3778.820</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>112</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3778.820</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>113</th>\n",
       "      <td>PCIE4_L1_SSD_RXP</td>\n",
       "      <td>U1.T1</td>\n",
       "      <td>3778.820</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>114</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>C7005.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>115</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>401.247</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>116</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>401.247</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>117</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3321.491</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>118</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3321.491</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>119</th>\n",
       "      <td>PCIE4_L1_SSD_TXN</td>\n",
       "      <td>U1.V7</td>\n",
       "      <td>3321.491</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>120</th>\n",
       "      <td>PCIE4_L1_SSD_TXN_CONN</td>\n",
       "      <td>C7005.2</td>\n",
       "      <td>70.556</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>121</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>C7006.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>122</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>389.793</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>123</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>389.793</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>124</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3321.949</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>125</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3321.949</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>126</th>\n",
       "      <td>PCIE4_L1_SSD_TXP</td>\n",
       "      <td>U1.V5</td>\n",
       "      <td>3321.949</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>127</th>\n",
       "      <td>PCIE4_L1_SSD_TXP_CONN</td>\n",
       "      <td>C7006.2</td>\n",
       "      <td>71.064</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>128</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>587.602</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>129</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>587.602</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>130</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3858.954</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>131</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3858.954</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>132</th>\n",
       "      <td>PCIE4_L2_SSD_RXN</td>\n",
       "      <td>U1.R2</td>\n",
       "      <td>3858.954</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>133</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>595.040</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>134</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>595.040</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>135</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3857.959</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>136</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3857.959</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>137</th>\n",
       "      <td>PCIE4_L2_SSD_RXP</td>\n",
       "      <td>U1.R1</td>\n",
       "      <td>3857.959</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>138</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>C7003.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>139</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>572.069</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>140</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>572.069</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>141</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3391.431</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>142</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3391.431</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>143</th>\n",
       "      <td>PCIE4_L2_SSD_TXN</td>\n",
       "      <td>U1.T7</td>\n",
       "      <td>3391.431</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>144</th>\n",
       "      <td>PCIE4_L2_SSD_TXN_CONN</td>\n",
       "      <td>C7003.2</td>\n",
       "      <td>67.096</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>145</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>C7004.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>146</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>559.665</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>147</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>559.665</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>148</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3391.121</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>149</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3391.121</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>150</th>\n",
       "      <td>PCIE4_L2_SSD_TXP</td>\n",
       "      <td>U1.T5</td>\n",
       "      <td>3391.121</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>151</th>\n",
       "      <td>PCIE4_L2_SSD_TXP_CONN</td>\n",
       "      <td>C7004.2</td>\n",
       "      <td>68.524</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>152</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>672.440</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>153</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>672.440</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>154</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3983.656</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>155</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3983.656</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>156</th>\n",
       "      <td>PCIE4_L3_SSD_RXN</td>\n",
       "      <td>U1.N2</td>\n",
       "      <td>3983.656</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>157</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>672.032</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>158</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>672.032</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>159</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3983.065</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>160</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3983.065</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>161</th>\n",
       "      <td>PCIE4_L3_SSD_RXP</td>\n",
       "      <td>U1.N1</td>\n",
       "      <td>3983.065</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>162</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>C7001.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>163</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>748.522</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>164</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>748.522</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>165</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3595.208</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>166</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3595.208</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>167</th>\n",
       "      <td>PCIE4_L3_SSD_TXN</td>\n",
       "      <td>U1.P7</td>\n",
       "      <td>3595.208</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>168</th>\n",
       "      <td>PCIE4_L3_SSD_TXN_CONN</td>\n",
       "      <td>C7001.2</td>\n",
       "      <td>62.879</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>169</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>C7002.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>170</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>736.118</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>171</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>736.118</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>172</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3594.716</td>\n",
       "      <td>L8</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>173</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>3594.716</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>174</th>\n",
       "      <td>PCIE4_L3_SSD_TXP</td>\n",
       "      <td>U1.P5</td>\n",
       "      <td>3594.716</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>175</th>\n",
       "      <td>PCIE4_L3_SSD_TXP_CONN</td>\n",
       "      <td>C7002.2</td>\n",
       "      <td>62.741</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>176</th>\n",
       "      <td>PCIE4_RCOMPN</td>\n",
       "      <td>R1208.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>177</th>\n",
       "      <td>PCIE4_RCOMPN</td>\n",
       "      <td>VIA</td>\n",
       "      <td>23.349</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>178</th>\n",
       "      <td>PCIE4_RCOMPN</td>\n",
       "      <td>U1.V12</td>\n",
       "      <td>49.136</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>179</th>\n",
       "      <td>PCIE4_RCOMPP</td>\n",
       "      <td>U1.Y12</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>180</th>\n",
       "      <td>PCIE4_RCOMPP</td>\n",
       "      <td>VIA</td>\n",
       "      <td>27.337</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>181</th>\n",
       "      <td>PCIE4_RCOMPP</td>\n",
       "      <td>R1208.1</td>\n",
       "      <td>51.717</td>\n",
       "      <td>TOP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>182</th>\n",
       "      <td>PCIE_COMPN</td>\n",
       "      <td>R1204.2</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>183</th>\n",
       "      <td>PCIE_COMPN</td>\n",
       "      <td>U1.DT9</td>\n",
       "      <td>139.861</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>184</th>\n",
       "      <td>PCIE_COMPP</td>\n",
       "      <td>R1204.1</td>\n",
       "      <td>0.000</td>\n",
       "      <td></td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>185</th>\n",
       "      <td>PCIE_COMPP</td>\n",
       "      <td>U1.DV9</td>\n",
       "      <td>110.848</td>\n",
       "      <td>BOTTOM</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                   net_name  location    length   layer       gap\n",
       "0             -CLKREQ_PCIE3   U1.DV30     0.000  BOTTOM     0.000\n",
       "1             -CLKREQ_PCIE3       VIA   599.337  BOTTOM   599.337\n",
       "2             -CLKREQ_PCIE3       VIA   599.337     TOP     0.000\n",
       "3             -CLKREQ_PCIE3       VIA   768.006      L8   168.669\n",
       "4             -CLKREQ_PCIE3       VIA   768.006     TOP     0.000\n",
       "5             -CLKREQ_PCIE3    VIA(T)  1859.664  BOTTOM  1091.658\n",
       "6             -CLKREQ_PCIE3   R7203.1  1896.078     TOP    36.414\n",
       "7             -CLKREQ_PCIE3  U7201.30  1936.255  BOTTOM    40.177\n",
       "8             -CLKREQ_PCIE4   R7001.1     0.000     TOP     0.000\n",
       "9             -CLKREQ_PCIE4       VIA    22.902     TOP    22.902\n",
       "10            -CLKREQ_PCIE4       VIA   317.723  BOTTOM   294.821\n",
       "11            -CLKREQ_PCIE4       VIA  8144.589      L6  7826.866\n",
       "12            -CLKREQ_PCIE4   U1.DW30  8165.702  BOTTOM    21.113\n",
       "13          -PCIE3_CLK_100M   R7209.1     0.000     TOP     0.000\n",
       "14          -PCIE3_CLK_100M       VIA     0.000     TOP     0.000\n",
       "15          -PCIE3_CLK_100M       VIA     0.000     TOP     0.000\n",
       "16          -PCIE3_CLK_100M       VIA  1732.702      L8  1732.702\n",
       "17          -PCIE3_CLK_100M       VIA  1732.702     TOP     0.000\n",
       "18          -PCIE3_CLK_100M    U1.BY3  1732.702     TOP     0.000\n",
       "19        -PCIE3_CLK_100M_R  U7201.33     0.000  BOTTOM     0.000\n",
       "20        -PCIE3_CLK_100M_R   R7209.2    71.992  BOTTOM    71.992\n",
       "21          -PCIE4_CLK_100M       VIA   155.528     TOP     0.000\n",
       "22          -PCIE4_CLK_100M       VIA   155.528     TOP     0.000\n",
       "23          -PCIE4_CLK_100M       VIA  4045.075      L8  3889.547\n",
       "24          -PCIE4_CLK_100M       VIA  4045.075     TOP     0.000\n",
       "25          -PCIE4_CLK_100M    U1.CN8  4045.075     TOP     0.000\n",
       "26               -PCIE_WAKE   R1506.2     0.000     TOP     0.000\n",
       "27               -PCIE_WAKE    VIA(T)   318.626     TOP   318.626\n",
       "28               -PCIE_WAKE   U1.DK39   339.084  BOTTOM    20.458\n",
       "29               -PCIE_WAKE       VIA  2216.095      L8  1877.011\n",
       "30               -PCIE_WAKE       VIA  2632.388      L3   416.293\n",
       "31               -PCIE_WAKE       VIA  2632.388     TOP     0.000\n",
       "32               -PCIE_WAKE   R7218.1  2903.063     TOP   270.675\n",
       "33               -PCIE_WAKE       VIA  9051.748      L6  6148.685\n",
       "34               -PCIE_WAKE   R7002.2  9090.404     TOP    38.656\n",
       "35           PCIE3_CLK_100M   R7210.1     0.000     TOP     0.000\n",
       "36           PCIE3_CLK_100M       VIA     0.000     TOP     0.000\n",
       "37           PCIE3_CLK_100M       VIA     0.000     TOP     0.000\n",
       "38           PCIE3_CLK_100M       VIA  1732.412      L8  1732.412\n",
       "39           PCIE3_CLK_100M       VIA  1732.412     TOP     0.000\n",
       "40           PCIE3_CLK_100M    U1.BY4  1732.412     TOP     0.000\n",
       "41         PCIE3_CLK_100M_R  U7201.34     0.000  BOTTOM     0.000\n",
       "42         PCIE3_CLK_100M_R   R7210.2    71.827  BOTTOM    71.827\n",
       "43         PCIE3_WLAN_RX_DN   R7212.1     0.000     TOP     0.000\n",
       "44         PCIE3_WLAN_RX_DN       VIA     0.000     TOP     0.000\n",
       "45         PCIE3_WLAN_RX_DN       VIA     0.000     TOP     0.000\n",
       "46         PCIE3_WLAN_RX_DN       VIA  1418.985      L8  1418.985\n",
       "47         PCIE3_WLAN_RX_DN       VIA  1418.985     TOP     0.000\n",
       "48         PCIE3_WLAN_RX_DN    U1.CT1  1418.985     TOP     0.000\n",
       "49       PCIE3_WLAN_RX_DN_R  U7201.36     0.000  BOTTOM     0.000\n",
       "50       PCIE3_WLAN_RX_DN_R   R7212.2    65.516  BOTTOM    65.516\n",
       "51         PCIE3_WLAN_RX_DP   R7214.1     0.000     TOP     0.000\n",
       "52         PCIE3_WLAN_RX_DP       VIA     0.000     TOP     0.000\n",
       "53         PCIE3_WLAN_RX_DP       VIA     0.000     TOP     0.000\n",
       "54         PCIE3_WLAN_RX_DP       VIA  1419.664      L8  1419.664\n",
       "55         PCIE3_WLAN_RX_DP       VIA  1419.664     TOP     0.000\n",
       "56         PCIE3_WLAN_RX_DP    U1.CT2  1419.664     TOP     0.000\n",
       "57       PCIE3_WLAN_RX_DP_R  U7201.37     0.000  BOTTOM     0.000\n",
       "58       PCIE3_WLAN_RX_DP_R   R7214.2    66.004  BOTTOM    66.004\n",
       "59         PCIE3_WLAN_TX_DN   C7210.1     0.000     TOP     0.000\n",
       "60         PCIE3_WLAN_TX_DN       VIA     0.000     TOP     0.000\n",
       "61         PCIE3_WLAN_TX_DN       VIA     0.000     TOP     0.000\n",
       "62         PCIE3_WLAN_TX_DN       VIA  1476.004      L8  1476.004\n",
       "63         PCIE3_WLAN_TX_DN       VIA  1476.004     TOP     0.000\n",
       "64         PCIE3_WLAN_TX_DN    U1.CU7  1476.004     TOP     0.000\n",
       "65       PCIE3_WLAN_TX_DN_C  U7201.39     0.000  BOTTOM     0.000\n",
       "66       PCIE3_WLAN_TX_DN_C   C7210.2    66.539  BOTTOM    66.539\n",
       "67         PCIE3_WLAN_TX_DP   C7209.1     0.000     TOP     0.000\n",
       "68         PCIE3_WLAN_TX_DP       VIA     0.000     TOP     0.000\n",
       "69         PCIE3_WLAN_TX_DP       VIA     0.000     TOP     0.000\n",
       "70         PCIE3_WLAN_TX_DP       VIA  1475.772      L8  1475.772\n",
       "71         PCIE3_WLAN_TX_DP       VIA  1475.772     TOP     0.000\n",
       "72         PCIE3_WLAN_TX_DP    U1.CU8  1475.772     TOP     0.000\n",
       "73       PCIE3_WLAN_TX_DP_C  U7201.40     0.000  BOTTOM     0.000\n",
       "74       PCIE3_WLAN_TX_DP_C   C7209.2    66.567  BOTTOM    66.567\n",
       "75           PCIE4_CLK_100M       VIA   154.737     TOP     0.000\n",
       "76           PCIE4_CLK_100M       VIA   154.737     TOP     0.000\n",
       "77           PCIE4_CLK_100M       VIA  4044.195      L8  3889.458\n",
       "78           PCIE4_CLK_100M       VIA  4044.195     TOP     0.000\n",
       "79           PCIE4_CLK_100M    U1.CN7  4044.195     TOP     0.000\n",
       "80         PCIE4_L0_SSD_RXN       VIA   412.055     TOP     0.000\n",
       "81         PCIE4_L0_SSD_RXN       VIA   412.055     TOP     0.000\n",
       "82         PCIE4_L0_SSD_RXN       VIA  3707.485      L8  3295.430\n",
       "83         PCIE4_L0_SSD_RXN       VIA  3707.485     TOP     0.000\n",
       "84         PCIE4_L0_SSD_RXN     U1.V2  3707.485     TOP     0.000\n",
       "85         PCIE4_L0_SSD_RXP       VIA   419.498     TOP     0.000\n",
       "86         PCIE4_L0_SSD_RXP       VIA   419.498     TOP     0.000\n",
       "87         PCIE4_L0_SSD_RXP       VIA  3706.689      L8  3287.191\n",
       "88         PCIE4_L0_SSD_RXP       VIA  3706.689     TOP     0.000\n",
       "89         PCIE4_L0_SSD_RXP     U1.V1  3706.689     TOP     0.000\n",
       "90         PCIE4_L0_SSD_TXN   C7007.1     0.000     TOP     0.000\n",
       "91         PCIE4_L0_SSD_TXN       VIA     0.000     TOP     0.000\n",
       "92         PCIE4_L0_SSD_TXN       VIA     0.000     TOP     0.000\n",
       "93         PCIE4_L0_SSD_TXN       VIA  3257.531      L8  3257.531\n",
       "94         PCIE4_L0_SSD_TXN       VIA  3257.531     TOP     0.000\n",
       "95         PCIE4_L0_SSD_TXN     U1.Y7  3257.531     TOP     0.000\n",
       "96    PCIE4_L0_SSD_TXN_CONN   C7007.2     0.000               NaN\n",
       "97         PCIE4_L0_SSD_TXP   C7008.1     0.000               NaN\n",
       "98         PCIE4_L0_SSD_TXP       VIA     0.000     TOP       NaN\n",
       "99         PCIE4_L0_SSD_TXP       VIA     0.000     TOP       NaN\n",
       "100        PCIE4_L0_SSD_TXP       VIA  3257.015      L8       NaN\n",
       "101        PCIE4_L0_SSD_TXP       VIA  3257.015     TOP       NaN\n",
       "102        PCIE4_L0_SSD_TXP     U1.Y5  3257.015     TOP       NaN\n",
       "103   PCIE4_L0_SSD_TXP_CONN   C7008.2     0.000               NaN\n",
       "104        PCIE4_L1_SSD_RXN       VIA   494.211  BOTTOM       NaN\n",
       "105        PCIE4_L1_SSD_RXN       VIA   494.211     TOP       NaN\n",
       "106        PCIE4_L1_SSD_RXN       VIA  3779.338      L8       NaN\n",
       "107        PCIE4_L1_SSD_RXN       VIA  3779.338     TOP       NaN\n",
       "108        PCIE4_L1_SSD_RXN     U1.T2  3779.338     TOP       NaN\n",
       "109        PCIE4_L1_SSD_RXP       VIA   501.336  BOTTOM       NaN\n",
       "110        PCIE4_L1_SSD_RXP       VIA   501.336     TOP       NaN\n",
       "111        PCIE4_L1_SSD_RXP       VIA  3778.820      L8       NaN\n",
       "112        PCIE4_L1_SSD_RXP       VIA  3778.820     TOP       NaN\n",
       "113        PCIE4_L1_SSD_RXP     U1.T1  3778.820     TOP       NaN\n",
       "114        PCIE4_L1_SSD_TXN   C7005.1     0.000               NaN\n",
       "115        PCIE4_L1_SSD_TXN       VIA   401.247  BOTTOM       NaN\n",
       "116        PCIE4_L1_SSD_TXN       VIA   401.247     TOP       NaN\n",
       "117        PCIE4_L1_SSD_TXN       VIA  3321.491      L8       NaN\n",
       "118        PCIE4_L1_SSD_TXN       VIA  3321.491     TOP       NaN\n",
       "119        PCIE4_L1_SSD_TXN     U1.V7  3321.491     TOP       NaN\n",
       "120   PCIE4_L1_SSD_TXN_CONN   C7005.2    70.556  BOTTOM       NaN\n",
       "121        PCIE4_L1_SSD_TXP   C7006.1     0.000               NaN\n",
       "122        PCIE4_L1_SSD_TXP       VIA   389.793  BOTTOM       NaN\n",
       "123        PCIE4_L1_SSD_TXP       VIA   389.793     TOP       NaN\n",
       "124        PCIE4_L1_SSD_TXP       VIA  3321.949      L8       NaN\n",
       "125        PCIE4_L1_SSD_TXP       VIA  3321.949     TOP       NaN\n",
       "126        PCIE4_L1_SSD_TXP     U1.V5  3321.949     TOP       NaN\n",
       "127   PCIE4_L1_SSD_TXP_CONN   C7006.2    71.064  BOTTOM       NaN\n",
       "128        PCIE4_L2_SSD_RXN       VIA   587.602  BOTTOM       NaN\n",
       "129        PCIE4_L2_SSD_RXN       VIA   587.602     TOP       NaN\n",
       "130        PCIE4_L2_SSD_RXN       VIA  3858.954      L8       NaN\n",
       "131        PCIE4_L2_SSD_RXN       VIA  3858.954     TOP       NaN\n",
       "132        PCIE4_L2_SSD_RXN     U1.R2  3858.954     TOP       NaN\n",
       "133        PCIE4_L2_SSD_RXP       VIA   595.040  BOTTOM       NaN\n",
       "134        PCIE4_L2_SSD_RXP       VIA   595.040     TOP       NaN\n",
       "135        PCIE4_L2_SSD_RXP       VIA  3857.959      L8       NaN\n",
       "136        PCIE4_L2_SSD_RXP       VIA  3857.959     TOP       NaN\n",
       "137        PCIE4_L2_SSD_RXP     U1.R1  3857.959     TOP       NaN\n",
       "138        PCIE4_L2_SSD_TXN   C7003.1     0.000               NaN\n",
       "139        PCIE4_L2_SSD_TXN       VIA   572.069  BOTTOM       NaN\n",
       "140        PCIE4_L2_SSD_TXN       VIA   572.069     TOP       NaN\n",
       "141        PCIE4_L2_SSD_TXN       VIA  3391.431      L8       NaN\n",
       "142        PCIE4_L2_SSD_TXN       VIA  3391.431     TOP       NaN\n",
       "143        PCIE4_L2_SSD_TXN     U1.T7  3391.431     TOP       NaN\n",
       "144   PCIE4_L2_SSD_TXN_CONN   C7003.2    67.096  BOTTOM       NaN\n",
       "145        PCIE4_L2_SSD_TXP   C7004.1     0.000               NaN\n",
       "146        PCIE4_L2_SSD_TXP       VIA   559.665  BOTTOM       NaN\n",
       "147        PCIE4_L2_SSD_TXP       VIA   559.665     TOP       NaN\n",
       "148        PCIE4_L2_SSD_TXP       VIA  3391.121      L8       NaN\n",
       "149        PCIE4_L2_SSD_TXP       VIA  3391.121     TOP       NaN\n",
       "150        PCIE4_L2_SSD_TXP     U1.T5  3391.121     TOP       NaN\n",
       "151   PCIE4_L2_SSD_TXP_CONN   C7004.2    68.524  BOTTOM       NaN\n",
       "152        PCIE4_L3_SSD_RXN       VIA   672.440  BOTTOM       NaN\n",
       "153        PCIE4_L3_SSD_RXN       VIA   672.440     TOP       NaN\n",
       "154        PCIE4_L3_SSD_RXN       VIA  3983.656      L8       NaN\n",
       "155        PCIE4_L3_SSD_RXN       VIA  3983.656     TOP       NaN\n",
       "156        PCIE4_L3_SSD_RXN     U1.N2  3983.656     TOP       NaN\n",
       "157        PCIE4_L3_SSD_RXP       VIA   672.032  BOTTOM       NaN\n",
       "158        PCIE4_L3_SSD_RXP       VIA   672.032     TOP       NaN\n",
       "159        PCIE4_L3_SSD_RXP       VIA  3983.065      L8       NaN\n",
       "160        PCIE4_L3_SSD_RXP       VIA  3983.065     TOP       NaN\n",
       "161        PCIE4_L3_SSD_RXP     U1.N1  3983.065     TOP       NaN\n",
       "162        PCIE4_L3_SSD_TXN   C7001.1     0.000               NaN\n",
       "163        PCIE4_L3_SSD_TXN       VIA   748.522  BOTTOM       NaN\n",
       "164        PCIE4_L3_SSD_TXN       VIA   748.522     TOP       NaN\n",
       "165        PCIE4_L3_SSD_TXN       VIA  3595.208      L8       NaN\n",
       "166        PCIE4_L3_SSD_TXN       VIA  3595.208     TOP       NaN\n",
       "167        PCIE4_L3_SSD_TXN     U1.P7  3595.208     TOP       NaN\n",
       "168   PCIE4_L3_SSD_TXN_CONN   C7001.2    62.879  BOTTOM       NaN\n",
       "169        PCIE4_L3_SSD_TXP   C7002.1     0.000               NaN\n",
       "170        PCIE4_L3_SSD_TXP       VIA   736.118  BOTTOM       NaN\n",
       "171        PCIE4_L3_SSD_TXP       VIA   736.118     TOP       NaN\n",
       "172        PCIE4_L3_SSD_TXP       VIA  3594.716      L8       NaN\n",
       "173        PCIE4_L3_SSD_TXP       VIA  3594.716     TOP       NaN\n",
       "174        PCIE4_L3_SSD_TXP     U1.P5  3594.716     TOP       NaN\n",
       "175   PCIE4_L3_SSD_TXP_CONN   C7002.2    62.741  BOTTOM       NaN\n",
       "176            PCIE4_RCOMPN   R1208.2     0.000               NaN\n",
       "177            PCIE4_RCOMPN       VIA    23.349     TOP       NaN\n",
       "178            PCIE4_RCOMPN    U1.V12    49.136  BOTTOM       NaN\n",
       "179            PCIE4_RCOMPP    U1.Y12     0.000               NaN\n",
       "180            PCIE4_RCOMPP       VIA    27.337  BOTTOM       NaN\n",
       "181            PCIE4_RCOMPP   R1208.1    51.717     TOP       NaN\n",
       "182              PCIE_COMPN   R1204.2     0.000               NaN\n",
       "183              PCIE_COMPN    U1.DT9   139.861  BOTTOM       NaN\n",
       "184              PCIE_COMPP   R1204.1     0.000               NaN\n",
       "185              PCIE_COMPP    U1.DV9   110.848  BOTTOM       NaN"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dfSQSR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[0, 1, 2, 3, 4, 5, 6, 7]\n",
      "[8, 9, 10, 11, 12]\n",
      "[13, 14, 15, 16, 17, 18]\n",
      "[19, 20]\n",
      "[21, 22, 23, 24, 25]\n",
      "[26, 27, 28, 29, 30, 31, 32, 33, 34]\n",
      "[35, 36, 37, 38, 39, 40]\n",
      "[41, 42]\n",
      "[43, 44, 45, 46, 47, 48]\n",
      "[49, 50]\n",
      "[51, 52, 53, 54, 55, 56]\n",
      "[57, 58]\n",
      "[59, 60, 61, 62, 63, 64]\n",
      "[65, 66]\n",
      "[67, 68, 69, 70, 71, 72]\n",
      "[73, 74]\n",
      "[75, 76, 77, 78, 79]\n",
      "[80, 81, 82, 83, 84]\n",
      "[85, 86, 87, 88, 89]\n",
      "[90, 91, 92, 93, 94, 95]\n",
      "[96]\n",
      "[97, 98, 99, 100, 101, 102]\n",
      "[103]\n",
      "[104, 105, 106, 107, 108]\n",
      "[109, 110, 111, 112, 113]\n",
      "[114, 115, 116, 117, 118, 119]\n",
      "[120]\n",
      "[121, 122, 123, 124, 125, 126]\n",
      "[127]\n",
      "[128, 129, 130, 131, 132]\n",
      "[133, 134, 135, 136, 137]\n",
      "[138, 139, 140, 141, 142, 143]\n",
      "[144]\n",
      "[145, 146, 147, 148, 149, 150]\n",
      "[151]\n",
      "[152, 153, 154, 155, 156]\n",
      "[157, 158, 159, 160, 161]\n",
      "[162, 163, 164, 165, 166, 167]\n",
      "[168]\n",
      "[169, 170, 171, 172, 173, 174]\n",
      "[175]\n",
      "[176, 177, 178]\n",
      "[179, 180, 181]\n",
      "[182, 183]\n",
      "[184, 185]\n"
     ]
    }
   ],
   "source": [
    "for i in netNameList:\n",
    "    indexList = dfSQSR[dfSQSR[\"net_name\"] == f\"{i}\"].index.tolist()\n",
    "    print(indexList)\n",
    "    \n",
    "#     dfSQSR.loc[indexList[0],\"layer\"] = dfSQSR.loc[indexList[1],\"layer\"]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "df = pd.DataFrame(dfSQS)\n",
    "df1 = pd.DataFrame(dfSQS)\n",
    "df2 = pd.DataFrame(dfSQS)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 81,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>SQS</th>\n",
       "      <th>length</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>-CLKREQ_PCIE0</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>U58.CF32:J22.52</td>\n",
       "      <td>5492.94</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>U58.CF32:R9562.1</td>\n",
       "      <td>5454.03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>R9562.1:J22.52</td>\n",
       "      <td>38.908</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>-CLKREQ_PCIE7</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>U58.CE31:U13.48</td>\n",
       "      <td>7817.27</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>U58.CE31:R29.1</td>\n",
       "      <td>7756.34</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>R29.1:U13.48</td>\n",
       "      <td>60.934</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>-CLKREQ_PCIE8</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>U58.CE30:J1.52</td>\n",
       "      <td>8661.95</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>U58.CE30:R2038.1</td>\n",
       "      <td>8599.13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>R2038.1:J1.52</td>\n",
       "      <td>62.822</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>-CLKREQ_PCIE12</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>U182.AC5:U58.CF31</td>\n",
       "      <td>9541.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>U182.AC5:R2908.1</td>\n",
       "      <td>177.307</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>R2908.1:U58.CF31</td>\n",
       "      <td>9364.41</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>-PCIE0_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>U58.AW2:J22.53</td>\n",
       "      <td>4178.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>U58.AW2:J22.53</td>\n",
       "      <td>4178.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>-PCIE12_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>U58.BE1:U182.T19</td>\n",
       "      <td>6259.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>U58.BE1:U182.T19</td>\n",
       "      <td>6259.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>-PCIE7_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>U58.BH3:U13.45</td>\n",
       "      <td>6813.57</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>U58.BH3:U13.45</td>\n",
       "      <td>6813.57</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>-PCIE8_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>U58.BA1:J1.53</td>\n",
       "      <td>6645.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>U58.BA1:J1.53</td>\n",
       "      <td>6645.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>40</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>41</th>\n",
       "      <td>U58.BU30:U101.20</td>\n",
       "      <td>4655.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>42</th>\n",
       "      <td>U58.BU30:R1306.1</td>\n",
       "      <td>48.308</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>43</th>\n",
       "      <td>R1306.1:R10583.2</td>\n",
       "      <td>4041.19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>44</th>\n",
       "      <td>R10583.2:U101.20</td>\n",
       "      <td>565.924</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>45</th>\n",
       "      <td>-TBTA_USB2_BUS_EN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>46</th>\n",
       "      <td>R8709.1:U224.8</td>\n",
       "      <td>5177.21</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>47</th>\n",
       "      <td>R8709.1:U23.G5</td>\n",
       "      <td>310.265</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>48</th>\n",
       "      <td>U23.G5:U224.8</td>\n",
       "      <td>4866.94</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>50</th>\n",
       "      <td>-TBTB_USB2_BUS_EN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>51</th>\n",
       "      <td>R8708.1:U223.8</td>\n",
       "      <td>2254.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>52</th>\n",
       "      <td>R8708.1:U23.K10</td>\n",
       "      <td>189.812</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>53</th>\n",
       "      <td>U23.K10:U223.8</td>\n",
       "      <td>2065.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>55</th>\n",
       "      <td>-TBT_PCIE_WAKE</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>56</th>\n",
       "      <td>U58.CK34:U182.W1</td>\n",
       "      <td>9862.12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>57</th>\n",
       "      <td>U58.CK34:R181.1</td>\n",
       "      <td>9632.28</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>58</th>\n",
       "      <td>R181.1:U182.W1</td>\n",
       "      <td>229.837</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>60</th>\n",
       "      <td>-USB_PORT3_OC3</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>61</th>\n",
       "      <td>U58.CK9:J65.22</td>\n",
       "      <td>3283.07</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>62</th>\n",
       "      <td>U58.CK9:R1002.2</td>\n",
       "      <td>308.956</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>63</th>\n",
       "      <td>R1002.2:J65.22</td>\n",
       "      <td>2974.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>65</th>\n",
       "      <td>-USB_PORT4_OC2</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>66</th>\n",
       "      <td>U58.CK8:U53.5</td>\n",
       "      <td>7758.09</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>67</th>\n",
       "      <td>U58.CK8:R1001.2</td>\n",
       "      <td>7734.39</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>68</th>\n",
       "      <td>R1001.2:U53.5</td>\n",
       "      <td>23.696</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>70</th>\n",
       "      <td>PCIE0_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>71</th>\n",
       "      <td>U58.AY3:J22.55</td>\n",
       "      <td>4185.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>72</th>\n",
       "      <td>U58.AY3:J22.55</td>\n",
       "      <td>4185.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>75</th>\n",
       "      <td>PCIE0_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>76</th>\n",
       "      <td>U58.CB5:J22.41</td>\n",
       "      <td>4239.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>77</th>\n",
       "      <td>U58.CB5:J22.41</td>\n",
       "      <td>4239.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>80</th>\n",
       "      <td>PCIE0_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>81</th>\n",
       "      <td>U58.CB6:J22.43</td>\n",
       "      <td>4236.62</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>82</th>\n",
       "      <td>U58.CB6:J22.43</td>\n",
       "      <td>4236.62</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>85</th>\n",
       "      <td>PCIE0_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>86</th>\n",
       "      <td>U58.CA4:C8676.1</td>\n",
       "      <td>4180.42</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>87</th>\n",
       "      <td>U58.CA4:C8676.1</td>\n",
       "      <td>4180.42</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>90</th>\n",
       "      <td>PCIE0_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>91</th>\n",
       "      <td>C8676.2:J22.47</td>\n",
       "      <td>68.105</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>92</th>\n",
       "      <td>C8676.2:J22.47</td>\n",
       "      <td>68.105</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>95</th>\n",
       "      <td>PCIE0_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>96</th>\n",
       "      <td>U58.CA3:C8677.1</td>\n",
       "      <td>4180.17</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>97</th>\n",
       "      <td>U58.CA3:C8677.1</td>\n",
       "      <td>4180.17</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>100</th>\n",
       "      <td>PCIE0_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>101</th>\n",
       "      <td>C8677.2:J22.49</td>\n",
       "      <td>68.349</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>102</th>\n",
       "      <td>C8677.2:J22.49</td>\n",
       "      <td>68.349</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>105</th>\n",
       "      <td>PCIE12_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>106</th>\n",
       "      <td>U58.BE2:U182.V19</td>\n",
       "      <td>6261.35</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>107</th>\n",
       "      <td>U58.BE2:U182.V19</td>\n",
       "      <td>6261.35</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>110</th>\n",
       "      <td>PCIE12_L0_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>111</th>\n",
       "      <td>U58.BK6:C2911.2</td>\n",
       "      <td>6578.49</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>112</th>\n",
       "      <td>U58.BK6:C2911.2</td>\n",
       "      <td>6578.49</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>115</th>\n",
       "      <td>PCIE12_L0_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>116</th>\n",
       "      <td>U182.V22:C2911.1</td>\n",
       "      <td>156.865</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>117</th>\n",
       "      <td>U182.V22:C2911.1</td>\n",
       "      <td>156.865</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>120</th>\n",
       "      <td>PCIE12_L0_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>121</th>\n",
       "      <td>U58.BK5:C2910.2</td>\n",
       "      <td>6578.51</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>122</th>\n",
       "      <td>U58.BK5:C2910.2</td>\n",
       "      <td>6578.51</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>125</th>\n",
       "      <td>PCIE12_L0_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>126</th>\n",
       "      <td>U182.V23:C2910.1</td>\n",
       "      <td>156.688</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>127</th>\n",
       "      <td>U182.V23:C2910.1</td>\n",
       "      <td>156.688</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>130</th>\n",
       "      <td>PCIE12_L0_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>131</th>\n",
       "      <td>U58.BM4:C2903.1</td>\n",
       "      <td>6655.04</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>132</th>\n",
       "      <td>U58.BM4:C2903.1</td>\n",
       "      <td>6655.04</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>135</th>\n",
       "      <td>PCIE12_L0_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>136</th>\n",
       "      <td>C2903.2:U182.Y22</td>\n",
       "      <td>270.463</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>137</th>\n",
       "      <td>C2903.2:U182.Y22</td>\n",
       "      <td>270.463</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>140</th>\n",
       "      <td>PCIE12_L0_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>141</th>\n",
       "      <td>U58.BM3:C2902.1</td>\n",
       "      <td>6655.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>142</th>\n",
       "      <td>U58.BM3:C2902.1</td>\n",
       "      <td>6655.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>145</th>\n",
       "      <td>PCIE12_L0_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>146</th>\n",
       "      <td>C2902.2:U182.Y23</td>\n",
       "      <td>271.282</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>147</th>\n",
       "      <td>C2902.2:U182.Y23</td>\n",
       "      <td>271.282</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>150</th>\n",
       "      <td>PCIE12_L1_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>151</th>\n",
       "      <td>U58.BJ6:C2913.2</td>\n",
       "      <td>6563.31</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>152</th>\n",
       "      <td>U58.BJ6:C2913.2</td>\n",
       "      <td>6563.31</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>155</th>\n",
       "      <td>PCIE12_L1_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>156</th>\n",
       "      <td>U182.P22:C2913.1</td>\n",
       "      <td>151.58</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>157</th>\n",
       "      <td>U182.P22:C2913.1</td>\n",
       "      <td>151.58</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>160</th>\n",
       "      <td>PCIE12_L1_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>161</th>\n",
       "      <td>U58.BJ5:C2912.2</td>\n",
       "      <td>6563.85</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>162</th>\n",
       "      <td>U58.BJ5:C2912.2</td>\n",
       "      <td>6563.85</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>165</th>\n",
       "      <td>PCIE12_L1_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>166</th>\n",
       "      <td>U182.P23:C2912.1</td>\n",
       "      <td>151.088</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>167</th>\n",
       "      <td>U182.P23:C2912.1</td>\n",
       "      <td>151.088</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>170</th>\n",
       "      <td>PCIE12_L1_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>171</th>\n",
       "      <td>U58.BL2:C2905.1</td>\n",
       "      <td>6653.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>172</th>\n",
       "      <td>U58.BL2:C2905.1</td>\n",
       "      <td>6653.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>175</th>\n",
       "      <td>PCIE12_L1_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>176</th>\n",
       "      <td>C2905.2:U182.T22</td>\n",
       "      <td>264.824</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>177</th>\n",
       "      <td>C2905.2:U182.T22</td>\n",
       "      <td>264.824</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>180</th>\n",
       "      <td>PCIE12_L1_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>181</th>\n",
       "      <td>U58.BL1:C2904.1</td>\n",
       "      <td>6649.72</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>182</th>\n",
       "      <td>U58.BL1:C2904.1</td>\n",
       "      <td>6649.72</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>185</th>\n",
       "      <td>PCIE12_L1_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>186</th>\n",
       "      <td>C2904.2:U182.T23</td>\n",
       "      <td>265.798</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>187</th>\n",
       "      <td>C2904.2:U182.T23</td>\n",
       "      <td>265.798</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>190</th>\n",
       "      <td>PCIE12_L2_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>191</th>\n",
       "      <td>U58.BG5:C2915.2</td>\n",
       "      <td>6587.01</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>192</th>\n",
       "      <td>U58.BG5:C2915.2</td>\n",
       "      <td>6587.01</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>195</th>\n",
       "      <td>PCIE12_L2_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>196</th>\n",
       "      <td>U182.K22:C2915.1</td>\n",
       "      <td>145.945</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>197</th>\n",
       "      <td>U182.K22:C2915.1</td>\n",
       "      <td>145.945</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>200</th>\n",
       "      <td>PCIE12_L2_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>201</th>\n",
       "      <td>U58.BG6:C2914.2</td>\n",
       "      <td>6587.77</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>202</th>\n",
       "      <td>U58.BG6:C2914.2</td>\n",
       "      <td>6587.77</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>205</th>\n",
       "      <td>PCIE12_L2_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>206</th>\n",
       "      <td>U182.K23:C2914.1</td>\n",
       "      <td>145.437</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>207</th>\n",
       "      <td>U182.K23:C2914.1</td>\n",
       "      <td>145.437</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>210</th>\n",
       "      <td>PCIE12_L2_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>211</th>\n",
       "      <td>U58.BL4:C2907.1</td>\n",
       "      <td>6777.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>212</th>\n",
       "      <td>U58.BL4:C2907.1</td>\n",
       "      <td>6777.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>215</th>\n",
       "      <td>PCIE12_L2_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>216</th>\n",
       "      <td>C2907.2:U182.M22</td>\n",
       "      <td>259.401</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>217</th>\n",
       "      <td>C2907.2:U182.M22</td>\n",
       "      <td>259.401</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>220</th>\n",
       "      <td>PCIE12_L2_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>221</th>\n",
       "      <td>U58.BL3:C2906.1</td>\n",
       "      <td>6778.67</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>222</th>\n",
       "      <td>U58.BL3:C2906.1</td>\n",
       "      <td>6778.67</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>225</th>\n",
       "      <td>PCIE12_L2_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>226</th>\n",
       "      <td>C2906.2:U182.M23</td>\n",
       "      <td>260.186</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>227</th>\n",
       "      <td>C2906.2:U182.M23</td>\n",
       "      <td>260.186</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>230</th>\n",
       "      <td>PCIE12_L3_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>231</th>\n",
       "      <td>U58.BE5:C2917.2</td>\n",
       "      <td>6656.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>232</th>\n",
       "      <td>U58.BE5:C2917.2</td>\n",
       "      <td>6656.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>235</th>\n",
       "      <td>PCIE12_L3_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>236</th>\n",
       "      <td>U182.F22:C2917.1</td>\n",
       "      <td>140.673</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>237</th>\n",
       "      <td>U182.F22:C2917.1</td>\n",
       "      <td>140.673</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>240</th>\n",
       "      <td>PCIE12_L3_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>241</th>\n",
       "      <td>U58.BE6:C2916.2</td>\n",
       "      <td>6656.04</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>242</th>\n",
       "      <td>U58.BE6:C2916.2</td>\n",
       "      <td>6656.04</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>245</th>\n",
       "      <td>PCIE12_L3_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>246</th>\n",
       "      <td>U182.F23:C2916.1</td>\n",
       "      <td>140.485</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>247</th>\n",
       "      <td>U182.F23:C2916.1</td>\n",
       "      <td>140.485</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>250</th>\n",
       "      <td>PCIE12_L3_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>251</th>\n",
       "      <td>U58.BJ4:C2909.1</td>\n",
       "      <td>6812.81</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>252</th>\n",
       "      <td>U58.BJ4:C2909.1</td>\n",
       "      <td>6812.81</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>255</th>\n",
       "      <td>PCIE12_L3_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>256</th>\n",
       "      <td>C2909.2:U182.H22</td>\n",
       "      <td>254.54</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>257</th>\n",
       "      <td>C2909.2:U182.H22</td>\n",
       "      <td>254.54</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>260</th>\n",
       "      <td>PCIE12_L3_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>261</th>\n",
       "      <td>U58.BJ3:C2908.1</td>\n",
       "      <td>6815.01</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>262</th>\n",
       "      <td>U58.BJ3:C2908.1</td>\n",
       "      <td>6815.01</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>265</th>\n",
       "      <td>PCIE12_L3_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>266</th>\n",
       "      <td>C2908.2:U182.H23</td>\n",
       "      <td>252.942</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>267</th>\n",
       "      <td>C2908.2:U182.H23</td>\n",
       "      <td>252.942</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>270</th>\n",
       "      <td>PCIE7_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>271</th>\n",
       "      <td>U58.BH4:U13.44</td>\n",
       "      <td>6810.98</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>272</th>\n",
       "      <td>U58.BH4:U13.44</td>\n",
       "      <td>6810.98</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>275</th>\n",
       "      <td>PCIE7_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>276</th>\n",
       "      <td>U58.BU9:C8396.1</td>\n",
       "      <td>6067.45</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>277</th>\n",
       "      <td>U58.BU9:C8396.1</td>\n",
       "      <td>6067.45</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>280</th>\n",
       "      <td>PCIE7_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>281</th>\n",
       "      <td>U13.39:C8396.2</td>\n",
       "      <td>100.901</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>282</th>\n",
       "      <td>U13.39:C8396.2</td>\n",
       "      <td>100.901</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>285</th>\n",
       "      <td>PCIE7_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>286</th>\n",
       "      <td>U58.BU8:C8394.1</td>\n",
       "      <td>6072.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>287</th>\n",
       "      <td>U58.BU8:C8394.1</td>\n",
       "      <td>6072.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>290</th>\n",
       "      <td>PCIE7_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>291</th>\n",
       "      <td>U13.38:C8394.2</td>\n",
       "      <td>99.749</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>292</th>\n",
       "      <td>U13.38:C8394.2</td>\n",
       "      <td>99.749</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>295</th>\n",
       "      <td>PCIE7_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>296</th>\n",
       "      <td>U58.BT4:C8400.1</td>\n",
       "      <td>6127.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>297</th>\n",
       "      <td>U58.BT4:C8400.1</td>\n",
       "      <td>6127.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>300</th>\n",
       "      <td>PCIE7_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>301</th>\n",
       "      <td>U13.42:C8400.2</td>\n",
       "      <td>99.747</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>302</th>\n",
       "      <td>U13.42:C8400.2</td>\n",
       "      <td>99.747</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>305</th>\n",
       "      <td>PCIE7_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>306</th>\n",
       "      <td>U58.BT3:C8398.1</td>\n",
       "      <td>6129.86</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>307</th>\n",
       "      <td>U58.BT3:C8398.1</td>\n",
       "      <td>6129.86</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>310</th>\n",
       "      <td>PCIE7_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>311</th>\n",
       "      <td>U13.41:C8398.2</td>\n",
       "      <td>99.438</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>312</th>\n",
       "      <td>U13.41:C8398.2</td>\n",
       "      <td>99.438</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>315</th>\n",
       "      <td>PCIE8_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>316</th>\n",
       "      <td>U58.BA2:J1.55</td>\n",
       "      <td>6646.06</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>317</th>\n",
       "      <td>U58.BA2:J1.55</td>\n",
       "      <td>6646.06</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>320</th>\n",
       "      <td>PCIE8_L0_SATA1_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>321</th>\n",
       "      <td>U58.BL6:J1.43</td>\n",
       "      <td>6874.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>322</th>\n",
       "      <td>U58.BL6:J1.43</td>\n",
       "      <td>6874.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>325</th>\n",
       "      <td>PCIE8_L0_SATA1_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>326</th>\n",
       "      <td>U58.BL5:J1.41</td>\n",
       "      <td>6871.8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>327</th>\n",
       "      <td>U58.BL5:J1.41</td>\n",
       "      <td>6871.8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>330</th>\n",
       "      <td>PCIE8_L0_SATA1_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>331</th>\n",
       "      <td>U58.BN2:C8670.1</td>\n",
       "      <td>6734.59</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>332</th>\n",
       "      <td>U58.BN2:C8670.1</td>\n",
       "      <td>6734.59</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>335</th>\n",
       "      <td>PCIE8_L0_SATA1_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>336</th>\n",
       "      <td>C8670.2:J1.47</td>\n",
       "      <td>66.661</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>337</th>\n",
       "      <td>C8670.2:J1.47</td>\n",
       "      <td>66.661</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>340</th>\n",
       "      <td>PCIE8_L0_SATA1_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>341</th>\n",
       "      <td>U58.BN1:C8671.1</td>\n",
       "      <td>6736.82</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>342</th>\n",
       "      <td>U58.BN1:C8671.1</td>\n",
       "      <td>6736.82</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>345</th>\n",
       "      <td>PCIE8_L0_SATA1_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>346</th>\n",
       "      <td>C8671.2:J1.49</td>\n",
       "      <td>66.66</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>347</th>\n",
       "      <td>C8671.2:J1.49</td>\n",
       "      <td>66.66</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>350</th>\n",
       "      <td>PCIE8_L1_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>351</th>\n",
       "      <td>U58.BN10:J1.29</td>\n",
       "      <td>6201.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>352</th>\n",
       "      <td>U58.BN10:J1.29</td>\n",
       "      <td>6201.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>355</th>\n",
       "      <td>PCIE8_L1_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>356</th>\n",
       "      <td>U58.BN8:J1.31</td>\n",
       "      <td>6202.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>357</th>\n",
       "      <td>U58.BN8:J1.31</td>\n",
       "      <td>6202.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>360</th>\n",
       "      <td>PCIE8_L1_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>361</th>\n",
       "      <td>U58.BN4:C8668.1</td>\n",
       "      <td>6542.25</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>362</th>\n",
       "      <td>U58.BN4:C8668.1</td>\n",
       "      <td>6542.25</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>365</th>\n",
       "      <td>PCIE8_L1_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>366</th>\n",
       "      <td>C8668.2:J1.35</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>367</th>\n",
       "      <td>C8668.2:J1.35</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>370</th>\n",
       "      <td>PCIE8_L1_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>371</th>\n",
       "      <td>U58.BN3:C8669.1</td>\n",
       "      <td>6542.92</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>372</th>\n",
       "      <td>U58.BN3:C8669.1</td>\n",
       "      <td>6542.92</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>375</th>\n",
       "      <td>PCIE8_L1_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>376</th>\n",
       "      <td>C8669.2:J1.37</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>377</th>\n",
       "      <td>C8669.2:J1.37</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>380</th>\n",
       "      <td>PCIE8_L2_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>381</th>\n",
       "      <td>U58.BN6:J1.17</td>\n",
       "      <td>6149.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>382</th>\n",
       "      <td>U58.BN6:J1.17</td>\n",
       "      <td>6149.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>385</th>\n",
       "      <td>PCIE8_L2_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>386</th>\n",
       "      <td>U58.BN5:J1.19</td>\n",
       "      <td>6152.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>387</th>\n",
       "      <td>U58.BN5:J1.19</td>\n",
       "      <td>6152.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>390</th>\n",
       "      <td>PCIE8_L2_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>391</th>\n",
       "      <td>U58.BR4:C8666.1</td>\n",
       "      <td>6450.67</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>392</th>\n",
       "      <td>U58.BR4:C8666.1</td>\n",
       "      <td>6450.67</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>395</th>\n",
       "      <td>PCIE8_L2_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>396</th>\n",
       "      <td>C8666.2:J1.23</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>397</th>\n",
       "      <td>C8666.2:J1.23</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>400</th>\n",
       "      <td>PCIE8_L2_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>401</th>\n",
       "      <td>U58.BR3:C8667.1</td>\n",
       "      <td>6452.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>402</th>\n",
       "      <td>U58.BR3:C8667.1</td>\n",
       "      <td>6452.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>405</th>\n",
       "      <td>PCIE8_L2_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>406</th>\n",
       "      <td>C8667.2:J1.25</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>407</th>\n",
       "      <td>C8667.2:J1.25</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>410</th>\n",
       "      <td>PCIE8_L3_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>411</th>\n",
       "      <td>U58.BP5:J1.5</td>\n",
       "      <td>6279.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>412</th>\n",
       "      <td>U58.BP5:J1.5</td>\n",
       "      <td>6279.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>415</th>\n",
       "      <td>PCIE8_L3_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>416</th>\n",
       "      <td>U58.BP6:J1.7</td>\n",
       "      <td>6274.84</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>417</th>\n",
       "      <td>U58.BP6:J1.7</td>\n",
       "      <td>6274.84</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>420</th>\n",
       "      <td>PCIE8_L3_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>421</th>\n",
       "      <td>U58.BR2:C8664.1</td>\n",
       "      <td>6529.31</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>422</th>\n",
       "      <td>U58.BR2:C8664.1</td>\n",
       "      <td>6529.31</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>425</th>\n",
       "      <td>PCIE8_L3_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>426</th>\n",
       "      <td>C8664.2:J1.11</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>427</th>\n",
       "      <td>C8664.2:J1.11</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>430</th>\n",
       "      <td>PCIE8_L3_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>431</th>\n",
       "      <td>U58.BR1:C8665.1</td>\n",
       "      <td>6528.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>432</th>\n",
       "      <td>U58.BR1:C8665.1</td>\n",
       "      <td>6528.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>435</th>\n",
       "      <td>PCIE8_L3_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>436</th>\n",
       "      <td>C8665.2:J1.13</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>437</th>\n",
       "      <td>C8665.2:J1.13</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>440</th>\n",
       "      <td>PCIE_RBIAS</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>441</th>\n",
       "      <td>R2909.1:U182.N16</td>\n",
       "      <td>37.934</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>442</th>\n",
       "      <td>R2909.1:U182.N16</td>\n",
       "      <td>37.934</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>445</th>\n",
       "      <td>PCIE_RCOMP_N</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>446</th>\n",
       "      <td>U58.CE6:R1007.2</td>\n",
       "      <td>32.783</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>447</th>\n",
       "      <td>U58.CE6:R1007.2</td>\n",
       "      <td>32.783</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>450</th>\n",
       "      <td>PCIE_RCOMP_P</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>451</th>\n",
       "      <td>U58.CE5:R1007.1</td>\n",
       "      <td>34.695</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>452</th>\n",
       "      <td>U58.CE5:R1007.1</td>\n",
       "      <td>34.695</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>455</th>\n",
       "      <td>TBT_FORCE_USB_PWR</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>456</th>\n",
       "      <td>U182.D4:U58.CH35</td>\n",
       "      <td>9967.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>457</th>\n",
       "      <td>U182.D4:R2925.1</td>\n",
       "      <td>429.964</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>458</th>\n",
       "      <td>R2925.1:U58.CH35</td>\n",
       "      <td>9537.75</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>460</th>\n",
       "      <td>USB2_COMP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>461</th>\n",
       "      <td>U58.CC5:R1003.1</td>\n",
       "      <td>41.292</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>462</th>\n",
       "      <td>U58.CC5:R1003.1</td>\n",
       "      <td>41.292</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>465</th>\n",
       "      <td>USB2_ID</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>466</th>\n",
       "      <td>U58.CE8:R1004.1</td>\n",
       "      <td>282.13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>467</th>\n",
       "      <td>U58.CE8:R1004.1</td>\n",
       "      <td>282.13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>470</th>\n",
       "      <td>USB2_VBU</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>471</th>\n",
       "      <td>U58.CC6:R1005.1</td>\n",
       "      <td>235.23</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>472</th>\n",
       "      <td>U58.CC6:R1005.1</td>\n",
       "      <td>235.23</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>475</th>\n",
       "      <td>USB3P3_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>476</th>\n",
       "      <td>U58.BY7:J65.13</td>\n",
       "      <td>3366.33</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>477</th>\n",
       "      <td>U58.BY7:J65.13</td>\n",
       "      <td>3366.33</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>480</th>\n",
       "      <td>USB3P3_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>481</th>\n",
       "      <td>U58.BY6:J65.12</td>\n",
       "      <td>3368.61</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>482</th>\n",
       "      <td>U58.BY6:J65.12</td>\n",
       "      <td>3368.61</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>485</th>\n",
       "      <td>USB3P3_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>486</th>\n",
       "      <td>U58.BY4:J65.10</td>\n",
       "      <td>3521.19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>487</th>\n",
       "      <td>U58.BY4:J65.10</td>\n",
       "      <td>3521.19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>490</th>\n",
       "      <td>USB3P3_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>491</th>\n",
       "      <td>U58.BY3:J65.9</td>\n",
       "      <td>3521.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>492</th>\n",
       "      <td>U58.BY3:J65.9</td>\n",
       "      <td>3521.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>495</th>\n",
       "      <td>USB3P4_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>496</th>\n",
       "      <td>U58.BW6:J5.2</td>\n",
       "      <td>7386.21</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>497</th>\n",
       "      <td>U58.BW6:J5.2</td>\n",
       "      <td>7386.21</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>500</th>\n",
       "      <td>USB3P4_RXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>501</th>\n",
       "      <td>J5.1:J33.5</td>\n",
       "      <td>381.886</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>502</th>\n",
       "      <td>J5.1:J33.5</td>\n",
       "      <td>381.886</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>505</th>\n",
       "      <td>USB3P4_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>506</th>\n",
       "      <td>U58.BW5:J5.3</td>\n",
       "      <td>7391.91</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>507</th>\n",
       "      <td>U58.BW5:J5.3</td>\n",
       "      <td>7391.91</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>510</th>\n",
       "      <td>USB3P4_RXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>511</th>\n",
       "      <td>J5.4:J33.6</td>\n",
       "      <td>378.147</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>512</th>\n",
       "      <td>J5.4:J33.6</td>\n",
       "      <td>378.147</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>515</th>\n",
       "      <td>USB3P4_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>516</th>\n",
       "      <td>U58.BW2:C298.2</td>\n",
       "      <td>7417.63</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>517</th>\n",
       "      <td>U58.BW2:C298.2</td>\n",
       "      <td>7417.63</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>520</th>\n",
       "      <td>USB3P4_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>521</th>\n",
       "      <td>J6.2:C298.1</td>\n",
       "      <td>35.003</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>522</th>\n",
       "      <td>J6.2:C298.1</td>\n",
       "      <td>35.003</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>525</th>\n",
       "      <td>USB3P4_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>526</th>\n",
       "      <td>J33.8:J6.1</td>\n",
       "      <td>320.712</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>527</th>\n",
       "      <td>J33.8:J6.1</td>\n",
       "      <td>320.712</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>530</th>\n",
       "      <td>USB3P4_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>531</th>\n",
       "      <td>U58.BW1:C325.2</td>\n",
       "      <td>7418.9</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>532</th>\n",
       "      <td>U58.BW1:C325.2</td>\n",
       "      <td>7418.9</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>535</th>\n",
       "      <td>USB3P4_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>536</th>\n",
       "      <td>J6.3:C325.1</td>\n",
       "      <td>35.062</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>537</th>\n",
       "      <td>J6.3:C325.1</td>\n",
       "      <td>35.062</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>540</th>\n",
       "      <td>USB3P4_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>541</th>\n",
       "      <td>J33.9:J6.4</td>\n",
       "      <td>321.173</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>542</th>\n",
       "      <td>J33.9:J6.4</td>\n",
       "      <td>321.173</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>545</th>\n",
       "      <td>USBP2+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>546</th>\n",
       "      <td>U58.CE2:U224.5</td>\n",
       "      <td>6960.83</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>547</th>\n",
       "      <td>U58.CE2:U224.5</td>\n",
       "      <td>6960.83</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>550</th>\n",
       "      <td>USBP2+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>551</th>\n",
       "      <td>J60.A6:J60.B6</td>\n",
       "      <td>1246.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>552</th>\n",
       "      <td>J60.A6:U224.1</td>\n",
       "      <td>1158.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>553</th>\n",
       "      <td>U224.1:J60.B6</td>\n",
       "      <td>87.56</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>555</th>\n",
       "      <td>USBP2-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>556</th>\n",
       "      <td>U58.CE1:U224.4</td>\n",
       "      <td>6966.12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>557</th>\n",
       "      <td>U58.CE1:U224.4</td>\n",
       "      <td>6966.12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>560</th>\n",
       "      <td>USBP2-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>561</th>\n",
       "      <td>J60.B7:U224.2</td>\n",
       "      <td>1243.75</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>562</th>\n",
       "      <td>J60.B7:J60.A7</td>\n",
       "      <td>86.392</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>563</th>\n",
       "      <td>J60.A7:U224.2</td>\n",
       "      <td>1157.36</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>565</th>\n",
       "      <td>USBP3+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>566</th>\n",
       "      <td>U58.CG4:J65.7</td>\n",
       "      <td>3084.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>567</th>\n",
       "      <td>U58.CG4:J65.7</td>\n",
       "      <td>3084.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>570</th>\n",
       "      <td>USBP3-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>571</th>\n",
       "      <td>U58.CG3:J65.6</td>\n",
       "      <td>3080.8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>572</th>\n",
       "      <td>U58.CG3:J65.6</td>\n",
       "      <td>3080.8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>575</th>\n",
       "      <td>USBP4+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>576</th>\n",
       "      <td>U58.CD4:J2.4</td>\n",
       "      <td>7560.65</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>577</th>\n",
       "      <td>U58.CD4:J2.4</td>\n",
       "      <td>7560.65</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>580</th>\n",
       "      <td>USBP4+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>581</th>\n",
       "      <td>J33.3:J2.3</td>\n",
       "      <td>267.533</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>582</th>\n",
       "      <td>J33.3:J2.3</td>\n",
       "      <td>267.533</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>585</th>\n",
       "      <td>USBP4-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>586</th>\n",
       "      <td>U58.CD3:J2.1</td>\n",
       "      <td>7558.86</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>587</th>\n",
       "      <td>U58.CD3:J2.1</td>\n",
       "      <td>7558.86</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>590</th>\n",
       "      <td>USBP4-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>591</th>\n",
       "      <td>J33.2:J2.2</td>\n",
       "      <td>265.896</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>592</th>\n",
       "      <td>J33.2:J2.2</td>\n",
       "      <td>265.896</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>595</th>\n",
       "      <td>USBP5+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>596</th>\n",
       "      <td>U58.CG6:U223.5</td>\n",
       "      <td>6335.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>597</th>\n",
       "      <td>U58.CG6:U223.5</td>\n",
       "      <td>6335.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>600</th>\n",
       "      <td>USBP5+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>601</th>\n",
       "      <td>U223.1:J59.B6</td>\n",
       "      <td>1971.88</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>602</th>\n",
       "      <td>U223.1:J59.A6</td>\n",
       "      <td>1883.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>603</th>\n",
       "      <td>J59.A6:J59.B6</td>\n",
       "      <td>88.764</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>605</th>\n",
       "      <td>USBP5-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>606</th>\n",
       "      <td>U58.CG5:U223.4</td>\n",
       "      <td>6337.94</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>607</th>\n",
       "      <td>U58.CG5:U223.4</td>\n",
       "      <td>6337.94</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>610</th>\n",
       "      <td>USBP5-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>611</th>\n",
       "      <td>J59.A7:U223.2</td>\n",
       "      <td>1976.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>612</th>\n",
       "      <td>J59.A7:J59.B7</td>\n",
       "      <td>88.541</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>613</th>\n",
       "      <td>J59.B7:U223.2</td>\n",
       "      <td>1888.35</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>615</th>\n",
       "      <td>USBP6+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>616</th>\n",
       "      <td>U58.CC2:R2079.1</td>\n",
       "      <td>4676.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>617</th>\n",
       "      <td>U58.CC2:R2079.1</td>\n",
       "      <td>4676.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>620</th>\n",
       "      <td>USBP6+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>621</th>\n",
       "      <td>J10.17:R2079.2</td>\n",
       "      <td>135.205</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>622</th>\n",
       "      <td>J10.17:R2079.2</td>\n",
       "      <td>135.205</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>625</th>\n",
       "      <td>USBP6-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>626</th>\n",
       "      <td>U58.CC1:R2078.1</td>\n",
       "      <td>4665.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>627</th>\n",
       "      <td>U58.CC1:R2078.1</td>\n",
       "      <td>4665.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>630</th>\n",
       "      <td>USBP6-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>631</th>\n",
       "      <td>J10.18:R2078.2</td>\n",
       "      <td>135.118</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>632</th>\n",
       "      <td>J10.18:R2078.2</td>\n",
       "      <td>135.118</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>635</th>\n",
       "      <td>USBP7+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>636</th>\n",
       "      <td>U58.CG9:R794.1</td>\n",
       "      <td>4353.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>637</th>\n",
       "      <td>U58.CG9:R794.1</td>\n",
       "      <td>4353.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>640</th>\n",
       "      <td>USBP7+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>641</th>\n",
       "      <td>J22.7:R794.2</td>\n",
       "      <td>131.113</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>642</th>\n",
       "      <td>J22.7:R794.2</td>\n",
       "      <td>131.113</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>645</th>\n",
       "      <td>USBP7-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>646</th>\n",
       "      <td>U58.CG8:R793.1</td>\n",
       "      <td>4352.79</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>647</th>\n",
       "      <td>U58.CG8:R793.1</td>\n",
       "      <td>4352.79</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>650</th>\n",
       "      <td>USBP7-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>651</th>\n",
       "      <td>R793.2:J22.9</td>\n",
       "      <td>132.857</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>652</th>\n",
       "      <td>R793.2:J22.9</td>\n",
       "      <td>132.857</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>655</th>\n",
       "      <td>USBP8+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>656</th>\n",
       "      <td>U58.CB9:R3137.1</td>\n",
       "      <td>3012.48</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>657</th>\n",
       "      <td>U58.CB9:R3137.1</td>\n",
       "      <td>3012.48</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>660</th>\n",
       "      <td>USBP8+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>661</th>\n",
       "      <td>J11.12:R3137.2</td>\n",
       "      <td>129.066</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>662</th>\n",
       "      <td>J11.12:R3137.2</td>\n",
       "      <td>129.066</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>665</th>\n",
       "      <td>USBP8-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>666</th>\n",
       "      <td>U58.CB8:R3136.1</td>\n",
       "      <td>3006.02</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>667</th>\n",
       "      <td>U58.CB8:R3136.1</td>\n",
       "      <td>3006.02</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>670</th>\n",
       "      <td>USBP8-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>671</th>\n",
       "      <td>R3136.2:J11.11</td>\n",
       "      <td>128.186</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>672</th>\n",
       "      <td>R3136.2:J11.11</td>\n",
       "      <td>128.186</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>675</th>\n",
       "      <td>USBP9+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>676</th>\n",
       "      <td>U58.CH6:R800.1</td>\n",
       "      <td>3083.15</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>677</th>\n",
       "      <td>U58.CH6:R800.1</td>\n",
       "      <td>3083.15</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>680</th>\n",
       "      <td>USBP9+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>681</th>\n",
       "      <td>R800.2:J16.A2</td>\n",
       "      <td>89.61</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>682</th>\n",
       "      <td>R800.2:J16.A2</td>\n",
       "      <td>89.61</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>685</th>\n",
       "      <td>USBP9-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>686</th>\n",
       "      <td>U58.CH5:R799.1</td>\n",
       "      <td>3087.77</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>687</th>\n",
       "      <td>U58.CH5:R799.1</td>\n",
       "      <td>3087.77</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>690</th>\n",
       "      <td>USBP9-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>691</th>\n",
       "      <td>J16.A1:R799.2</td>\n",
       "      <td>92.429</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>692</th>\n",
       "      <td>J16.A1:R799.2</td>\n",
       "      <td>92.429</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>695</th>\n",
       "      <td>USB_ON1</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>696</th>\n",
       "      <td>U23.A2:U53.4</td>\n",
       "      <td>3639.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>697</th>\n",
       "      <td>U23.A2:U53.4</td>\n",
       "      <td>3639.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>700</th>\n",
       "      <td>USB_ON2</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>701</th>\n",
       "      <td>U23.A1:J65.18</td>\n",
       "      <td>6162.6</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>702</th>\n",
       "      <td>U23.A1:J65.18</td>\n",
       "      <td>6162.6</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>705</th>\n",
       "      <td>VCC0R9_TBT_USB</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>706</th>\n",
       "      <td>U182.R15:C2981.2</td>\n",
       "      <td>78.055</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>707</th>\n",
       "      <td>U182.R15:U182.R16</td>\n",
       "      <td>36.416</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>708</th>\n",
       "      <td>U182.R16:C2980.2</td>\n",
       "      <td>19.139</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>709</th>\n",
       "      <td>C2980.2:C2981.2</td>\n",
       "      <td>22.5</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>710</th>\n",
       "      <td>VCC3_TBT_ANA_USB2</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>711</th>\n",
       "      <td>C2986.2:U182.J16</td>\n",
       "      <td>69.714</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>712</th>\n",
       "      <td>C2986.2:U182.J16</td>\n",
       "      <td>69.714</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                          SQS   length\n",
       "0               -CLKREQ_PCIE0         \n",
       "1             U58.CF32:J22.52  5492.94\n",
       "2            U58.CF32:R9562.1  5454.03\n",
       "3              R9562.1:J22.52   38.908\n",
       "5               -CLKREQ_PCIE7         \n",
       "6             U58.CE31:U13.48  7817.27\n",
       "7              U58.CE31:R29.1  7756.34\n",
       "8                R29.1:U13.48   60.934\n",
       "10              -CLKREQ_PCIE8         \n",
       "11             U58.CE30:J1.52  8661.95\n",
       "12           U58.CE30:R2038.1  8599.13\n",
       "13              R2038.1:J1.52   62.822\n",
       "15             -CLKREQ_PCIE12         \n",
       "16          U182.AC5:U58.CF31  9541.71\n",
       "17           U182.AC5:R2908.1  177.307\n",
       "18           R2908.1:U58.CF31  9364.41\n",
       "20            -PCIE0_CLK_100M         \n",
       "21             U58.AW2:J22.53  4178.52\n",
       "22             U58.AW2:J22.53  4178.52\n",
       "25           -PCIE12_CLK_100M         \n",
       "26           U58.BE1:U182.T19  6259.55\n",
       "27           U58.BE1:U182.T19  6259.55\n",
       "30            -PCIE7_CLK_100M         \n",
       "31             U58.BH3:U13.45  6813.57\n",
       "32             U58.BH3:U13.45  6813.57\n",
       "35            -PCIE8_CLK_100M         \n",
       "36              U58.BA1:J1.53  6645.46\n",
       "37              U58.BA1:J1.53  6645.46\n",
       "40                 -PCIE_WAKE         \n",
       "41           U58.BU30:U101.20  4655.43\n",
       "42           U58.BU30:R1306.1   48.308\n",
       "43           R1306.1:R10583.2  4041.19\n",
       "44           R10583.2:U101.20  565.924\n",
       "45          -TBTA_USB2_BUS_EN         \n",
       "46             R8709.1:U224.8  5177.21\n",
       "47             R8709.1:U23.G5  310.265\n",
       "48              U23.G5:U224.8  4866.94\n",
       "50          -TBTB_USB2_BUS_EN         \n",
       "51             R8708.1:U223.8  2254.99\n",
       "52            R8708.1:U23.K10  189.812\n",
       "53             U23.K10:U223.8  2065.18\n",
       "55             -TBT_PCIE_WAKE         \n",
       "56           U58.CK34:U182.W1  9862.12\n",
       "57            U58.CK34:R181.1  9632.28\n",
       "58             R181.1:U182.W1  229.837\n",
       "60             -USB_PORT3_OC3         \n",
       "61             U58.CK9:J65.22  3283.07\n",
       "62            U58.CK9:R1002.2  308.956\n",
       "63             R1002.2:J65.22  2974.11\n",
       "65             -USB_PORT4_OC2         \n",
       "66              U58.CK8:U53.5  7758.09\n",
       "67            U58.CK8:R1001.2  7734.39\n",
       "68              R1001.2:U53.5   23.696\n",
       "70             PCIE0_CLK_100M         \n",
       "71             U58.AY3:J22.55  4185.99\n",
       "72             U58.AY3:J22.55  4185.99\n",
       "75                  PCIE0_RXN         \n",
       "76             U58.CB5:J22.41  4239.64\n",
       "77             U58.CB5:J22.41  4239.64\n",
       "80                  PCIE0_RXP         \n",
       "81             U58.CB6:J22.43  4236.62\n",
       "82             U58.CB6:J22.43  4236.62\n",
       "85                  PCIE0_TXN         \n",
       "86            U58.CA4:C8676.1  4180.42\n",
       "87            U58.CA4:C8676.1  4180.42\n",
       "90                PCIE0_TXN_C         \n",
       "91             C8676.2:J22.47   68.105\n",
       "92             C8676.2:J22.47   68.105\n",
       "95                  PCIE0_TXP         \n",
       "96            U58.CA3:C8677.1  4180.17\n",
       "97            U58.CA3:C8677.1  4180.17\n",
       "100               PCIE0_TXP_C         \n",
       "101            C8677.2:J22.49   68.349\n",
       "102            C8677.2:J22.49   68.349\n",
       "105           PCIE12_CLK_100M         \n",
       "106          U58.BE2:U182.V19  6261.35\n",
       "107          U58.BE2:U182.V19  6261.35\n",
       "110             PCIE12_L0_RXN         \n",
       "111           U58.BK6:C2911.2  6578.49\n",
       "112           U58.BK6:C2911.2  6578.49\n",
       "115           PCIE12_L0_RXN_C         \n",
       "116          U182.V22:C2911.1  156.865\n",
       "117          U182.V22:C2911.1  156.865\n",
       "120             PCIE12_L0_RXP         \n",
       "121           U58.BK5:C2910.2  6578.51\n",
       "122           U58.BK5:C2910.2  6578.51\n",
       "125           PCIE12_L0_RXP_C         \n",
       "126          U182.V23:C2910.1  156.688\n",
       "127          U182.V23:C2910.1  156.688\n",
       "130             PCIE12_L0_TXN         \n",
       "131           U58.BM4:C2903.1  6655.04\n",
       "132           U58.BM4:C2903.1  6655.04\n",
       "135           PCIE12_L0_TXN_C         \n",
       "136          C2903.2:U182.Y22  270.463\n",
       "137          C2903.2:U182.Y22  270.463\n",
       "140             PCIE12_L0_TXP         \n",
       "141           U58.BM3:C2902.1  6655.99\n",
       "142           U58.BM3:C2902.1  6655.99\n",
       "145           PCIE12_L0_TXP_C         \n",
       "146          C2902.2:U182.Y23  271.282\n",
       "147          C2902.2:U182.Y23  271.282\n",
       "150             PCIE12_L1_RXN         \n",
       "151           U58.BJ6:C2913.2  6563.31\n",
       "152           U58.BJ6:C2913.2  6563.31\n",
       "155           PCIE12_L1_RXN_C         \n",
       "156          U182.P22:C2913.1   151.58\n",
       "157          U182.P22:C2913.1   151.58\n",
       "160             PCIE12_L1_RXP         \n",
       "161           U58.BJ5:C2912.2  6563.85\n",
       "162           U58.BJ5:C2912.2  6563.85\n",
       "165           PCIE12_L1_RXP_C         \n",
       "166          U182.P23:C2912.1  151.088\n",
       "167          U182.P23:C2912.1  151.088\n",
       "170             PCIE12_L1_TXN         \n",
       "171           U58.BL2:C2905.1  6653.38\n",
       "172           U58.BL2:C2905.1  6653.38\n",
       "175           PCIE12_L1_TXN_C         \n",
       "176          C2905.2:U182.T22  264.824\n",
       "177          C2905.2:U182.T22  264.824\n",
       "180             PCIE12_L1_TXP         \n",
       "181           U58.BL1:C2904.1  6649.72\n",
       "182           U58.BL1:C2904.1  6649.72\n",
       "185           PCIE12_L1_TXP_C         \n",
       "186          C2904.2:U182.T23  265.798\n",
       "187          C2904.2:U182.T23  265.798\n",
       "190             PCIE12_L2_RXN         \n",
       "191           U58.BG5:C2915.2  6587.01\n",
       "192           U58.BG5:C2915.2  6587.01\n",
       "195           PCIE12_L2_RXN_C         \n",
       "196          U182.K22:C2915.1  145.945\n",
       "197          U182.K22:C2915.1  145.945\n",
       "200             PCIE12_L2_RXP         \n",
       "201           U58.BG6:C2914.2  6587.77\n",
       "202           U58.BG6:C2914.2  6587.77\n",
       "205           PCIE12_L2_RXP_C         \n",
       "206          U182.K23:C2914.1  145.437\n",
       "207          U182.K23:C2914.1  145.437\n",
       "210             PCIE12_L2_TXN         \n",
       "211           U58.BL4:C2907.1  6777.38\n",
       "212           U58.BL4:C2907.1  6777.38\n",
       "215           PCIE12_L2_TXN_C         \n",
       "216          C2907.2:U182.M22  259.401\n",
       "217          C2907.2:U182.M22  259.401\n",
       "220             PCIE12_L2_TXP         \n",
       "221           U58.BL3:C2906.1  6778.67\n",
       "222           U58.BL3:C2906.1  6778.67\n",
       "225           PCIE12_L2_TXP_C         \n",
       "226          C2906.2:U182.M23  260.186\n",
       "227          C2906.2:U182.M23  260.186\n",
       "230             PCIE12_L3_RXN         \n",
       "231           U58.BE5:C2917.2   6656.2\n",
       "232           U58.BE5:C2917.2   6656.2\n",
       "235           PCIE12_L3_RXN_C         \n",
       "236          U182.F22:C2917.1  140.673\n",
       "237          U182.F22:C2917.1  140.673\n",
       "240             PCIE12_L3_RXP         \n",
       "241           U58.BE6:C2916.2  6656.04\n",
       "242           U58.BE6:C2916.2  6656.04\n",
       "245           PCIE12_L3_RXP_C         \n",
       "246          U182.F23:C2916.1  140.485\n",
       "247          U182.F23:C2916.1  140.485\n",
       "250             PCIE12_L3_TXN         \n",
       "251           U58.BJ4:C2909.1  6812.81\n",
       "252           U58.BJ4:C2909.1  6812.81\n",
       "255           PCIE12_L3_TXN_C         \n",
       "256          C2909.2:U182.H22   254.54\n",
       "257          C2909.2:U182.H22   254.54\n",
       "260             PCIE12_L3_TXP         \n",
       "261           U58.BJ3:C2908.1  6815.01\n",
       "262           U58.BJ3:C2908.1  6815.01\n",
       "265           PCIE12_L3_TXP_C         \n",
       "266          C2908.2:U182.H23  252.942\n",
       "267          C2908.2:U182.H23  252.942\n",
       "270            PCIE7_CLK_100M         \n",
       "271            U58.BH4:U13.44  6810.98\n",
       "272            U58.BH4:U13.44  6810.98\n",
       "275                 PCIE7_RXN         \n",
       "276           U58.BU9:C8396.1  6067.45\n",
       "277           U58.BU9:C8396.1  6067.45\n",
       "280               PCIE7_RXN_C         \n",
       "281            U13.39:C8396.2  100.901\n",
       "282            U13.39:C8396.2  100.901\n",
       "285                 PCIE7_RXP         \n",
       "286           U58.BU8:C8394.1  6072.43\n",
       "287           U58.BU8:C8394.1  6072.43\n",
       "290               PCIE7_RXP_C         \n",
       "291            U13.38:C8394.2   99.749\n",
       "292            U13.38:C8394.2   99.749\n",
       "295                 PCIE7_TXN         \n",
       "296           U58.BT4:C8400.1  6127.64\n",
       "297           U58.BT4:C8400.1  6127.64\n",
       "300               PCIE7_TXN_C         \n",
       "301            U13.42:C8400.2   99.747\n",
       "302            U13.42:C8400.2   99.747\n",
       "305                 PCIE7_TXP         \n",
       "306           U58.BT3:C8398.1  6129.86\n",
       "307           U58.BT3:C8398.1  6129.86\n",
       "310               PCIE7_TXP_C         \n",
       "311            U13.41:C8398.2   99.438\n",
       "312            U13.41:C8398.2   99.438\n",
       "315            PCIE8_CLK_100M         \n",
       "316             U58.BA2:J1.55  6646.06\n",
       "317             U58.BA2:J1.55  6646.06\n",
       "320        PCIE8_L0_SATA1_RXN         \n",
       "321             U58.BL6:J1.43  6874.89\n",
       "322             U58.BL6:J1.43  6874.89\n",
       "325        PCIE8_L0_SATA1_RXP         \n",
       "326             U58.BL5:J1.41   6871.8\n",
       "327             U58.BL5:J1.41   6871.8\n",
       "330        PCIE8_L0_SATA1_TXN         \n",
       "331           U58.BN2:C8670.1  6734.59\n",
       "332           U58.BN2:C8670.1  6734.59\n",
       "335   PCIE8_L0_SATA1_TXN_CONN         \n",
       "336             C8670.2:J1.47   66.661\n",
       "337             C8670.2:J1.47   66.661\n",
       "340        PCIE8_L0_SATA1_TXP         \n",
       "341           U58.BN1:C8671.1  6736.82\n",
       "342           U58.BN1:C8671.1  6736.82\n",
       "345   PCIE8_L0_SATA1_TXP_CONN         \n",
       "346             C8671.2:J1.49    66.66\n",
       "347             C8671.2:J1.49    66.66\n",
       "350              PCIE8_L1_RXN         \n",
       "351            U58.BN10:J1.29  6201.46\n",
       "352            U58.BN10:J1.29  6201.46\n",
       "355              PCIE8_L1_RXP         \n",
       "356             U58.BN8:J1.31  6202.38\n",
       "357             U58.BN8:J1.31  6202.38\n",
       "360              PCIE8_L1_TXN         \n",
       "361           U58.BN4:C8668.1  6542.25\n",
       "362           U58.BN4:C8668.1  6542.25\n",
       "365         PCIE8_L1_TXN_CONN         \n",
       "366             C8668.2:J1.35   66.111\n",
       "367             C8668.2:J1.35   66.111\n",
       "370              PCIE8_L1_TXP         \n",
       "371           U58.BN3:C8669.1  6542.92\n",
       "372           U58.BN3:C8669.1  6542.92\n",
       "375         PCIE8_L1_TXP_CONN         \n",
       "376             C8669.2:J1.37    66.11\n",
       "377             C8669.2:J1.37    66.11\n",
       "380              PCIE8_L2_RXN         \n",
       "381             U58.BN6:J1.17  6149.64\n",
       "382             U58.BN6:J1.17  6149.64\n",
       "385              PCIE8_L2_RXP         \n",
       "386             U58.BN5:J1.19  6152.18\n",
       "387             U58.BN5:J1.19  6152.18\n",
       "390              PCIE8_L2_TXN         \n",
       "391           U58.BR4:C8666.1  6450.67\n",
       "392           U58.BR4:C8666.1  6450.67\n",
       "395         PCIE8_L2_TXN_CONN         \n",
       "396             C8666.2:J1.23   66.111\n",
       "397             C8666.2:J1.23   66.111\n",
       "400              PCIE8_L2_TXP         \n",
       "401           U58.BR3:C8667.1  6452.52\n",
       "402           U58.BR3:C8667.1  6452.52\n",
       "405         PCIE8_L2_TXP_CONN         \n",
       "406             C8667.2:J1.25    66.11\n",
       "407             C8667.2:J1.25    66.11\n",
       "410              PCIE8_L3_RXN         \n",
       "411              U58.BP5:J1.5  6279.18\n",
       "412              U58.BP5:J1.5  6279.18\n",
       "415              PCIE8_L3_RXP         \n",
       "416              U58.BP6:J1.7  6274.84\n",
       "417              U58.BP6:J1.7  6274.84\n",
       "420              PCIE8_L3_TXN         \n",
       "421           U58.BR2:C8664.1  6529.31\n",
       "422           U58.BR2:C8664.1  6529.31\n",
       "425         PCIE8_L3_TXN_CONN         \n",
       "426             C8664.2:J1.11   66.111\n",
       "427             C8664.2:J1.11   66.111\n",
       "430              PCIE8_L3_TXP         \n",
       "431           U58.BR1:C8665.1  6528.46\n",
       "432           U58.BR1:C8665.1  6528.46\n",
       "435         PCIE8_L3_TXP_CONN         \n",
       "436             C8665.2:J1.13    66.11\n",
       "437             C8665.2:J1.13    66.11\n",
       "440                PCIE_RBIAS         \n",
       "441          R2909.1:U182.N16   37.934\n",
       "442          R2909.1:U182.N16   37.934\n",
       "445              PCIE_RCOMP_N         \n",
       "446           U58.CE6:R1007.2   32.783\n",
       "447           U58.CE6:R1007.2   32.783\n",
       "450              PCIE_RCOMP_P         \n",
       "451           U58.CE5:R1007.1   34.695\n",
       "452           U58.CE5:R1007.1   34.695\n",
       "455         TBT_FORCE_USB_PWR         \n",
       "456          U182.D4:U58.CH35  9967.71\n",
       "457           U182.D4:R2925.1  429.964\n",
       "458          R2925.1:U58.CH35  9537.75\n",
       "460                 USB2_COMP         \n",
       "461           U58.CC5:R1003.1   41.292\n",
       "462           U58.CC5:R1003.1   41.292\n",
       "465                   USB2_ID         \n",
       "466           U58.CE8:R1004.1   282.13\n",
       "467           U58.CE8:R1004.1   282.13\n",
       "470                  USB2_VBU         \n",
       "471           U58.CC6:R1005.1   235.23\n",
       "472           U58.CC6:R1005.1   235.23\n",
       "475                USB3P3_RXN         \n",
       "476            U58.BY7:J65.13  3366.33\n",
       "477            U58.BY7:J65.13  3366.33\n",
       "480                USB3P3_RXP         \n",
       "481            U58.BY6:J65.12  3368.61\n",
       "482            U58.BY6:J65.12  3368.61\n",
       "485                USB3P3_TXN         \n",
       "486            U58.BY4:J65.10  3521.19\n",
       "487            U58.BY4:J65.10  3521.19\n",
       "490                USB3P3_TXP         \n",
       "491             U58.BY3:J65.9  3521.71\n",
       "492             U58.BY3:J65.9  3521.71\n",
       "495                USB3P4_RXN         \n",
       "496              U58.BW6:J5.2  7386.21\n",
       "497              U58.BW6:J5.2  7386.21\n",
       "500           USB3P4_RXN_CONN         \n",
       "501                J5.1:J33.5  381.886\n",
       "502                J5.1:J33.5  381.886\n",
       "505                USB3P4_RXP         \n",
       "506              U58.BW5:J5.3  7391.91\n",
       "507              U58.BW5:J5.3  7391.91\n",
       "510           USB3P4_RXP_CONN         \n",
       "511                J5.4:J33.6  378.147\n",
       "512                J5.4:J33.6  378.147\n",
       "515                USB3P4_TXN         \n",
       "516            U58.BW2:C298.2  7417.63\n",
       "517            U58.BW2:C298.2  7417.63\n",
       "520              USB3P4_TXN_C         \n",
       "521               J6.2:C298.1   35.003\n",
       "522               J6.2:C298.1   35.003\n",
       "525           USB3P4_TXN_CONN         \n",
       "526                J33.8:J6.1  320.712\n",
       "527                J33.8:J6.1  320.712\n",
       "530                USB3P4_TXP         \n",
       "531            U58.BW1:C325.2   7418.9\n",
       "532            U58.BW1:C325.2   7418.9\n",
       "535              USB3P4_TXP_C         \n",
       "536               J6.3:C325.1   35.062\n",
       "537               J6.3:C325.1   35.062\n",
       "540           USB3P4_TXP_CONN         \n",
       "541                J33.9:J6.4  321.173\n",
       "542                J33.9:J6.4  321.173\n",
       "545                    USBP2+         \n",
       "546            U58.CE2:U224.5  6960.83\n",
       "547            U58.CE2:U224.5  6960.83\n",
       "550               USBP2+_CONN         \n",
       "551             J60.A6:J60.B6  1246.55\n",
       "552             J60.A6:U224.1  1158.99\n",
       "553             U224.1:J60.B6    87.56\n",
       "555                    USBP2-         \n",
       "556            U58.CE1:U224.4  6966.12\n",
       "557            U58.CE1:U224.4  6966.12\n",
       "560               USBP2-_CONN         \n",
       "561             J60.B7:U224.2  1243.75\n",
       "562             J60.B7:J60.A7   86.392\n",
       "563             J60.A7:U224.2  1157.36\n",
       "565                    USBP3+         \n",
       "566             U58.CG4:J65.7  3084.43\n",
       "567             U58.CG4:J65.7  3084.43\n",
       "570                    USBP3-         \n",
       "571             U58.CG3:J65.6   3080.8\n",
       "572             U58.CG3:J65.6   3080.8\n",
       "575                    USBP4+         \n",
       "576              U58.CD4:J2.4  7560.65\n",
       "577              U58.CD4:J2.4  7560.65\n",
       "580               USBP4+_CONN         \n",
       "581                J33.3:J2.3  267.533\n",
       "582                J33.3:J2.3  267.533\n",
       "585                    USBP4-         \n",
       "586              U58.CD3:J2.1  7558.86\n",
       "587              U58.CD3:J2.1  7558.86\n",
       "590               USBP4-_CONN         \n",
       "591                J33.2:J2.2  265.896\n",
       "592                J33.2:J2.2  265.896\n",
       "595                    USBP5+         \n",
       "596            U58.CG6:U223.5  6335.71\n",
       "597            U58.CG6:U223.5  6335.71\n",
       "600               USBP5+_CONN         \n",
       "601             U223.1:J59.B6  1971.88\n",
       "602             U223.1:J59.A6  1883.11\n",
       "603             J59.A6:J59.B6   88.764\n",
       "605                    USBP5-         \n",
       "606            U58.CG5:U223.4  6337.94\n",
       "607            U58.CG5:U223.4  6337.94\n",
       "610               USBP5-_CONN         \n",
       "611             J59.A7:U223.2  1976.89\n",
       "612             J59.A7:J59.B7   88.541\n",
       "613             J59.B7:U223.2  1888.35\n",
       "615                    USBP6+         \n",
       "616           U58.CC2:R2079.1  4676.89\n",
       "617           U58.CC2:R2079.1  4676.89\n",
       "620               USBP6+_CONN         \n",
       "621            J10.17:R2079.2  135.205\n",
       "622            J10.17:R2079.2  135.205\n",
       "625                    USBP6-         \n",
       "626           U58.CC1:R2078.1  4665.55\n",
       "627           U58.CC1:R2078.1  4665.55\n",
       "630               USBP6-_CONN         \n",
       "631            J10.18:R2078.2  135.118\n",
       "632            J10.18:R2078.2  135.118\n",
       "635                    USBP7+         \n",
       "636            U58.CG9:R794.1  4353.55\n",
       "637            U58.CG9:R794.1  4353.55\n",
       "640               USBP7+_CONN         \n",
       "641              J22.7:R794.2  131.113\n",
       "642              J22.7:R794.2  131.113\n",
       "645                    USBP7-         \n",
       "646            U58.CG8:R793.1  4352.79\n",
       "647            U58.CG8:R793.1  4352.79\n",
       "650               USBP7-_CONN         \n",
       "651              R793.2:J22.9  132.857\n",
       "652              R793.2:J22.9  132.857\n",
       "655                    USBP8+         \n",
       "656           U58.CB9:R3137.1  3012.48\n",
       "657           U58.CB9:R3137.1  3012.48\n",
       "660               USBP8+_CONN         \n",
       "661            J11.12:R3137.2  129.066\n",
       "662            J11.12:R3137.2  129.066\n",
       "665                    USBP8-         \n",
       "666           U58.CB8:R3136.1  3006.02\n",
       "667           U58.CB8:R3136.1  3006.02\n",
       "670               USBP8-_CONN         \n",
       "671            R3136.2:J11.11  128.186\n",
       "672            R3136.2:J11.11  128.186\n",
       "675                    USBP9+         \n",
       "676            U58.CH6:R800.1  3083.15\n",
       "677            U58.CH6:R800.1  3083.15\n",
       "680               USBP9+_CONN         \n",
       "681             R800.2:J16.A2    89.61\n",
       "682             R800.2:J16.A2    89.61\n",
       "685                    USBP9-         \n",
       "686            U58.CH5:R799.1  3087.77\n",
       "687            U58.CH5:R799.1  3087.77\n",
       "690               USBP9-_CONN         \n",
       "691             J16.A1:R799.2   92.429\n",
       "692             J16.A1:R799.2   92.429\n",
       "695                   USB_ON1         \n",
       "696              U23.A2:U53.4   3639.2\n",
       "697              U23.A2:U53.4   3639.2\n",
       "700                   USB_ON2         \n",
       "701             U23.A1:J65.18   6162.6\n",
       "702             U23.A1:J65.18   6162.6\n",
       "705            VCC0R9_TBT_USB         \n",
       "706          U182.R15:C2981.2   78.055\n",
       "707         U182.R15:U182.R16   36.416\n",
       "708          U182.R16:C2980.2   19.139\n",
       "709           C2980.2:C2981.2     22.5\n",
       "710         VCC3_TBT_ANA_USB2         \n",
       "711          C2986.2:U182.J16   69.714\n",
       "712          C2986.2:U182.J16   69.714"
      ]
     },
     "execution_count": 81,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dfFinal"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(518, 5)"
      ]
     },
     "execution_count": 28,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df1 = dfSQSR\n",
    "df2 = dfSQSR\n",
    "dfsummarytest = dfsummary\n",
    "df1.shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {
    "scrolled": false
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "3"
      ]
     },
     "execution_count": 46,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "3"
      ]
     },
     "execution_count": 49,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "branchPathNum(dfsummarytest)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 71,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>SQS</th>\n",
       "      <th>length</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>-CLKREQ_PCIE0</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>U58.CF32:J22.52</td>\n",
       "      <td>5492.94</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>U58.CF32:R9562.1</td>\n",
       "      <td>5454.03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>R9562.1:J22.52</td>\n",
       "      <td>38.908</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>-CLKREQ_PCIE7</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>U58.CE31:U13.48</td>\n",
       "      <td>7817.27</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>U58.CE31:R29.1</td>\n",
       "      <td>7756.34</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>R29.1:U13.48</td>\n",
       "      <td>60.934</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>-CLKREQ_PCIE8</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>U58.CE30:J1.52</td>\n",
       "      <td>8661.95</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>U58.CE30:R2038.1</td>\n",
       "      <td>8599.13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>R2038.1:J1.52</td>\n",
       "      <td>62.822</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>-CLKREQ_PCIE12</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>U182.AC5:U58.CF31</td>\n",
       "      <td>9541.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>U182.AC5:R2908.1</td>\n",
       "      <td>177.307</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>R2908.1:U58.CF31</td>\n",
       "      <td>9364.41</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>-PCIE0_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>U58.AW2:J22.53</td>\n",
       "      <td>4178.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>U58.AW2:J22.53</td>\n",
       "      <td>4178.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>-PCIE12_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>U58.BE1:U182.T19</td>\n",
       "      <td>6259.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>U58.BE1:U182.T19</td>\n",
       "      <td>6259.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>-PCIE7_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>U58.BH3:U13.45</td>\n",
       "      <td>6813.57</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>U58.BH3:U13.45</td>\n",
       "      <td>6813.57</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>-PCIE8_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>U58.BA1:J1.53</td>\n",
       "      <td>6645.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>U58.BA1:J1.53</td>\n",
       "      <td>6645.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>40</th>\n",
       "      <td>-PCIE_WAKE</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>41</th>\n",
       "      <td>U58.BU30:U101.20</td>\n",
       "      <td>4655.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>42</th>\n",
       "      <td>U58.BU30:R1306.1</td>\n",
       "      <td>48.308</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>43</th>\n",
       "      <td>R1306.1:R10583.2</td>\n",
       "      <td>4041.19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>44</th>\n",
       "      <td>R10583.2:U101.20</td>\n",
       "      <td>565.924</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>45</th>\n",
       "      <td>-TBTA_USB2_BUS_EN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>46</th>\n",
       "      <td>R8709.1:U224.8</td>\n",
       "      <td>5177.21</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>47</th>\n",
       "      <td>R8709.1:U23.G5</td>\n",
       "      <td>310.265</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>48</th>\n",
       "      <td>U23.G5:U224.8</td>\n",
       "      <td>4866.94</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>50</th>\n",
       "      <td>-TBTB_USB2_BUS_EN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>51</th>\n",
       "      <td>R8708.1:U223.8</td>\n",
       "      <td>2254.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>52</th>\n",
       "      <td>R8708.1:U23.K10</td>\n",
       "      <td>189.812</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>53</th>\n",
       "      <td>U23.K10:U223.8</td>\n",
       "      <td>2065.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>55</th>\n",
       "      <td>-TBT_PCIE_WAKE</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>56</th>\n",
       "      <td>U58.CK34:U182.W1</td>\n",
       "      <td>9862.12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>57</th>\n",
       "      <td>U58.CK34:R181.1</td>\n",
       "      <td>9632.28</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>58</th>\n",
       "      <td>R181.1:U182.W1</td>\n",
       "      <td>229.837</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>60</th>\n",
       "      <td>-USB_PORT3_OC3</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>61</th>\n",
       "      <td>U58.CK9:J65.22</td>\n",
       "      <td>3283.07</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>62</th>\n",
       "      <td>U58.CK9:R1002.2</td>\n",
       "      <td>308.956</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>63</th>\n",
       "      <td>R1002.2:J65.22</td>\n",
       "      <td>2974.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>65</th>\n",
       "      <td>-USB_PORT4_OC2</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>66</th>\n",
       "      <td>U58.CK8:U53.5</td>\n",
       "      <td>7758.09</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>67</th>\n",
       "      <td>U58.CK8:R1001.2</td>\n",
       "      <td>7734.39</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>68</th>\n",
       "      <td>R1001.2:U53.5</td>\n",
       "      <td>23.696</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>70</th>\n",
       "      <td>PCIE0_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>71</th>\n",
       "      <td>U58.AY3:J22.55</td>\n",
       "      <td>4185.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>72</th>\n",
       "      <td>U58.AY3:J22.55</td>\n",
       "      <td>4185.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>75</th>\n",
       "      <td>PCIE0_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>76</th>\n",
       "      <td>U58.CB5:J22.41</td>\n",
       "      <td>4239.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>77</th>\n",
       "      <td>U58.CB5:J22.41</td>\n",
       "      <td>4239.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>80</th>\n",
       "      <td>PCIE0_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>81</th>\n",
       "      <td>U58.CB6:J22.43</td>\n",
       "      <td>4236.62</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>82</th>\n",
       "      <td>U58.CB6:J22.43</td>\n",
       "      <td>4236.62</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>85</th>\n",
       "      <td>PCIE0_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>86</th>\n",
       "      <td>U58.CA4:C8676.1</td>\n",
       "      <td>4180.42</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>87</th>\n",
       "      <td>U58.CA4:C8676.1</td>\n",
       "      <td>4180.42</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>90</th>\n",
       "      <td>PCIE0_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>91</th>\n",
       "      <td>C8676.2:J22.47</td>\n",
       "      <td>68.105</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>92</th>\n",
       "      <td>C8676.2:J22.47</td>\n",
       "      <td>68.105</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>95</th>\n",
       "      <td>PCIE0_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>96</th>\n",
       "      <td>U58.CA3:C8677.1</td>\n",
       "      <td>4180.17</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>97</th>\n",
       "      <td>U58.CA3:C8677.1</td>\n",
       "      <td>4180.17</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>100</th>\n",
       "      <td>PCIE0_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>101</th>\n",
       "      <td>C8677.2:J22.49</td>\n",
       "      <td>68.349</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>102</th>\n",
       "      <td>C8677.2:J22.49</td>\n",
       "      <td>68.349</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>105</th>\n",
       "      <td>PCIE12_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>106</th>\n",
       "      <td>U58.BE2:U182.V19</td>\n",
       "      <td>6261.35</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>107</th>\n",
       "      <td>U58.BE2:U182.V19</td>\n",
       "      <td>6261.35</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>110</th>\n",
       "      <td>PCIE12_L0_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>111</th>\n",
       "      <td>U58.BK6:C2911.2</td>\n",
       "      <td>6578.49</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>112</th>\n",
       "      <td>U58.BK6:C2911.2</td>\n",
       "      <td>6578.49</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>115</th>\n",
       "      <td>PCIE12_L0_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>116</th>\n",
       "      <td>U182.V22:C2911.1</td>\n",
       "      <td>156.865</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>117</th>\n",
       "      <td>U182.V22:C2911.1</td>\n",
       "      <td>156.865</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>120</th>\n",
       "      <td>PCIE12_L0_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>121</th>\n",
       "      <td>U58.BK5:C2910.2</td>\n",
       "      <td>6578.51</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>122</th>\n",
       "      <td>U58.BK5:C2910.2</td>\n",
       "      <td>6578.51</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>125</th>\n",
       "      <td>PCIE12_L0_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>126</th>\n",
       "      <td>U182.V23:C2910.1</td>\n",
       "      <td>156.688</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>127</th>\n",
       "      <td>U182.V23:C2910.1</td>\n",
       "      <td>156.688</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>130</th>\n",
       "      <td>PCIE12_L0_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>131</th>\n",
       "      <td>U58.BM4:C2903.1</td>\n",
       "      <td>6655.04</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>132</th>\n",
       "      <td>U58.BM4:C2903.1</td>\n",
       "      <td>6655.04</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>135</th>\n",
       "      <td>PCIE12_L0_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>136</th>\n",
       "      <td>C2903.2:U182.Y22</td>\n",
       "      <td>270.463</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>137</th>\n",
       "      <td>C2903.2:U182.Y22</td>\n",
       "      <td>270.463</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>140</th>\n",
       "      <td>PCIE12_L0_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>141</th>\n",
       "      <td>U58.BM3:C2902.1</td>\n",
       "      <td>6655.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>142</th>\n",
       "      <td>U58.BM3:C2902.1</td>\n",
       "      <td>6655.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>145</th>\n",
       "      <td>PCIE12_L0_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>146</th>\n",
       "      <td>C2902.2:U182.Y23</td>\n",
       "      <td>271.282</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>147</th>\n",
       "      <td>C2902.2:U182.Y23</td>\n",
       "      <td>271.282</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>150</th>\n",
       "      <td>PCIE12_L1_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>151</th>\n",
       "      <td>U58.BJ6:C2913.2</td>\n",
       "      <td>6563.31</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>152</th>\n",
       "      <td>U58.BJ6:C2913.2</td>\n",
       "      <td>6563.31</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>155</th>\n",
       "      <td>PCIE12_L1_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>156</th>\n",
       "      <td>U182.P22:C2913.1</td>\n",
       "      <td>151.58</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>157</th>\n",
       "      <td>U182.P22:C2913.1</td>\n",
       "      <td>151.58</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>160</th>\n",
       "      <td>PCIE12_L1_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>161</th>\n",
       "      <td>U58.BJ5:C2912.2</td>\n",
       "      <td>6563.85</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>162</th>\n",
       "      <td>U58.BJ5:C2912.2</td>\n",
       "      <td>6563.85</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>165</th>\n",
       "      <td>PCIE12_L1_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>166</th>\n",
       "      <td>U182.P23:C2912.1</td>\n",
       "      <td>151.088</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>167</th>\n",
       "      <td>U182.P23:C2912.1</td>\n",
       "      <td>151.088</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>170</th>\n",
       "      <td>PCIE12_L1_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>171</th>\n",
       "      <td>U58.BL2:C2905.1</td>\n",
       "      <td>6653.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>172</th>\n",
       "      <td>U58.BL2:C2905.1</td>\n",
       "      <td>6653.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>175</th>\n",
       "      <td>PCIE12_L1_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>176</th>\n",
       "      <td>C2905.2:U182.T22</td>\n",
       "      <td>264.824</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>177</th>\n",
       "      <td>C2905.2:U182.T22</td>\n",
       "      <td>264.824</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>180</th>\n",
       "      <td>PCIE12_L1_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>181</th>\n",
       "      <td>U58.BL1:C2904.1</td>\n",
       "      <td>6649.72</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>182</th>\n",
       "      <td>U58.BL1:C2904.1</td>\n",
       "      <td>6649.72</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>185</th>\n",
       "      <td>PCIE12_L1_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>186</th>\n",
       "      <td>C2904.2:U182.T23</td>\n",
       "      <td>265.798</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>187</th>\n",
       "      <td>C2904.2:U182.T23</td>\n",
       "      <td>265.798</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>190</th>\n",
       "      <td>PCIE12_L2_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>191</th>\n",
       "      <td>U58.BG5:C2915.2</td>\n",
       "      <td>6587.01</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>192</th>\n",
       "      <td>U58.BG5:C2915.2</td>\n",
       "      <td>6587.01</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>195</th>\n",
       "      <td>PCIE12_L2_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>196</th>\n",
       "      <td>U182.K22:C2915.1</td>\n",
       "      <td>145.945</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>197</th>\n",
       "      <td>U182.K22:C2915.1</td>\n",
       "      <td>145.945</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>200</th>\n",
       "      <td>PCIE12_L2_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>201</th>\n",
       "      <td>U58.BG6:C2914.2</td>\n",
       "      <td>6587.77</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>202</th>\n",
       "      <td>U58.BG6:C2914.2</td>\n",
       "      <td>6587.77</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>205</th>\n",
       "      <td>PCIE12_L2_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>206</th>\n",
       "      <td>U182.K23:C2914.1</td>\n",
       "      <td>145.437</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>207</th>\n",
       "      <td>U182.K23:C2914.1</td>\n",
       "      <td>145.437</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>210</th>\n",
       "      <td>PCIE12_L2_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>211</th>\n",
       "      <td>U58.BL4:C2907.1</td>\n",
       "      <td>6777.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>212</th>\n",
       "      <td>U58.BL4:C2907.1</td>\n",
       "      <td>6777.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>215</th>\n",
       "      <td>PCIE12_L2_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>216</th>\n",
       "      <td>C2907.2:U182.M22</td>\n",
       "      <td>259.401</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>217</th>\n",
       "      <td>C2907.2:U182.M22</td>\n",
       "      <td>259.401</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>220</th>\n",
       "      <td>PCIE12_L2_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>221</th>\n",
       "      <td>U58.BL3:C2906.1</td>\n",
       "      <td>6778.67</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>222</th>\n",
       "      <td>U58.BL3:C2906.1</td>\n",
       "      <td>6778.67</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>225</th>\n",
       "      <td>PCIE12_L2_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>226</th>\n",
       "      <td>C2906.2:U182.M23</td>\n",
       "      <td>260.186</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>227</th>\n",
       "      <td>C2906.2:U182.M23</td>\n",
       "      <td>260.186</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>230</th>\n",
       "      <td>PCIE12_L3_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>231</th>\n",
       "      <td>U58.BE5:C2917.2</td>\n",
       "      <td>6656.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>232</th>\n",
       "      <td>U58.BE5:C2917.2</td>\n",
       "      <td>6656.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>235</th>\n",
       "      <td>PCIE12_L3_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>236</th>\n",
       "      <td>U182.F22:C2917.1</td>\n",
       "      <td>140.673</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>237</th>\n",
       "      <td>U182.F22:C2917.1</td>\n",
       "      <td>140.673</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>240</th>\n",
       "      <td>PCIE12_L3_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>241</th>\n",
       "      <td>U58.BE6:C2916.2</td>\n",
       "      <td>6656.04</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>242</th>\n",
       "      <td>U58.BE6:C2916.2</td>\n",
       "      <td>6656.04</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>245</th>\n",
       "      <td>PCIE12_L3_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>246</th>\n",
       "      <td>U182.F23:C2916.1</td>\n",
       "      <td>140.485</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>247</th>\n",
       "      <td>U182.F23:C2916.1</td>\n",
       "      <td>140.485</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>250</th>\n",
       "      <td>PCIE12_L3_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>251</th>\n",
       "      <td>U58.BJ4:C2909.1</td>\n",
       "      <td>6812.81</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>252</th>\n",
       "      <td>U58.BJ4:C2909.1</td>\n",
       "      <td>6812.81</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>255</th>\n",
       "      <td>PCIE12_L3_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>256</th>\n",
       "      <td>C2909.2:U182.H22</td>\n",
       "      <td>254.54</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>257</th>\n",
       "      <td>C2909.2:U182.H22</td>\n",
       "      <td>254.54</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>260</th>\n",
       "      <td>PCIE12_L3_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>261</th>\n",
       "      <td>U58.BJ3:C2908.1</td>\n",
       "      <td>6815.01</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>262</th>\n",
       "      <td>U58.BJ3:C2908.1</td>\n",
       "      <td>6815.01</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>265</th>\n",
       "      <td>PCIE12_L3_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>266</th>\n",
       "      <td>C2908.2:U182.H23</td>\n",
       "      <td>252.942</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>267</th>\n",
       "      <td>C2908.2:U182.H23</td>\n",
       "      <td>252.942</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>270</th>\n",
       "      <td>PCIE7_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>271</th>\n",
       "      <td>U58.BH4:U13.44</td>\n",
       "      <td>6810.98</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>272</th>\n",
       "      <td>U58.BH4:U13.44</td>\n",
       "      <td>6810.98</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>275</th>\n",
       "      <td>PCIE7_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>276</th>\n",
       "      <td>U58.BU9:C8396.1</td>\n",
       "      <td>6067.45</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>277</th>\n",
       "      <td>U58.BU9:C8396.1</td>\n",
       "      <td>6067.45</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>280</th>\n",
       "      <td>PCIE7_RXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>281</th>\n",
       "      <td>U13.39:C8396.2</td>\n",
       "      <td>100.901</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>282</th>\n",
       "      <td>U13.39:C8396.2</td>\n",
       "      <td>100.901</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>285</th>\n",
       "      <td>PCIE7_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>286</th>\n",
       "      <td>U58.BU8:C8394.1</td>\n",
       "      <td>6072.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>287</th>\n",
       "      <td>U58.BU8:C8394.1</td>\n",
       "      <td>6072.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>290</th>\n",
       "      <td>PCIE7_RXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>291</th>\n",
       "      <td>U13.38:C8394.2</td>\n",
       "      <td>99.749</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>292</th>\n",
       "      <td>U13.38:C8394.2</td>\n",
       "      <td>99.749</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>295</th>\n",
       "      <td>PCIE7_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>296</th>\n",
       "      <td>U58.BT4:C8400.1</td>\n",
       "      <td>6127.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>297</th>\n",
       "      <td>U58.BT4:C8400.1</td>\n",
       "      <td>6127.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>300</th>\n",
       "      <td>PCIE7_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>301</th>\n",
       "      <td>U13.42:C8400.2</td>\n",
       "      <td>99.747</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>302</th>\n",
       "      <td>U13.42:C8400.2</td>\n",
       "      <td>99.747</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>305</th>\n",
       "      <td>PCIE7_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>306</th>\n",
       "      <td>U58.BT3:C8398.1</td>\n",
       "      <td>6129.86</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>307</th>\n",
       "      <td>U58.BT3:C8398.1</td>\n",
       "      <td>6129.86</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>310</th>\n",
       "      <td>PCIE7_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>311</th>\n",
       "      <td>U13.41:C8398.2</td>\n",
       "      <td>99.438</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>312</th>\n",
       "      <td>U13.41:C8398.2</td>\n",
       "      <td>99.438</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>315</th>\n",
       "      <td>PCIE8_CLK_100M</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>316</th>\n",
       "      <td>U58.BA2:J1.55</td>\n",
       "      <td>6646.06</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>317</th>\n",
       "      <td>U58.BA2:J1.55</td>\n",
       "      <td>6646.06</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>320</th>\n",
       "      <td>PCIE8_L0_SATA1_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>321</th>\n",
       "      <td>U58.BL6:J1.43</td>\n",
       "      <td>6874.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>322</th>\n",
       "      <td>U58.BL6:J1.43</td>\n",
       "      <td>6874.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>325</th>\n",
       "      <td>PCIE8_L0_SATA1_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>326</th>\n",
       "      <td>U58.BL5:J1.41</td>\n",
       "      <td>6871.8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>327</th>\n",
       "      <td>U58.BL5:J1.41</td>\n",
       "      <td>6871.8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>330</th>\n",
       "      <td>PCIE8_L0_SATA1_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>331</th>\n",
       "      <td>U58.BN2:C8670.1</td>\n",
       "      <td>6734.59</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>332</th>\n",
       "      <td>U58.BN2:C8670.1</td>\n",
       "      <td>6734.59</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>335</th>\n",
       "      <td>PCIE8_L0_SATA1_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>336</th>\n",
       "      <td>C8670.2:J1.47</td>\n",
       "      <td>66.661</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>337</th>\n",
       "      <td>C8670.2:J1.47</td>\n",
       "      <td>66.661</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>340</th>\n",
       "      <td>PCIE8_L0_SATA1_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>341</th>\n",
       "      <td>U58.BN1:C8671.1</td>\n",
       "      <td>6736.82</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>342</th>\n",
       "      <td>U58.BN1:C8671.1</td>\n",
       "      <td>6736.82</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>345</th>\n",
       "      <td>PCIE8_L0_SATA1_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>346</th>\n",
       "      <td>C8671.2:J1.49</td>\n",
       "      <td>66.66</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>347</th>\n",
       "      <td>C8671.2:J1.49</td>\n",
       "      <td>66.66</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>350</th>\n",
       "      <td>PCIE8_L1_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>351</th>\n",
       "      <td>U58.BN10:J1.29</td>\n",
       "      <td>6201.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>352</th>\n",
       "      <td>U58.BN10:J1.29</td>\n",
       "      <td>6201.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>355</th>\n",
       "      <td>PCIE8_L1_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>356</th>\n",
       "      <td>U58.BN8:J1.31</td>\n",
       "      <td>6202.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>357</th>\n",
       "      <td>U58.BN8:J1.31</td>\n",
       "      <td>6202.38</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>360</th>\n",
       "      <td>PCIE8_L1_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>361</th>\n",
       "      <td>U58.BN4:C8668.1</td>\n",
       "      <td>6542.25</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>362</th>\n",
       "      <td>U58.BN4:C8668.1</td>\n",
       "      <td>6542.25</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>365</th>\n",
       "      <td>PCIE8_L1_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>366</th>\n",
       "      <td>C8668.2:J1.35</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>367</th>\n",
       "      <td>C8668.2:J1.35</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>370</th>\n",
       "      <td>PCIE8_L1_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>371</th>\n",
       "      <td>U58.BN3:C8669.1</td>\n",
       "      <td>6542.92</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>372</th>\n",
       "      <td>U58.BN3:C8669.1</td>\n",
       "      <td>6542.92</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>375</th>\n",
       "      <td>PCIE8_L1_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>376</th>\n",
       "      <td>C8669.2:J1.37</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>377</th>\n",
       "      <td>C8669.2:J1.37</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>380</th>\n",
       "      <td>PCIE8_L2_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>381</th>\n",
       "      <td>U58.BN6:J1.17</td>\n",
       "      <td>6149.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>382</th>\n",
       "      <td>U58.BN6:J1.17</td>\n",
       "      <td>6149.64</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>385</th>\n",
       "      <td>PCIE8_L2_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>386</th>\n",
       "      <td>U58.BN5:J1.19</td>\n",
       "      <td>6152.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>387</th>\n",
       "      <td>U58.BN5:J1.19</td>\n",
       "      <td>6152.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>390</th>\n",
       "      <td>PCIE8_L2_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>391</th>\n",
       "      <td>U58.BR4:C8666.1</td>\n",
       "      <td>6450.67</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>392</th>\n",
       "      <td>U58.BR4:C8666.1</td>\n",
       "      <td>6450.67</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>395</th>\n",
       "      <td>PCIE8_L2_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>396</th>\n",
       "      <td>C8666.2:J1.23</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>397</th>\n",
       "      <td>C8666.2:J1.23</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>400</th>\n",
       "      <td>PCIE8_L2_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>401</th>\n",
       "      <td>U58.BR3:C8667.1</td>\n",
       "      <td>6452.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>402</th>\n",
       "      <td>U58.BR3:C8667.1</td>\n",
       "      <td>6452.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>405</th>\n",
       "      <td>PCIE8_L2_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>406</th>\n",
       "      <td>C8667.2:J1.25</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>407</th>\n",
       "      <td>C8667.2:J1.25</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>410</th>\n",
       "      <td>PCIE8_L3_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>411</th>\n",
       "      <td>U58.BP5:J1.5</td>\n",
       "      <td>6279.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>412</th>\n",
       "      <td>U58.BP5:J1.5</td>\n",
       "      <td>6279.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>415</th>\n",
       "      <td>PCIE8_L3_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>416</th>\n",
       "      <td>U58.BP6:J1.7</td>\n",
       "      <td>6274.84</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>417</th>\n",
       "      <td>U58.BP6:J1.7</td>\n",
       "      <td>6274.84</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>420</th>\n",
       "      <td>PCIE8_L3_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>421</th>\n",
       "      <td>U58.BR2:C8664.1</td>\n",
       "      <td>6529.31</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>422</th>\n",
       "      <td>U58.BR2:C8664.1</td>\n",
       "      <td>6529.31</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>425</th>\n",
       "      <td>PCIE8_L3_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>426</th>\n",
       "      <td>C8664.2:J1.11</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>427</th>\n",
       "      <td>C8664.2:J1.11</td>\n",
       "      <td>66.111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>430</th>\n",
       "      <td>PCIE8_L3_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>431</th>\n",
       "      <td>U58.BR1:C8665.1</td>\n",
       "      <td>6528.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>432</th>\n",
       "      <td>U58.BR1:C8665.1</td>\n",
       "      <td>6528.46</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>435</th>\n",
       "      <td>PCIE8_L3_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>436</th>\n",
       "      <td>C8665.2:J1.13</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>437</th>\n",
       "      <td>C8665.2:J1.13</td>\n",
       "      <td>66.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>440</th>\n",
       "      <td>PCIE_RBIAS</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>441</th>\n",
       "      <td>R2909.1:U182.N16</td>\n",
       "      <td>37.934</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>442</th>\n",
       "      <td>R2909.1:U182.N16</td>\n",
       "      <td>37.934</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>445</th>\n",
       "      <td>PCIE_RCOMP_N</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>446</th>\n",
       "      <td>U58.CE6:R1007.2</td>\n",
       "      <td>32.783</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>447</th>\n",
       "      <td>U58.CE6:R1007.2</td>\n",
       "      <td>32.783</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>450</th>\n",
       "      <td>PCIE_RCOMP_P</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>451</th>\n",
       "      <td>U58.CE5:R1007.1</td>\n",
       "      <td>34.695</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>452</th>\n",
       "      <td>U58.CE5:R1007.1</td>\n",
       "      <td>34.695</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>455</th>\n",
       "      <td>TBT_FORCE_USB_PWR</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>456</th>\n",
       "      <td>U182.D4:U58.CH35</td>\n",
       "      <td>9967.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>457</th>\n",
       "      <td>U182.D4:R2925.1</td>\n",
       "      <td>429.964</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>458</th>\n",
       "      <td>R2925.1:U58.CH35</td>\n",
       "      <td>9537.75</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>460</th>\n",
       "      <td>USB2_COMP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>461</th>\n",
       "      <td>U58.CC5:R1003.1</td>\n",
       "      <td>41.292</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>462</th>\n",
       "      <td>U58.CC5:R1003.1</td>\n",
       "      <td>41.292</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>465</th>\n",
       "      <td>USB2_ID</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>466</th>\n",
       "      <td>U58.CE8:R1004.1</td>\n",
       "      <td>282.13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>467</th>\n",
       "      <td>U58.CE8:R1004.1</td>\n",
       "      <td>282.13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>470</th>\n",
       "      <td>USB2_VBU</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>471</th>\n",
       "      <td>U58.CC6:R1005.1</td>\n",
       "      <td>235.23</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>472</th>\n",
       "      <td>U58.CC6:R1005.1</td>\n",
       "      <td>235.23</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>475</th>\n",
       "      <td>USB3P3_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>476</th>\n",
       "      <td>U58.BY7:J65.13</td>\n",
       "      <td>3366.33</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>477</th>\n",
       "      <td>U58.BY7:J65.13</td>\n",
       "      <td>3366.33</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>480</th>\n",
       "      <td>USB3P3_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>481</th>\n",
       "      <td>U58.BY6:J65.12</td>\n",
       "      <td>3368.61</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>482</th>\n",
       "      <td>U58.BY6:J65.12</td>\n",
       "      <td>3368.61</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>485</th>\n",
       "      <td>USB3P3_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>486</th>\n",
       "      <td>U58.BY4:J65.10</td>\n",
       "      <td>3521.19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>487</th>\n",
       "      <td>U58.BY4:J65.10</td>\n",
       "      <td>3521.19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>490</th>\n",
       "      <td>USB3P3_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>491</th>\n",
       "      <td>U58.BY3:J65.9</td>\n",
       "      <td>3521.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>492</th>\n",
       "      <td>U58.BY3:J65.9</td>\n",
       "      <td>3521.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>495</th>\n",
       "      <td>USB3P4_RXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>496</th>\n",
       "      <td>U58.BW6:J5.2</td>\n",
       "      <td>7386.21</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>497</th>\n",
       "      <td>U58.BW6:J5.2</td>\n",
       "      <td>7386.21</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>500</th>\n",
       "      <td>USB3P4_RXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>501</th>\n",
       "      <td>J5.1:J33.5</td>\n",
       "      <td>381.886</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>502</th>\n",
       "      <td>J5.1:J33.5</td>\n",
       "      <td>381.886</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>505</th>\n",
       "      <td>USB3P4_RXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>506</th>\n",
       "      <td>U58.BW5:J5.3</td>\n",
       "      <td>7391.91</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>507</th>\n",
       "      <td>U58.BW5:J5.3</td>\n",
       "      <td>7391.91</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>510</th>\n",
       "      <td>USB3P4_RXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>511</th>\n",
       "      <td>J5.4:J33.6</td>\n",
       "      <td>378.147</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>512</th>\n",
       "      <td>J5.4:J33.6</td>\n",
       "      <td>378.147</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>515</th>\n",
       "      <td>USB3P4_TXN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>516</th>\n",
       "      <td>U58.BW2:C298.2</td>\n",
       "      <td>7417.63</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>517</th>\n",
       "      <td>U58.BW2:C298.2</td>\n",
       "      <td>7417.63</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>520</th>\n",
       "      <td>USB3P4_TXN_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>521</th>\n",
       "      <td>J6.2:C298.1</td>\n",
       "      <td>35.003</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>522</th>\n",
       "      <td>J6.2:C298.1</td>\n",
       "      <td>35.003</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>525</th>\n",
       "      <td>USB3P4_TXN_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>526</th>\n",
       "      <td>J33.8:J6.1</td>\n",
       "      <td>320.712</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>527</th>\n",
       "      <td>J33.8:J6.1</td>\n",
       "      <td>320.712</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>530</th>\n",
       "      <td>USB3P4_TXP</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>531</th>\n",
       "      <td>U58.BW1:C325.2</td>\n",
       "      <td>7418.9</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>532</th>\n",
       "      <td>U58.BW1:C325.2</td>\n",
       "      <td>7418.9</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>535</th>\n",
       "      <td>USB3P4_TXP_C</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>536</th>\n",
       "      <td>J6.3:C325.1</td>\n",
       "      <td>35.062</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>537</th>\n",
       "      <td>J6.3:C325.1</td>\n",
       "      <td>35.062</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>540</th>\n",
       "      <td>USB3P4_TXP_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>541</th>\n",
       "      <td>J33.9:J6.4</td>\n",
       "      <td>321.173</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>542</th>\n",
       "      <td>J33.9:J6.4</td>\n",
       "      <td>321.173</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>545</th>\n",
       "      <td>USBP2+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>546</th>\n",
       "      <td>U58.CE2:U224.5</td>\n",
       "      <td>6960.83</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>547</th>\n",
       "      <td>U58.CE2:U224.5</td>\n",
       "      <td>6960.83</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>550</th>\n",
       "      <td>USBP2+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>551</th>\n",
       "      <td>J60.A6:J60.B6</td>\n",
       "      <td>1246.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>552</th>\n",
       "      <td>J60.A6:U224.1</td>\n",
       "      <td>1158.99</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>553</th>\n",
       "      <td>U224.1:J60.B6</td>\n",
       "      <td>87.56</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>555</th>\n",
       "      <td>USBP2-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>556</th>\n",
       "      <td>U58.CE1:U224.4</td>\n",
       "      <td>6966.12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>557</th>\n",
       "      <td>U58.CE1:U224.4</td>\n",
       "      <td>6966.12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>560</th>\n",
       "      <td>USBP2-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>561</th>\n",
       "      <td>J60.B7:U224.2</td>\n",
       "      <td>1243.75</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>562</th>\n",
       "      <td>J60.B7:J60.A7</td>\n",
       "      <td>86.392</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>563</th>\n",
       "      <td>J60.A7:U224.2</td>\n",
       "      <td>1157.36</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>565</th>\n",
       "      <td>USBP3+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>566</th>\n",
       "      <td>U58.CG4:J65.7</td>\n",
       "      <td>3084.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>567</th>\n",
       "      <td>U58.CG4:J65.7</td>\n",
       "      <td>3084.43</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>570</th>\n",
       "      <td>USBP3-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>571</th>\n",
       "      <td>U58.CG3:J65.6</td>\n",
       "      <td>3080.8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>572</th>\n",
       "      <td>U58.CG3:J65.6</td>\n",
       "      <td>3080.8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>575</th>\n",
       "      <td>USBP4+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>576</th>\n",
       "      <td>U58.CD4:J2.4</td>\n",
       "      <td>7560.65</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>577</th>\n",
       "      <td>U58.CD4:J2.4</td>\n",
       "      <td>7560.65</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>580</th>\n",
       "      <td>USBP4+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>581</th>\n",
       "      <td>J33.3:J2.3</td>\n",
       "      <td>267.533</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>582</th>\n",
       "      <td>J33.3:J2.3</td>\n",
       "      <td>267.533</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>585</th>\n",
       "      <td>USBP4-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>586</th>\n",
       "      <td>U58.CD3:J2.1</td>\n",
       "      <td>7558.86</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>587</th>\n",
       "      <td>U58.CD3:J2.1</td>\n",
       "      <td>7558.86</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>590</th>\n",
       "      <td>USBP4-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>591</th>\n",
       "      <td>J33.2:J2.2</td>\n",
       "      <td>265.896</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>592</th>\n",
       "      <td>J33.2:J2.2</td>\n",
       "      <td>265.896</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>595</th>\n",
       "      <td>USBP5+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>596</th>\n",
       "      <td>U58.CG6:U223.5</td>\n",
       "      <td>6335.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>597</th>\n",
       "      <td>U58.CG6:U223.5</td>\n",
       "      <td>6335.71</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>600</th>\n",
       "      <td>USBP5+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>601</th>\n",
       "      <td>U223.1:J59.B6</td>\n",
       "      <td>1971.88</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>602</th>\n",
       "      <td>U223.1:J59.A6</td>\n",
       "      <td>1883.11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>603</th>\n",
       "      <td>J59.A6:J59.B6</td>\n",
       "      <td>88.764</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>605</th>\n",
       "      <td>USBP5-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>606</th>\n",
       "      <td>U58.CG5:U223.4</td>\n",
       "      <td>6337.94</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>607</th>\n",
       "      <td>U58.CG5:U223.4</td>\n",
       "      <td>6337.94</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>610</th>\n",
       "      <td>USBP5-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>611</th>\n",
       "      <td>J59.A7:U223.2</td>\n",
       "      <td>1976.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>612</th>\n",
       "      <td>J59.A7:J59.B7</td>\n",
       "      <td>88.541</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>613</th>\n",
       "      <td>J59.B7:U223.2</td>\n",
       "      <td>1888.35</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>615</th>\n",
       "      <td>USBP6+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>616</th>\n",
       "      <td>U58.CC2:R2079.1</td>\n",
       "      <td>4676.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>617</th>\n",
       "      <td>U58.CC2:R2079.1</td>\n",
       "      <td>4676.89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>620</th>\n",
       "      <td>USBP6+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>621</th>\n",
       "      <td>J10.17:R2079.2</td>\n",
       "      <td>135.205</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>622</th>\n",
       "      <td>J10.17:R2079.2</td>\n",
       "      <td>135.205</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>625</th>\n",
       "      <td>USBP6-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>626</th>\n",
       "      <td>U58.CC1:R2078.1</td>\n",
       "      <td>4665.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>627</th>\n",
       "      <td>U58.CC1:R2078.1</td>\n",
       "      <td>4665.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>630</th>\n",
       "      <td>USBP6-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>631</th>\n",
       "      <td>J10.18:R2078.2</td>\n",
       "      <td>135.118</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>632</th>\n",
       "      <td>J10.18:R2078.2</td>\n",
       "      <td>135.118</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>635</th>\n",
       "      <td>USBP7+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>636</th>\n",
       "      <td>U58.CG9:R794.1</td>\n",
       "      <td>4353.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>637</th>\n",
       "      <td>U58.CG9:R794.1</td>\n",
       "      <td>4353.55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>640</th>\n",
       "      <td>USBP7+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>641</th>\n",
       "      <td>J22.7:R794.2</td>\n",
       "      <td>131.113</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>642</th>\n",
       "      <td>J22.7:R794.2</td>\n",
       "      <td>131.113</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>645</th>\n",
       "      <td>USBP7-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>646</th>\n",
       "      <td>U58.CG8:R793.1</td>\n",
       "      <td>4352.79</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>647</th>\n",
       "      <td>U58.CG8:R793.1</td>\n",
       "      <td>4352.79</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>650</th>\n",
       "      <td>USBP7-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>651</th>\n",
       "      <td>R793.2:J22.9</td>\n",
       "      <td>132.857</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>652</th>\n",
       "      <td>R793.2:J22.9</td>\n",
       "      <td>132.857</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>655</th>\n",
       "      <td>USBP8+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>656</th>\n",
       "      <td>U58.CB9:R3137.1</td>\n",
       "      <td>3012.48</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>657</th>\n",
       "      <td>U58.CB9:R3137.1</td>\n",
       "      <td>3012.48</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>660</th>\n",
       "      <td>USBP8+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>661</th>\n",
       "      <td>J11.12:R3137.2</td>\n",
       "      <td>129.066</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>662</th>\n",
       "      <td>J11.12:R3137.2</td>\n",
       "      <td>129.066</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>665</th>\n",
       "      <td>USBP8-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>666</th>\n",
       "      <td>U58.CB8:R3136.1</td>\n",
       "      <td>3006.02</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>667</th>\n",
       "      <td>U58.CB8:R3136.1</td>\n",
       "      <td>3006.02</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>670</th>\n",
       "      <td>USBP8-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>671</th>\n",
       "      <td>R3136.2:J11.11</td>\n",
       "      <td>128.186</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>672</th>\n",
       "      <td>R3136.2:J11.11</td>\n",
       "      <td>128.186</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>675</th>\n",
       "      <td>USBP9+</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>676</th>\n",
       "      <td>U58.CH6:R800.1</td>\n",
       "      <td>3083.15</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>677</th>\n",
       "      <td>U58.CH6:R800.1</td>\n",
       "      <td>3083.15</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>680</th>\n",
       "      <td>USBP9+_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>681</th>\n",
       "      <td>R800.2:J16.A2</td>\n",
       "      <td>89.61</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>682</th>\n",
       "      <td>R800.2:J16.A2</td>\n",
       "      <td>89.61</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>685</th>\n",
       "      <td>USBP9-</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>686</th>\n",
       "      <td>U58.CH5:R799.1</td>\n",
       "      <td>3087.77</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>687</th>\n",
       "      <td>U58.CH5:R799.1</td>\n",
       "      <td>3087.77</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>690</th>\n",
       "      <td>USBP9-_CONN</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>691</th>\n",
       "      <td>J16.A1:R799.2</td>\n",
       "      <td>92.429</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>692</th>\n",
       "      <td>J16.A1:R799.2</td>\n",
       "      <td>92.429</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>695</th>\n",
       "      <td>USB_ON1</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>696</th>\n",
       "      <td>U23.A2:U53.4</td>\n",
       "      <td>3639.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>697</th>\n",
       "      <td>U23.A2:U53.4</td>\n",
       "      <td>3639.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>700</th>\n",
       "      <td>USB_ON2</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>701</th>\n",
       "      <td>U23.A1:J65.18</td>\n",
       "      <td>6162.6</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>702</th>\n",
       "      <td>U23.A1:J65.18</td>\n",
       "      <td>6162.6</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>705</th>\n",
       "      <td>VCC0R9_TBT_USB</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>706</th>\n",
       "      <td>U182.R15:C2981.2</td>\n",
       "      <td>78.055</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>707</th>\n",
       "      <td>U182.R15:U182.R16</td>\n",
       "      <td>36.416</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>708</th>\n",
       "      <td>U182.R16:C2980.2</td>\n",
       "      <td>19.139</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>709</th>\n",
       "      <td>C2980.2:C2981.2</td>\n",
       "      <td>22.5</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>710</th>\n",
       "      <td>VCC3_TBT_ANA_USB2</td>\n",
       "      <td></td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>711</th>\n",
       "      <td>C2986.2:U182.J16</td>\n",
       "      <td>69.714</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>712</th>\n",
       "      <td>C2986.2:U182.J16</td>\n",
       "      <td>69.714</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                          SQS   length\n",
       "0               -CLKREQ_PCIE0         \n",
       "1             U58.CF32:J22.52  5492.94\n",
       "2            U58.CF32:R9562.1  5454.03\n",
       "3              R9562.1:J22.52   38.908\n",
       "5               -CLKREQ_PCIE7         \n",
       "6             U58.CE31:U13.48  7817.27\n",
       "7              U58.CE31:R29.1  7756.34\n",
       "8                R29.1:U13.48   60.934\n",
       "10              -CLKREQ_PCIE8         \n",
       "11             U58.CE30:J1.52  8661.95\n",
       "12           U58.CE30:R2038.1  8599.13\n",
       "13              R2038.1:J1.52   62.822\n",
       "15             -CLKREQ_PCIE12         \n",
       "16          U182.AC5:U58.CF31  9541.71\n",
       "17           U182.AC5:R2908.1  177.307\n",
       "18           R2908.1:U58.CF31  9364.41\n",
       "20            -PCIE0_CLK_100M         \n",
       "21             U58.AW2:J22.53  4178.52\n",
       "22             U58.AW2:J22.53  4178.52\n",
       "25           -PCIE12_CLK_100M         \n",
       "26           U58.BE1:U182.T19  6259.55\n",
       "27           U58.BE1:U182.T19  6259.55\n",
       "30            -PCIE7_CLK_100M         \n",
       "31             U58.BH3:U13.45  6813.57\n",
       "32             U58.BH3:U13.45  6813.57\n",
       "35            -PCIE8_CLK_100M         \n",
       "36              U58.BA1:J1.53  6645.46\n",
       "37              U58.BA1:J1.53  6645.46\n",
       "40                 -PCIE_WAKE         \n",
       "41           U58.BU30:U101.20  4655.43\n",
       "42           U58.BU30:R1306.1   48.308\n",
       "43           R1306.1:R10583.2  4041.19\n",
       "44           R10583.2:U101.20  565.924\n",
       "45          -TBTA_USB2_BUS_EN         \n",
       "46             R8709.1:U224.8  5177.21\n",
       "47             R8709.1:U23.G5  310.265\n",
       "48              U23.G5:U224.8  4866.94\n",
       "50          -TBTB_USB2_BUS_EN         \n",
       "51             R8708.1:U223.8  2254.99\n",
       "52            R8708.1:U23.K10  189.812\n",
       "53             U23.K10:U223.8  2065.18\n",
       "55             -TBT_PCIE_WAKE         \n",
       "56           U58.CK34:U182.W1  9862.12\n",
       "57            U58.CK34:R181.1  9632.28\n",
       "58             R181.1:U182.W1  229.837\n",
       "60             -USB_PORT3_OC3         \n",
       "61             U58.CK9:J65.22  3283.07\n",
       "62            U58.CK9:R1002.2  308.956\n",
       "63             R1002.2:J65.22  2974.11\n",
       "65             -USB_PORT4_OC2         \n",
       "66              U58.CK8:U53.5  7758.09\n",
       "67            U58.CK8:R1001.2  7734.39\n",
       "68              R1001.2:U53.5   23.696\n",
       "70             PCIE0_CLK_100M         \n",
       "71             U58.AY3:J22.55  4185.99\n",
       "72             U58.AY3:J22.55  4185.99\n",
       "75                  PCIE0_RXN         \n",
       "76             U58.CB5:J22.41  4239.64\n",
       "77             U58.CB5:J22.41  4239.64\n",
       "80                  PCIE0_RXP         \n",
       "81             U58.CB6:J22.43  4236.62\n",
       "82             U58.CB6:J22.43  4236.62\n",
       "85                  PCIE0_TXN         \n",
       "86            U58.CA4:C8676.1  4180.42\n",
       "87            U58.CA4:C8676.1  4180.42\n",
       "90                PCIE0_TXN_C         \n",
       "91             C8676.2:J22.47   68.105\n",
       "92             C8676.2:J22.47   68.105\n",
       "95                  PCIE0_TXP         \n",
       "96            U58.CA3:C8677.1  4180.17\n",
       "97            U58.CA3:C8677.1  4180.17\n",
       "100               PCIE0_TXP_C         \n",
       "101            C8677.2:J22.49   68.349\n",
       "102            C8677.2:J22.49   68.349\n",
       "105           PCIE12_CLK_100M         \n",
       "106          U58.BE2:U182.V19  6261.35\n",
       "107          U58.BE2:U182.V19  6261.35\n",
       "110             PCIE12_L0_RXN         \n",
       "111           U58.BK6:C2911.2  6578.49\n",
       "112           U58.BK6:C2911.2  6578.49\n",
       "115           PCIE12_L0_RXN_C         \n",
       "116          U182.V22:C2911.1  156.865\n",
       "117          U182.V22:C2911.1  156.865\n",
       "120             PCIE12_L0_RXP         \n",
       "121           U58.BK5:C2910.2  6578.51\n",
       "122           U58.BK5:C2910.2  6578.51\n",
       "125           PCIE12_L0_RXP_C         \n",
       "126          U182.V23:C2910.1  156.688\n",
       "127          U182.V23:C2910.1  156.688\n",
       "130             PCIE12_L0_TXN         \n",
       "131           U58.BM4:C2903.1  6655.04\n",
       "132           U58.BM4:C2903.1  6655.04\n",
       "135           PCIE12_L0_TXN_C         \n",
       "136          C2903.2:U182.Y22  270.463\n",
       "137          C2903.2:U182.Y22  270.463\n",
       "140             PCIE12_L0_TXP         \n",
       "141           U58.BM3:C2902.1  6655.99\n",
       "142           U58.BM3:C2902.1  6655.99\n",
       "145           PCIE12_L0_TXP_C         \n",
       "146          C2902.2:U182.Y23  271.282\n",
       "147          C2902.2:U182.Y23  271.282\n",
       "150             PCIE12_L1_RXN         \n",
       "151           U58.BJ6:C2913.2  6563.31\n",
       "152           U58.BJ6:C2913.2  6563.31\n",
       "155           PCIE12_L1_RXN_C         \n",
       "156          U182.P22:C2913.1   151.58\n",
       "157          U182.P22:C2913.1   151.58\n",
       "160             PCIE12_L1_RXP         \n",
       "161           U58.BJ5:C2912.2  6563.85\n",
       "162           U58.BJ5:C2912.2  6563.85\n",
       "165           PCIE12_L1_RXP_C         \n",
       "166          U182.P23:C2912.1  151.088\n",
       "167          U182.P23:C2912.1  151.088\n",
       "170             PCIE12_L1_TXN         \n",
       "171           U58.BL2:C2905.1  6653.38\n",
       "172           U58.BL2:C2905.1  6653.38\n",
       "175           PCIE12_L1_TXN_C         \n",
       "176          C2905.2:U182.T22  264.824\n",
       "177          C2905.2:U182.T22  264.824\n",
       "180             PCIE12_L1_TXP         \n",
       "181           U58.BL1:C2904.1  6649.72\n",
       "182           U58.BL1:C2904.1  6649.72\n",
       "185           PCIE12_L1_TXP_C         \n",
       "186          C2904.2:U182.T23  265.798\n",
       "187          C2904.2:U182.T23  265.798\n",
       "190             PCIE12_L2_RXN         \n",
       "191           U58.BG5:C2915.2  6587.01\n",
       "192           U58.BG5:C2915.2  6587.01\n",
       "195           PCIE12_L2_RXN_C         \n",
       "196          U182.K22:C2915.1  145.945\n",
       "197          U182.K22:C2915.1  145.945\n",
       "200             PCIE12_L2_RXP         \n",
       "201           U58.BG6:C2914.2  6587.77\n",
       "202           U58.BG6:C2914.2  6587.77\n",
       "205           PCIE12_L2_RXP_C         \n",
       "206          U182.K23:C2914.1  145.437\n",
       "207          U182.K23:C2914.1  145.437\n",
       "210             PCIE12_L2_TXN         \n",
       "211           U58.BL4:C2907.1  6777.38\n",
       "212           U58.BL4:C2907.1  6777.38\n",
       "215           PCIE12_L2_TXN_C         \n",
       "216          C2907.2:U182.M22  259.401\n",
       "217          C2907.2:U182.M22  259.401\n",
       "220             PCIE12_L2_TXP         \n",
       "221           U58.BL3:C2906.1  6778.67\n",
       "222           U58.BL3:C2906.1  6778.67\n",
       "225           PCIE12_L2_TXP_C         \n",
       "226          C2906.2:U182.M23  260.186\n",
       "227          C2906.2:U182.M23  260.186\n",
       "230             PCIE12_L3_RXN         \n",
       "231           U58.BE5:C2917.2   6656.2\n",
       "232           U58.BE5:C2917.2   6656.2\n",
       "235           PCIE12_L3_RXN_C         \n",
       "236          U182.F22:C2917.1  140.673\n",
       "237          U182.F22:C2917.1  140.673\n",
       "240             PCIE12_L3_RXP         \n",
       "241           U58.BE6:C2916.2  6656.04\n",
       "242           U58.BE6:C2916.2  6656.04\n",
       "245           PCIE12_L3_RXP_C         \n",
       "246          U182.F23:C2916.1  140.485\n",
       "247          U182.F23:C2916.1  140.485\n",
       "250             PCIE12_L3_TXN         \n",
       "251           U58.BJ4:C2909.1  6812.81\n",
       "252           U58.BJ4:C2909.1  6812.81\n",
       "255           PCIE12_L3_TXN_C         \n",
       "256          C2909.2:U182.H22   254.54\n",
       "257          C2909.2:U182.H22   254.54\n",
       "260             PCIE12_L3_TXP         \n",
       "261           U58.BJ3:C2908.1  6815.01\n",
       "262           U58.BJ3:C2908.1  6815.01\n",
       "265           PCIE12_L3_TXP_C         \n",
       "266          C2908.2:U182.H23  252.942\n",
       "267          C2908.2:U182.H23  252.942\n",
       "270            PCIE7_CLK_100M         \n",
       "271            U58.BH4:U13.44  6810.98\n",
       "272            U58.BH4:U13.44  6810.98\n",
       "275                 PCIE7_RXN         \n",
       "276           U58.BU9:C8396.1  6067.45\n",
       "277           U58.BU9:C8396.1  6067.45\n",
       "280               PCIE7_RXN_C         \n",
       "281            U13.39:C8396.2  100.901\n",
       "282            U13.39:C8396.2  100.901\n",
       "285                 PCIE7_RXP         \n",
       "286           U58.BU8:C8394.1  6072.43\n",
       "287           U58.BU8:C8394.1  6072.43\n",
       "290               PCIE7_RXP_C         \n",
       "291            U13.38:C8394.2   99.749\n",
       "292            U13.38:C8394.2   99.749\n",
       "295                 PCIE7_TXN         \n",
       "296           U58.BT4:C8400.1  6127.64\n",
       "297           U58.BT4:C8400.1  6127.64\n",
       "300               PCIE7_TXN_C         \n",
       "301            U13.42:C8400.2   99.747\n",
       "302            U13.42:C8400.2   99.747\n",
       "305                 PCIE7_TXP         \n",
       "306           U58.BT3:C8398.1  6129.86\n",
       "307           U58.BT3:C8398.1  6129.86\n",
       "310               PCIE7_TXP_C         \n",
       "311            U13.41:C8398.2   99.438\n",
       "312            U13.41:C8398.2   99.438\n",
       "315            PCIE8_CLK_100M         \n",
       "316             U58.BA2:J1.55  6646.06\n",
       "317             U58.BA2:J1.55  6646.06\n",
       "320        PCIE8_L0_SATA1_RXN         \n",
       "321             U58.BL6:J1.43  6874.89\n",
       "322             U58.BL6:J1.43  6874.89\n",
       "325        PCIE8_L0_SATA1_RXP         \n",
       "326             U58.BL5:J1.41   6871.8\n",
       "327             U58.BL5:J1.41   6871.8\n",
       "330        PCIE8_L0_SATA1_TXN         \n",
       "331           U58.BN2:C8670.1  6734.59\n",
       "332           U58.BN2:C8670.1  6734.59\n",
       "335   PCIE8_L0_SATA1_TXN_CONN         \n",
       "336             C8670.2:J1.47   66.661\n",
       "337             C8670.2:J1.47   66.661\n",
       "340        PCIE8_L0_SATA1_TXP         \n",
       "341           U58.BN1:C8671.1  6736.82\n",
       "342           U58.BN1:C8671.1  6736.82\n",
       "345   PCIE8_L0_SATA1_TXP_CONN         \n",
       "346             C8671.2:J1.49    66.66\n",
       "347             C8671.2:J1.49    66.66\n",
       "350              PCIE8_L1_RXN         \n",
       "351            U58.BN10:J1.29  6201.46\n",
       "352            U58.BN10:J1.29  6201.46\n",
       "355              PCIE8_L1_RXP         \n",
       "356             U58.BN8:J1.31  6202.38\n",
       "357             U58.BN8:J1.31  6202.38\n",
       "360              PCIE8_L1_TXN         \n",
       "361           U58.BN4:C8668.1  6542.25\n",
       "362           U58.BN4:C8668.1  6542.25\n",
       "365         PCIE8_L1_TXN_CONN         \n",
       "366             C8668.2:J1.35   66.111\n",
       "367             C8668.2:J1.35   66.111\n",
       "370              PCIE8_L1_TXP         \n",
       "371           U58.BN3:C8669.1  6542.92\n",
       "372           U58.BN3:C8669.1  6542.92\n",
       "375         PCIE8_L1_TXP_CONN         \n",
       "376             C8669.2:J1.37    66.11\n",
       "377             C8669.2:J1.37    66.11\n",
       "380              PCIE8_L2_RXN         \n",
       "381             U58.BN6:J1.17  6149.64\n",
       "382             U58.BN6:J1.17  6149.64\n",
       "385              PCIE8_L2_RXP         \n",
       "386             U58.BN5:J1.19  6152.18\n",
       "387             U58.BN5:J1.19  6152.18\n",
       "390              PCIE8_L2_TXN         \n",
       "391           U58.BR4:C8666.1  6450.67\n",
       "392           U58.BR4:C8666.1  6450.67\n",
       "395         PCIE8_L2_TXN_CONN         \n",
       "396             C8666.2:J1.23   66.111\n",
       "397             C8666.2:J1.23   66.111\n",
       "400              PCIE8_L2_TXP         \n",
       "401           U58.BR3:C8667.1  6452.52\n",
       "402           U58.BR3:C8667.1  6452.52\n",
       "405         PCIE8_L2_TXP_CONN         \n",
       "406             C8667.2:J1.25    66.11\n",
       "407             C8667.2:J1.25    66.11\n",
       "410              PCIE8_L3_RXN         \n",
       "411              U58.BP5:J1.5  6279.18\n",
       "412              U58.BP5:J1.5  6279.18\n",
       "415              PCIE8_L3_RXP         \n",
       "416              U58.BP6:J1.7  6274.84\n",
       "417              U58.BP6:J1.7  6274.84\n",
       "420              PCIE8_L3_TXN         \n",
       "421           U58.BR2:C8664.1  6529.31\n",
       "422           U58.BR2:C8664.1  6529.31\n",
       "425         PCIE8_L3_TXN_CONN         \n",
       "426             C8664.2:J1.11   66.111\n",
       "427             C8664.2:J1.11   66.111\n",
       "430              PCIE8_L3_TXP         \n",
       "431           U58.BR1:C8665.1  6528.46\n",
       "432           U58.BR1:C8665.1  6528.46\n",
       "435         PCIE8_L3_TXP_CONN         \n",
       "436             C8665.2:J1.13    66.11\n",
       "437             C8665.2:J1.13    66.11\n",
       "440                PCIE_RBIAS         \n",
       "441          R2909.1:U182.N16   37.934\n",
       "442          R2909.1:U182.N16   37.934\n",
       "445              PCIE_RCOMP_N         \n",
       "446           U58.CE6:R1007.2   32.783\n",
       "447           U58.CE6:R1007.2   32.783\n",
       "450              PCIE_RCOMP_P         \n",
       "451           U58.CE5:R1007.1   34.695\n",
       "452           U58.CE5:R1007.1   34.695\n",
       "455         TBT_FORCE_USB_PWR         \n",
       "456          U182.D4:U58.CH35  9967.71\n",
       "457           U182.D4:R2925.1  429.964\n",
       "458          R2925.1:U58.CH35  9537.75\n",
       "460                 USB2_COMP         \n",
       "461           U58.CC5:R1003.1   41.292\n",
       "462           U58.CC5:R1003.1   41.292\n",
       "465                   USB2_ID         \n",
       "466           U58.CE8:R1004.1   282.13\n",
       "467           U58.CE8:R1004.1   282.13\n",
       "470                  USB2_VBU         \n",
       "471           U58.CC6:R1005.1   235.23\n",
       "472           U58.CC6:R1005.1   235.23\n",
       "475                USB3P3_RXN         \n",
       "476            U58.BY7:J65.13  3366.33\n",
       "477            U58.BY7:J65.13  3366.33\n",
       "480                USB3P3_RXP         \n",
       "481            U58.BY6:J65.12  3368.61\n",
       "482            U58.BY6:J65.12  3368.61\n",
       "485                USB3P3_TXN         \n",
       "486            U58.BY4:J65.10  3521.19\n",
       "487            U58.BY4:J65.10  3521.19\n",
       "490                USB3P3_TXP         \n",
       "491             U58.BY3:J65.9  3521.71\n",
       "492             U58.BY3:J65.9  3521.71\n",
       "495                USB3P4_RXN         \n",
       "496              U58.BW6:J5.2  7386.21\n",
       "497              U58.BW6:J5.2  7386.21\n",
       "500           USB3P4_RXN_CONN         \n",
       "501                J5.1:J33.5  381.886\n",
       "502                J5.1:J33.5  381.886\n",
       "505                USB3P4_RXP         \n",
       "506              U58.BW5:J5.3  7391.91\n",
       "507              U58.BW5:J5.3  7391.91\n",
       "510           USB3P4_RXP_CONN         \n",
       "511                J5.4:J33.6  378.147\n",
       "512                J5.4:J33.6  378.147\n",
       "515                USB3P4_TXN         \n",
       "516            U58.BW2:C298.2  7417.63\n",
       "517            U58.BW2:C298.2  7417.63\n",
       "520              USB3P4_TXN_C         \n",
       "521               J6.2:C298.1   35.003\n",
       "522               J6.2:C298.1   35.003\n",
       "525           USB3P4_TXN_CONN         \n",
       "526                J33.8:J6.1  320.712\n",
       "527                J33.8:J6.1  320.712\n",
       "530                USB3P4_TXP         \n",
       "531            U58.BW1:C325.2   7418.9\n",
       "532            U58.BW1:C325.2   7418.9\n",
       "535              USB3P4_TXP_C         \n",
       "536               J6.3:C325.1   35.062\n",
       "537               J6.3:C325.1   35.062\n",
       "540           USB3P4_TXP_CONN         \n",
       "541                J33.9:J6.4  321.173\n",
       "542                J33.9:J6.4  321.173\n",
       "545                    USBP2+         \n",
       "546            U58.CE2:U224.5  6960.83\n",
       "547            U58.CE2:U224.5  6960.83\n",
       "550               USBP2+_CONN         \n",
       "551             J60.A6:J60.B6  1246.55\n",
       "552             J60.A6:U224.1  1158.99\n",
       "553             U224.1:J60.B6    87.56\n",
       "555                    USBP2-         \n",
       "556            U58.CE1:U224.4  6966.12\n",
       "557            U58.CE1:U224.4  6966.12\n",
       "560               USBP2-_CONN         \n",
       "561             J60.B7:U224.2  1243.75\n",
       "562             J60.B7:J60.A7   86.392\n",
       "563             J60.A7:U224.2  1157.36\n",
       "565                    USBP3+         \n",
       "566             U58.CG4:J65.7  3084.43\n",
       "567             U58.CG4:J65.7  3084.43\n",
       "570                    USBP3-         \n",
       "571             U58.CG3:J65.6   3080.8\n",
       "572             U58.CG3:J65.6   3080.8\n",
       "575                    USBP4+         \n",
       "576              U58.CD4:J2.4  7560.65\n",
       "577              U58.CD4:J2.4  7560.65\n",
       "580               USBP4+_CONN         \n",
       "581                J33.3:J2.3  267.533\n",
       "582                J33.3:J2.3  267.533\n",
       "585                    USBP4-         \n",
       "586              U58.CD3:J2.1  7558.86\n",
       "587              U58.CD3:J2.1  7558.86\n",
       "590               USBP4-_CONN         \n",
       "591                J33.2:J2.2  265.896\n",
       "592                J33.2:J2.2  265.896\n",
       "595                    USBP5+         \n",
       "596            U58.CG6:U223.5  6335.71\n",
       "597            U58.CG6:U223.5  6335.71\n",
       "600               USBP5+_CONN         \n",
       "601             U223.1:J59.B6  1971.88\n",
       "602             U223.1:J59.A6  1883.11\n",
       "603             J59.A6:J59.B6   88.764\n",
       "605                    USBP5-         \n",
       "606            U58.CG5:U223.4  6337.94\n",
       "607            U58.CG5:U223.4  6337.94\n",
       "610               USBP5-_CONN         \n",
       "611             J59.A7:U223.2  1976.89\n",
       "612             J59.A7:J59.B7   88.541\n",
       "613             J59.B7:U223.2  1888.35\n",
       "615                    USBP6+         \n",
       "616           U58.CC2:R2079.1  4676.89\n",
       "617           U58.CC2:R2079.1  4676.89\n",
       "620               USBP6+_CONN         \n",
       "621            J10.17:R2079.2  135.205\n",
       "622            J10.17:R2079.2  135.205\n",
       "625                    USBP6-         \n",
       "626           U58.CC1:R2078.1  4665.55\n",
       "627           U58.CC1:R2078.1  4665.55\n",
       "630               USBP6-_CONN         \n",
       "631            J10.18:R2078.2  135.118\n",
       "632            J10.18:R2078.2  135.118\n",
       "635                    USBP7+         \n",
       "636            U58.CG9:R794.1  4353.55\n",
       "637            U58.CG9:R794.1  4353.55\n",
       "640               USBP7+_CONN         \n",
       "641              J22.7:R794.2  131.113\n",
       "642              J22.7:R794.2  131.113\n",
       "645                    USBP7-         \n",
       "646            U58.CG8:R793.1  4352.79\n",
       "647            U58.CG8:R793.1  4352.79\n",
       "650               USBP7-_CONN         \n",
       "651              R793.2:J22.9  132.857\n",
       "652              R793.2:J22.9  132.857\n",
       "655                    USBP8+         \n",
       "656           U58.CB9:R3137.1  3012.48\n",
       "657           U58.CB9:R3137.1  3012.48\n",
       "660               USBP8+_CONN         \n",
       "661            J11.12:R3137.2  129.066\n",
       "662            J11.12:R3137.2  129.066\n",
       "665                    USBP8-         \n",
       "666           U58.CB8:R3136.1  3006.02\n",
       "667           U58.CB8:R3136.1  3006.02\n",
       "670               USBP8-_CONN         \n",
       "671            R3136.2:J11.11  128.186\n",
       "672            R3136.2:J11.11  128.186\n",
       "675                    USBP9+         \n",
       "676            U58.CH6:R800.1  3083.15\n",
       "677            U58.CH6:R800.1  3083.15\n",
       "680               USBP9+_CONN         \n",
       "681             R800.2:J16.A2    89.61\n",
       "682             R800.2:J16.A2    89.61\n",
       "685                    USBP9-         \n",
       "686            U58.CH5:R799.1  3087.77\n",
       "687            U58.CH5:R799.1  3087.77\n",
       "690               USBP9-_CONN         \n",
       "691             J16.A1:R799.2   92.429\n",
       "692             J16.A1:R799.2   92.429\n",
       "695                   USB_ON1         \n",
       "696              U23.A2:U53.4   3639.2\n",
       "697              U23.A2:U53.4   3639.2\n",
       "700                   USB_ON2         \n",
       "701             U23.A1:J65.18   6162.6\n",
       "702             U23.A1:J65.18   6162.6\n",
       "705            VCC0R9_TBT_USB         \n",
       "706          U182.R15:C2981.2   78.055\n",
       "707         U182.R15:U182.R16   36.416\n",
       "708          U182.R16:C2980.2   19.139\n",
       "709           C2980.2:C2981.2     22.5\n",
       "710         VCC3_TBT_ANA_USB2         \n",
       "711          C2986.2:U182.J16   69.714\n",
       "712          C2986.2:U182.J16   69.714"
      ]
     },
     "execution_count": 71,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\n",
    "#轉成final SQS資料\n",
    "column1 = []\n",
    "column2 = []\n",
    "for row in range(dfsummarytest.shape[0]):\n",
    "    column1.append(dfsummarytest.loc[row,\"net_name\"])\n",
    "    column1.append(dfsummarytest.loc[row,\"start_end\"])\n",
    "    column2.append(\"\")\n",
    "    column2.append(dfsummarytest.loc[row,\"total_length\"])\n",
    "#     print(dfsummarytest.loc[row,\"net_name\"])\n",
    "#     print(dfsummarytest.loc[row,\"start_end\"])\n",
    "    for num in range(branchPathNum(dfsummarytest)):\n",
    "#         print(dfsummarytest.loc[row,f\"path{num + 1}\"])\n",
    "        column1.append(dfsummarytest.loc[row,f\"path{num + 1}\"])\n",
    "        column2.append(dfsummarytest.loc[row,f\"length{num + 1}\"])\n",
    "final = {\n",
    "    \"SQS\"    : column1,\n",
    "    \"length\" :column2\n",
    "}\n",
    "#轉成df 順便去掉空值\n",
    "dfFinal = pd.DataFrame(final).dropna(axis=0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "df1 = df1.fillna(\"na\")\n",
    "df1\n",
    "\n",
    "\n",
    "summary1 = []\n",
    "for row in range(dfsummarytest.shape[0]):\n",
    "    for element in df1.loc[row]:\n",
    "#         print(element)\n",
    "#         print(type(element))\n",
    "        if element != \"na\":\n",
    "            summary1.append(element)\n",
    "            \n",
    "summary1\n",
    "\n",
    "\n",
    "summary2 = []\n",
    "for row in range(df1.shape[0]):\n",
    "    summary2 += [ele for ele in df1.loc[row]]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "net name:  -CLKREQ_PCIE0\n",
      "index list: [0, 3, 4, 5, 6]\n",
      "connector's index: [0, 5, 6]\n",
      "U58.CF32:J22.52\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CF32:R9562.1\n",
      "index: 3\n",
      "gap 5060.579\n",
      "index: 4\n",
      "gap 365.58700000000044\n",
      "index: 5\n",
      "gap 27.868999999999687\n",
      "sub length: 5454.035\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [3, 4]\n",
      "conn path: R9562.1:J22.52\n",
      "index: 6\n",
      "gap 38.90800000000036\n",
      "sub length: 38.90800000000036\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -CLKREQ_PCIE7\n",
      "index list: [7, 10, 11, 12]\n",
      "connector's index: [7, 11, 12]\n",
      "U58.CE31:U13.48\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.CE31:R29.1\n",
      "index: 10\n",
      "gap 7536.716\n",
      "index: 11\n",
      "gap 219.6199999999999\n",
      "sub length: 7756.336\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [2, 3]\n",
      "conn path: R29.1:U13.48\n",
      "index: 12\n",
      "gap 60.9340000000002\n",
      "sub length: 60.9340000000002\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -CLKREQ_PCIE8\n",
      "index list: [13, 16, 17, 18]\n",
      "connector's index: [13, 17, 18]\n",
      "U58.CE30:J1.52\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.CE30:R2038.1\n",
      "index: 16\n",
      "gap 8561.129\n",
      "index: 17\n",
      "gap 38.0\n",
      "sub length: 8599.129\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [2, 3]\n",
      "conn path: R2038.1:J1.52\n",
      "index: 18\n",
      "gap 62.8219999999983\n",
      "sub length: 62.8219999999983\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -CLKREQ_PCIE12\n",
      "index list: [19, 20, 21, 22, 24, 25, 27]\n",
      "connector's index: [19, 20, 27]\n",
      "U182.AC5:U58.CF31\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U182.AC5:R2908.1\n",
      "index: 20\n",
      "gap 177.307\n",
      "sub length: 177.307\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [1, 6]\n",
      "conn path: R2908.1:U58.CF31\n",
      "index: 21\n",
      "gap 131.39700000000002\n",
      "index: 22\n",
      "gap 43.141999999999996\n",
      "index: 24\n",
      "gap 1103.041\n",
      "index: 25\n",
      "gap 8086.827\n",
      "index: 27\n",
      "gap 0.0\n",
      "sub length: 9364.407\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -PCIE0_CLK_100M\n",
      "index list: [28, 29, 30, 31, 32, 33]\n",
      "connector's index: [28, 33]\n",
      "U58.AW2:J22.53\n",
      "connector's Idx in IndexList : [0, 5]\n",
      "conn path: U58.AW2:J22.53\n",
      "index: 29\n",
      "gap 39.764\n",
      "index: 30\n",
      "gap 1571.1740000000002\n",
      "index: 31\n",
      "gap 336.2579999999998\n",
      "index: 32\n",
      "gap 2174.322\n",
      "index: 33\n",
      "gap 57.00600000000031\n",
      "sub length: 4178.524\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -PCIE12_CLK_100M\n",
      "index list: [34, 36, 37, 38]\n",
      "connector's index: [34, 38]\n",
      "U58.BE1:U182.T19\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BE1:U182.T19\n",
      "index: 36\n",
      "gap 21.282\n",
      "index: 37\n",
      "gap 6220.075\n",
      "index: 38\n",
      "gap 18.189000000000306\n",
      "sub length: 6259.546\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -PCIE7_CLK_100M\n",
      "index list: [39, 40, 41, 42, 44]\n",
      "connector's index: [39, 44]\n",
      "U58.BH3:U13.45\n",
      "connector's Idx in IndexList : [0, 4]\n",
      "conn path: U58.BH3:U13.45\n",
      "index: 40\n",
      "gap 273.047\n",
      "index: 41\n",
      "gap 18.440999999999974\n",
      "index: 42\n",
      "gap 6522.083\n",
      "index: 44\n",
      "gap 0.0\n",
      "sub length: 6813.571\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -PCIE8_CLK_100M\n",
      "index list: [45, 48, 50]\n",
      "connector's index: [45, 50]\n",
      "U58.BA1:J1.53\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BA1:J1.53\n",
      "index: 48\n",
      "gap 6645.455\n",
      "index: 50\n",
      "gap 0.0010000000002037268\n",
      "sub length: 6645.456\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -PCIE_WAKE\n",
      "index list: [51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62]\n",
      "connector's index: [51, 53, 59, 62]\n",
      "U58.BU30:U101.20\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BU30:R1306.1\n",
      "index: 52\n",
      "gap 21.787\n",
      "index: 53\n",
      "gap 26.521\n",
      "sub length: 48.308\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [2, 8]\n",
      "conn path: R1306.1:R10583.2\n",
      "index: 54\n",
      "gap 1930.765\n",
      "index: 55\n",
      "gap 1371.1049999999998\n",
      "index: 56\n",
      "gap 226.27400000000034\n",
      "index: 57\n",
      "gap 495.81799999999976\n",
      "index: 58\n",
      "gap 17.0\n",
      "index: 59\n",
      "gap 0.2319999999999709\n",
      "sub length: 4041.194\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [8, 11]\n",
      "conn path: R10583.2:U101.20\n",
      "index: 60\n",
      "gap 550.9240000000004\n",
      "index: 61\n",
      "gap 15.0\n",
      "index: 62\n",
      "gap 0.0\n",
      "sub length: 565.9240000000004\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -TBTA_USB2_BUS_EN\n",
      "index list: [63, 64, 65, 66, 67, 68, 69, 70, 71]\n",
      "connector's index: [63, 65, 71]\n",
      "R8709.1:U224.8\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: R8709.1:U23.G5\n",
      "index: 64\n",
      "gap 0.0\n",
      "index: 65\n",
      "gap 310.265\n",
      "sub length: 310.265\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [2, 8]\n",
      "conn path: U23.G5:U224.8\n",
      "index: 66\n",
      "gap 15.0\n",
      "index: 67\n",
      "gap 2520.57\n",
      "index: 68\n",
      "gap 2181.215\n",
      "index: 69\n",
      "gap 16.0\n",
      "index: 70\n",
      "gap 24.555999999999585\n",
      "index: 71\n",
      "gap 109.60300000000007\n",
      "sub length: 4866.9439999999995\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -TBTB_USB2_BUS_EN\n",
      "index list: [72, 73, 74, 75, 76, 77, 78, 79]\n",
      "connector's index: [72, 74, 79]\n",
      "R8708.1:U223.8\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: R8708.1:U23.K10\n",
      "index: 73\n",
      "gap 0.0\n",
      "index: 74\n",
      "gap 189.812\n",
      "sub length: 189.812\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [2, 7]\n",
      "conn path: U23.K10:U223.8\n",
      "index: 75\n",
      "gap 15.909999999999997\n",
      "index: 76\n",
      "gap 743.6940000000001\n",
      "index: 77\n",
      "gap 1008.6\n",
      "index: 78\n",
      "gap 188.47299999999996\n",
      "index: 79\n",
      "gap 108.5039999999999\n",
      "sub length: 2065.181\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -TBT_PCIE_WAKE\n",
      "index list: [80, 82, 83, 84, 85, 87, 88]\n",
      "connector's index: [80, 87, 88]\n",
      "U58.CK34:U182.W1\n",
      "connector's Idx in IndexList : [0, 5]\n",
      "conn path: U58.CK34:R181.1\n",
      "index: 82\n",
      "gap 17.003\n",
      "index: 83\n",
      "gap 5279.526000000001\n",
      "index: 84\n",
      "gap 3008.7259999999987\n",
      "index: 85\n",
      "gap 1327.0290000000005\n",
      "index: 87\n",
      "gap 0.0\n",
      "sub length: 9632.284\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [5, 6]\n",
      "conn path: R181.1:U182.W1\n",
      "index: 88\n",
      "gap 229.83699999999953\n",
      "sub length: 229.83699999999953\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -USB_PORT3_OC3\n",
      "index list: [89, 90, 92, 93, 94, 95]\n",
      "connector's index: [89, 90, 95]\n",
      "U58.CK9:J65.22\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U58.CK9:R1002.2\n",
      "index: 90\n",
      "gap 308.956\n",
      "sub length: 308.956\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [1, 5]\n",
      "conn path: R1002.2:J65.22\n",
      "index: 92\n",
      "gap 20.0\n",
      "index: 93\n",
      "gap 1592.621\n",
      "index: 94\n",
      "gap 534.5930000000001\n",
      "index: 95\n",
      "gap 826.9000000000001\n",
      "sub length: 2974.114\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  -USB_PORT4_OC2\n",
      "index list: [96, 98, 99, 100, 101, 102, 103]\n",
      "connector's index: [96, 102, 103]\n",
      "U58.CK8:U53.5\n",
      "connector's Idx in IndexList : [0, 5]\n",
      "conn path: U58.CK8:R1001.2\n",
      "index: 98\n",
      "gap 16.734\n",
      "index: 99\n",
      "gap 2259.667\n",
      "index: 100\n",
      "gap 3355.575\n",
      "index: 101\n",
      "gap 2082.3010000000004\n",
      "index: 102\n",
      "gap 20.113000000000284\n",
      "sub length: 7734.39\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [5, 6]\n",
      "conn path: R1001.2:U53.5\n",
      "index: 103\n",
      "gap 23.695999999999913\n",
      "sub length: 23.695999999999913\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE0_CLK_100M\n",
      "index list: [104, 105, 106, 107, 108, 109]\n",
      "connector's index: [104, 109]\n",
      "U58.AY3:J22.55\n",
      "connector's Idx in IndexList : [0, 5]\n",
      "conn path: U58.AY3:J22.55\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "index: 105\n",
      "gap 38.112\n",
      "index: 106\n",
      "gap 1579.336\n",
      "index: 107\n",
      "gap 337.8309999999999\n",
      "index: 108\n",
      "gap 2171.7909999999997\n",
      "index: 109\n",
      "gap 58.91700000000037\n",
      "sub length: 4185.987\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE0_RXN\n",
      "index list: [110, 111, 113, 115]\n",
      "connector's index: [110, 115]\n",
      "U58.CB5:J22.41\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CB5:J22.41\n",
      "index: 111\n",
      "gap 20.792\n",
      "index: 113\n",
      "gap 4217.237\n",
      "index: 115\n",
      "gap 1.6109999999998763\n",
      "sub length: 4239.64\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE0_RXP\n",
      "index list: [116, 117, 119, 121]\n",
      "connector's index: [116, 121]\n",
      "U58.CB6:J22.43\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CB6:J22.43\n",
      "index: 117\n",
      "gap 20.521\n",
      "index: 119\n",
      "gap 4214.369000000001\n",
      "index: 121\n",
      "gap 1.7269999999998618\n",
      "sub length: 4236.617\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE0_TXN\n",
      "index list: [122, 125, 127]\n",
      "connector's index: [122, 127]\n",
      "U58.CA4:C8676.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.CA4:C8676.1\n",
      "index: 125\n",
      "gap 4180.42\n",
      "index: 127\n",
      "gap 0.0\n",
      "sub length: 4180.42\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE0_TXN_C\n",
      "index list: [128, 129]\n",
      "connector's index: [128, 129]\n",
      "C8676.2:J22.47\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8676.2:J22.47\n",
      "index: 129\n",
      "gap 68.105\n",
      "sub length: 68.105\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE0_TXP\n",
      "index list: [130, 133, 135]\n",
      "connector's index: [130, 135]\n",
      "U58.CA3:C8677.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.CA3:C8677.1\n",
      "index: 133\n",
      "gap 4180.173\n",
      "index: 135\n",
      "gap 0.0\n",
      "sub length: 4180.173\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE0_TXP_C\n",
      "index list: [136, 137]\n",
      "connector's index: [136, 137]\n",
      "C8677.2:J22.49\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8677.2:J22.49\n",
      "index: 137\n",
      "gap 68.349\n",
      "sub length: 68.349\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_CLK_100M\n",
      "index list: [138, 140, 141, 142]\n",
      "connector's index: [138, 142]\n",
      "U58.BE2:U182.V19\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BE2:U182.V19\n",
      "index: 140\n",
      "gap 21.282\n",
      "index: 141\n",
      "gap 6222.562\n",
      "index: 142\n",
      "gap 17.501999999999498\n",
      "sub length: 6261.346\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L0_RXN\n",
      "index list: [143, 145, 146, 148]\n",
      "connector's index: [143, 148]\n",
      "U58.BK6:C2911.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BK6:C2911.2\n",
      "index: 145\n",
      "gap 15.898\n",
      "index: 146\n",
      "gap 6562.590999999999\n",
      "index: 148\n",
      "gap 0.0\n",
      "sub length: 6578.489\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L0_RXN_C\n",
      "index list: [149, 150]\n",
      "connector's index: [149, 150]\n",
      "U182.V22:C2911.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U182.V22:C2911.1\n",
      "index: 150\n",
      "gap 156.865\n",
      "sub length: 156.865\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L0_RXP\n",
      "index list: [151, 153, 154, 156]\n",
      "connector's index: [151, 156]\n",
      "U58.BK5:C2910.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BK5:C2910.2\n",
      "index: 153\n",
      "gap 15.44\n",
      "index: 154\n",
      "gap 6563.0650000000005\n",
      "index: 156\n",
      "gap 0.0\n",
      "sub length: 6578.505\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L0_RXP_C\n",
      "index list: [157, 158]\n",
      "connector's index: [157, 158]\n",
      "U182.V23:C2910.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U182.V23:C2910.1\n",
      "index: 158\n",
      "gap 156.688\n",
      "sub length: 156.688\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L0_TXN\n",
      "index list: [159, 161, 162, 164]\n",
      "connector's index: [159, 164]\n",
      "U58.BM4:C2903.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BM4:C2903.1\n",
      "index: 161\n",
      "gap 15.159\n",
      "index: 162\n",
      "gap 6639.88\n",
      "index: 164\n",
      "gap 0.0\n",
      "sub length: 6655.039\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L0_TXN_C\n",
      "index list: [165, 166]\n",
      "connector's index: [165, 166]\n",
      "C2903.2:U182.Y22\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C2903.2:U182.Y22\n",
      "index: 166\n",
      "gap 270.463\n",
      "sub length: 270.463\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L0_TXP\n",
      "index list: [167, 169, 170, 172]\n",
      "connector's index: [167, 172]\n",
      "U58.BM3:C2902.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BM3:C2902.1\n",
      "index: 169\n",
      "gap 16.966\n",
      "index: 170\n",
      "gap 6639.025\n",
      "index: 172\n",
      "gap 0.0\n",
      "sub length: 6655.991\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L0_TXP_C\n",
      "index list: [173, 174]\n",
      "connector's index: [173, 174]\n",
      "C2902.2:U182.Y23\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C2902.2:U182.Y23\n",
      "index: 174\n",
      "gap 271.282\n",
      "sub length: 271.282\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L1_RXN\n",
      "index list: [175, 177, 178, 180]\n",
      "connector's index: [175, 180]\n",
      "U58.BJ6:C2913.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BJ6:C2913.2\n",
      "index: 177\n",
      "gap 17.539\n",
      "index: 178\n",
      "gap 6545.7660000000005\n",
      "index: 180\n",
      "gap 0.0\n",
      "sub length: 6563.305\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L1_RXN_C\n",
      "index list: [181, 182]\n",
      "connector's index: [181, 182]\n",
      "U182.P22:C2913.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U182.P22:C2913.1\n",
      "index: 182\n",
      "gap 151.58\n",
      "sub length: 151.58\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L1_RXP\n",
      "index list: [183, 185, 186, 188]\n",
      "connector's index: [183, 188]\n",
      "U58.BJ5:C2912.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BJ5:C2912.2\n",
      "index: 185\n",
      "gap 15.981\n",
      "index: 186\n",
      "gap 6547.868\n",
      "index: 188\n",
      "gap 0.0\n",
      "sub length: 6563.849\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L1_RXP_C\n",
      "index list: [189, 190]\n",
      "connector's index: [189, 190]\n",
      "U182.P23:C2912.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U182.P23:C2912.1\n",
      "index: 190\n",
      "gap 151.088\n",
      "sub length: 151.088\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L1_TXN\n",
      "index list: [191, 193, 194, 196]\n",
      "connector's index: [191, 196]\n",
      "U58.BL2:C2905.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BL2:C2905.1\n",
      "index: 193\n",
      "gap 17.036\n",
      "index: 194\n",
      "gap 6636.344\n",
      "index: 196\n",
      "gap 0.0\n",
      "sub length: 6653.38\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L1_TXN_C\n",
      "index list: [197, 198]\n",
      "connector's index: [197, 198]\n",
      "C2905.2:U182.T22\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C2905.2:U182.T22\n",
      "index: 198\n",
      "gap 264.824\n",
      "sub length: 264.824\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L1_TXP\n",
      "index list: [199, 201, 202, 204]\n",
      "connector's index: [199, 204]\n",
      "U58.BL1:C2904.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BL1:C2904.1\n",
      "index: 201\n",
      "gap 15.195\n",
      "index: 202\n",
      "gap 6634.527\n",
      "index: 204\n",
      "gap 0.0\n",
      "sub length: 6649.722\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L1_TXP_C\n",
      "index list: [205, 206]\n",
      "connector's index: [205, 206]\n",
      "C2904.2:U182.T23\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C2904.2:U182.T23\n",
      "index: 206\n",
      "gap 265.798\n",
      "sub length: 265.798\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L2_RXN\n",
      "index list: [207, 209, 210, 212]\n",
      "connector's index: [207, 212]\n",
      "U58.BG5:C2915.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BG5:C2915.2\n",
      "index: 209\n",
      "gap 15.288\n",
      "index: 210\n",
      "gap 6571.7210000000005\n",
      "index: 212\n",
      "gap 0.0\n",
      "sub length: 6587.009\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L2_RXN_C\n",
      "index list: [213, 214]\n",
      "connector's index: [213, 214]\n",
      "U182.K22:C2915.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U182.K22:C2915.1\n",
      "index: 214\n",
      "gap 145.945\n",
      "sub length: 145.945\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L2_RXP\n",
      "index list: [215, 217, 218, 220]\n",
      "connector's index: [215, 220]\n",
      "U58.BG6:C2914.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BG6:C2914.2\n",
      "index: 217\n",
      "gap 17.067\n",
      "index: 218\n",
      "gap 6570.7\n",
      "index: 220\n",
      "gap 0.0\n",
      "sub length: 6587.767\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L2_RXP_C\n",
      "index list: [221, 222]\n",
      "connector's index: [221, 222]\n",
      "U182.K23:C2914.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U182.K23:C2914.1\n",
      "index: 222\n",
      "gap 145.437\n",
      "sub length: 145.437\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L2_TXN\n",
      "index list: [223, 225, 226, 228]\n",
      "connector's index: [223, 228]\n",
      "U58.BL4:C2907.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BL4:C2907.1\n",
      "index: 225\n",
      "gap 15.251\n",
      "index: 226\n",
      "gap 6762.125\n",
      "index: 228\n",
      "gap 0.0\n",
      "sub length: 6777.376\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L2_TXN_C\n",
      "index list: [229, 230]\n",
      "connector's index: [229, 230]\n",
      "C2907.2:U182.M22\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C2907.2:U182.M22\n",
      "index: 230\n",
      "gap 259.401\n",
      "sub length: 259.401\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L2_TXP\n",
      "index list: [231, 233, 234, 236]\n",
      "connector's index: [231, 236]\n",
      "U58.BL3:C2906.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BL3:C2906.1\n",
      "index: 233\n",
      "gap 16.268\n",
      "index: 234\n",
      "gap 6762.399\n",
      "index: 236\n",
      "gap 0.0\n",
      "sub length: 6778.667\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L2_TXP_C\n",
      "index list: [237, 238]\n",
      "connector's index: [237, 238]\n",
      "C2906.2:U182.M23\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C2906.2:U182.M23\n",
      "index: 238\n",
      "gap 260.186\n",
      "sub length: 260.186\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L3_RXN\n",
      "index list: [239, 241, 242, 244]\n",
      "connector's index: [239, 244]\n",
      "U58.BE5:C2917.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BE5:C2917.2\n",
      "index: 241\n",
      "gap 16.712\n",
      "index: 242\n",
      "gap 6639.491\n",
      "index: 244\n",
      "gap 0.0\n",
      "sub length: 6656.203\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L3_RXN_C\n",
      "index list: [245, 246]\n",
      "connector's index: [245, 246]\n",
      "U182.F22:C2917.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U182.F22:C2917.1\n",
      "index: 246\n",
      "gap 140.673\n",
      "sub length: 140.673\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L3_RXP\n",
      "index list: [247, 249, 250, 252]\n",
      "connector's index: [247, 252]\n",
      "U58.BE6:C2916.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BE6:C2916.2\n",
      "index: 249\n",
      "gap 16.712\n",
      "index: 250\n",
      "gap 6639.3279999999995\n",
      "index: 252\n",
      "gap 0.0\n",
      "sub length: 6656.04\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L3_RXP_C\n",
      "index list: [253, 254]\n",
      "connector's index: [253, 254]\n",
      "U182.F23:C2916.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U182.F23:C2916.1\n",
      "index: 254\n",
      "gap 140.485\n",
      "sub length: 140.485\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L3_TXN\n",
      "index list: [255, 257, 258, 260]\n",
      "connector's index: [255, 260]\n",
      "U58.BJ4:C2909.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BJ4:C2909.1\n",
      "index: 257\n",
      "gap 15.248\n",
      "index: 258\n",
      "gap 6797.567\n",
      "index: 260\n",
      "gap 0.0\n",
      "sub length: 6812.815\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L3_TXN_C\n",
      "index list: [261, 262]\n",
      "connector's index: [261, 262]\n",
      "C2909.2:U182.H22\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C2909.2:U182.H22\n",
      "index: 262\n",
      "gap 254.54\n",
      "sub length: 254.54\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L3_TXP\n",
      "index list: [263, 265, 266, 268]\n",
      "connector's index: [263, 268]\n",
      "U58.BJ3:C2908.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BJ3:C2908.1\n",
      "index: 265\n",
      "gap 16.926\n",
      "index: 266\n",
      "gap 6798.085\n",
      "index: 268\n",
      "gap 0.0\n",
      "sub length: 6815.011\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE12_L3_TXP_C\n",
      "index list: [269, 270]\n",
      "connector's index: [269, 270]\n",
      "C2908.2:U182.H23\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C2908.2:U182.H23\n",
      "index: 270\n",
      "gap 252.942\n",
      "sub length: 252.942\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE7_CLK_100M\n",
      "index list: [271, 272, 273, 274, 276]\n",
      "connector's index: [271, 276]\n",
      "U58.BH4:U13.44\n",
      "connector's Idx in IndexList : [0, 4]\n",
      "conn path: U58.BH4:U13.44\n",
      "index: 272\n",
      "gap 280.981\n",
      "index: 273\n",
      "gap 16.49200000000002\n",
      "index: 274\n",
      "gap 6513.507\n",
      "index: 276\n",
      "gap 0.0020000000004074536\n",
      "sub length: 6810.982\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE7_RXN\n",
      "index list: [277, 279, 280, 282]\n",
      "connector's index: [277, 282]\n",
      "U58.BU9:C8396.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BU9:C8396.1\n",
      "index: 279\n",
      "gap 16.808\n",
      "index: 280\n",
      "gap 6050.639\n",
      "index: 282\n",
      "gap 0.0\n",
      "sub length: 6067.447\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE7_RXN_C\n",
      "index list: [283, 284]\n",
      "connector's index: [283, 284]\n",
      "U13.39:C8396.2\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U13.39:C8396.2\n",
      "index: 284\n",
      "gap 100.901\n",
      "sub length: 100.901\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE7_RXP\n",
      "index list: [285, 287, 288, 290]\n",
      "connector's index: [285, 290]\n",
      "U58.BU8:C8394.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BU8:C8394.1\n",
      "index: 287\n",
      "gap 20.836\n",
      "index: 288\n",
      "gap 6051.596\n",
      "index: 290\n",
      "gap 0.0\n",
      "sub length: 6072.432\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE7_RXP_C\n",
      "index list: [291, 292]\n",
      "connector's index: [291, 292]\n",
      "U13.38:C8394.2\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U13.38:C8394.2\n",
      "index: 292\n",
      "gap 99.749\n",
      "sub length: 99.749\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE7_TXN\n",
      "index list: [293, 295, 296, 298]\n",
      "connector's index: [293, 298]\n",
      "U58.BT4:C8400.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BT4:C8400.1\n",
      "index: 295\n",
      "gap 15.407\n",
      "index: 296\n",
      "gap 6112.237\n",
      "index: 298\n",
      "gap 0.0\n",
      "sub length: 6127.644\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE7_TXN_C\n",
      "index list: [299, 300]\n",
      "connector's index: [299, 300]\n",
      "U13.42:C8400.2\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U13.42:C8400.2\n",
      "index: 300\n",
      "gap 99.747\n",
      "sub length: 99.747\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE7_TXP\n",
      "index list: [301, 303, 304, 306]\n",
      "connector's index: [301, 306]\n",
      "U58.BT3:C8398.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BT3:C8398.1\n",
      "index: 303\n",
      "gap 17.807\n",
      "index: 304\n",
      "gap 6112.051\n",
      "index: 306\n",
      "gap 0.0\n",
      "sub length: 6129.858\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE7_TXP_C\n",
      "index list: [307, 308]\n",
      "connector's index: [307, 308]\n",
      "U13.41:C8398.2\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U13.41:C8398.2\n",
      "index: 308\n",
      "gap 99.438\n",
      "sub length: 99.438\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_CLK_100M\n",
      "index list: [309, 312, 314]\n",
      "connector's index: [309, 314]\n",
      "U58.BA2:J1.55\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BA2:J1.55\n",
      "index: 312\n",
      "gap 6646.057\n",
      "index: 314\n",
      "gap 0.0020000000004074536\n",
      "sub length: 6646.059\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L0_SATA1_RXN\n",
      "index list: [315, 318, 320]\n",
      "connector's index: [315, 320]\n",
      "U58.BL6:J1.43\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BL6:J1.43\n",
      "index: 318\n",
      "gap 6849.168\n",
      "index: 320\n",
      "gap 25.725000000000364\n",
      "sub length: 6874.893\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L0_SATA1_RXP\n",
      "index list: [321, 324, 326]\n",
      "connector's index: [321, 326]\n",
      "U58.BL5:J1.41\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BL5:J1.41\n",
      "index: 324\n",
      "gap 6845.955\n",
      "index: 326\n",
      "gap 25.842999999999847\n",
      "sub length: 6871.798\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L0_SATA1_TXN\n",
      "index list: [327, 330, 332]\n",
      "connector's index: [327, 332]\n",
      "U58.BN2:C8670.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BN2:C8670.1\n",
      "index: 330\n",
      "gap 6734.591\n",
      "index: 332\n",
      "gap 0.0\n",
      "sub length: 6734.591\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L0_SATA1_TXN_CONN\n",
      "index list: [333, 334]\n",
      "connector's index: [333, 334]\n",
      "C8670.2:J1.47\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8670.2:J1.47\n",
      "index: 334\n",
      "gap 66.661\n",
      "sub length: 66.661\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L0_SATA1_TXP\n",
      "index list: [335, 338, 340]\n",
      "connector's index: [335, 340]\n",
      "U58.BN1:C8671.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BN1:C8671.1\n",
      "index: 338\n",
      "gap 6736.819\n",
      "index: 340\n",
      "gap 0.0\n",
      "sub length: 6736.819\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L0_SATA1_TXP_CONN\n",
      "index list: [341, 342]\n",
      "connector's index: [341, 342]\n",
      "C8671.2:J1.49\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8671.2:J1.49\n",
      "index: 342\n",
      "gap 66.66\n",
      "sub length: 66.66\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L1_RXN\n",
      "index list: [343, 346, 348]\n",
      "connector's index: [343, 348]\n",
      "U58.BN10:J1.29\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BN10:J1.29\n",
      "index: 346\n",
      "gap 5927.597\n",
      "index: 348\n",
      "gap 273.8670000000002\n",
      "sub length: 6201.464\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L1_RXP\n",
      "index list: [349, 352, 354]\n",
      "connector's index: [349, 354]\n",
      "U58.BN8:J1.31\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BN8:J1.31\n",
      "index: 352\n",
      "gap 5918.588\n",
      "index: 354\n",
      "gap 283.7950000000001\n",
      "sub length: 6202.383\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L1_TXN\n",
      "index list: [355, 358, 360]\n",
      "connector's index: [355, 360]\n",
      "U58.BN4:C8668.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BN4:C8668.1\n",
      "index: 358\n",
      "gap 6542.253\n",
      "index: 360\n",
      "gap 0.0\n",
      "sub length: 6542.253\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L1_TXN_CONN\n",
      "index list: [361, 362]\n",
      "connector's index: [361, 362]\n",
      "C8668.2:J1.35\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8668.2:J1.35\n",
      "index: 362\n",
      "gap 66.111\n",
      "sub length: 66.111\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L1_TXP\n",
      "index list: [363, 366, 368]\n",
      "connector's index: [363, 368]\n",
      "U58.BN3:C8669.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BN3:C8669.1\n",
      "index: 366\n",
      "gap 6542.923\n",
      "index: 368\n",
      "gap 0.0\n",
      "sub length: 6542.923\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L1_TXP_CONN\n",
      "index list: [369, 370]\n",
      "connector's index: [369, 370]\n",
      "C8669.2:J1.37\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8669.2:J1.37\n",
      "index: 370\n",
      "gap 66.11\n",
      "sub length: 66.11\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L2_RXN\n",
      "index list: [371, 374, 376]\n",
      "connector's index: [371, 376]\n",
      "U58.BN6:J1.17\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BN6:J1.17\n",
      "index: 374\n",
      "gap 6123.916\n",
      "index: 376\n",
      "gap 25.724999999999454\n",
      "sub length: 6149.641\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L2_RXP\n",
      "index list: [377, 380, 382]\n",
      "connector's index: [377, 382]\n",
      "U58.BN5:J1.19\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BN5:J1.19\n",
      "index: 380\n",
      "gap 6126.452\n",
      "index: 382\n",
      "gap 25.724999999999454\n",
      "sub length: 6152.177\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L2_TXN\n",
      "index list: [383, 384, 386, 388]\n",
      "connector's index: [383, 388]\n",
      "U58.BR4:C8666.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BR4:C8666.1\n",
      "index: 384\n",
      "gap 0.457\n",
      "index: 386\n",
      "gap 6450.2119999999995\n",
      "index: 388\n",
      "gap 0.0\n",
      "sub length: 6450.669\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L2_TXN_CONN\n",
      "index list: [389, 390]\n",
      "connector's index: [389, 390]\n",
      "C8666.2:J1.23\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8666.2:J1.23\n",
      "index: 390\n",
      "gap 66.111\n",
      "sub length: 66.111\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L2_TXP\n",
      "index list: [391, 394, 396]\n",
      "connector's index: [391, 396]\n",
      "U58.BR3:C8667.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BR3:C8667.1\n",
      "index: 394\n",
      "gap 6452.524\n",
      "index: 396\n",
      "gap 0.0\n",
      "sub length: 6452.524\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L2_TXP_CONN\n",
      "index list: [397, 398]\n",
      "connector's index: [397, 398]\n",
      "C8667.2:J1.25\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8667.2:J1.25\n",
      "index: 398\n",
      "gap 66.11\n",
      "sub length: 66.11\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L3_RXN\n",
      "index list: [399, 402, 404]\n",
      "connector's index: [399, 404]\n",
      "U58.BP5:J1.5\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BP5:J1.5\n",
      "index: 402\n",
      "gap 5982.271\n",
      "index: 404\n",
      "gap 296.90599999999995\n",
      "sub length: 6279.177\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L3_RXP\n",
      "index list: [405, 408, 410]\n",
      "connector's index: [405, 410]\n",
      "U58.BP6:J1.7\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BP6:J1.7\n",
      "index: 408\n",
      "gap 5985.731\n",
      "index: 410\n",
      "gap 289.10699999999997\n",
      "sub length: 6274.838\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L3_TXN\n",
      "index list: [411, 414, 416]\n",
      "connector's index: [411, 416]\n",
      "U58.BR2:C8664.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BR2:C8664.1\n",
      "index: 414\n",
      "gap 6529.312\n",
      "index: 416\n",
      "gap 0.0\n",
      "sub length: 6529.312\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L3_TXN_CONN\n",
      "index list: [417, 418]\n",
      "connector's index: [417, 418]\n",
      "C8664.2:J1.11\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8664.2:J1.11\n",
      "index: 418\n",
      "gap 66.111\n",
      "sub length: 66.111\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L3_TXP\n",
      "index list: [419, 422, 424]\n",
      "connector's index: [419, 424]\n",
      "U58.BR1:C8665.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.BR1:C8665.1\n",
      "index: 422\n",
      "gap 6528.46\n",
      "index: 424\n",
      "gap 0.0\n",
      "sub length: 6528.46\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE8_L3_TXP_CONN\n",
      "index list: [425, 426]\n",
      "connector's index: [425, 426]\n",
      "C8665.2:J1.13\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: C8665.2:J1.13\n",
      "index: 426\n",
      "gap 66.11\n",
      "sub length: 66.11\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE_RBIAS\n",
      "index list: [427, 428, 429]\n",
      "connector's index: [427, 429]\n",
      "R2909.1:U182.N16\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: R2909.1:U182.N16\n",
      "index: 428\n",
      "gap 19.842\n",
      "index: 429\n",
      "gap 18.092\n",
      "sub length: 37.934\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE_RCOMP_N\n",
      "index list: [430, 431, 432, 433, 434]\n",
      "connector's index: [430, 434]\n",
      "U58.CE6:R1007.2\n",
      "connector's Idx in IndexList : [0, 4]\n",
      "conn path: U58.CE6:R1007.2\n",
      "index: 431\n",
      "gap 0.797\n",
      "index: 432\n",
      "gap 15.992999999999999\n",
      "index: 433\n",
      "gap 15.993000000000002\n",
      "index: 434\n",
      "gap 0.0\n",
      "sub length: 32.783\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  PCIE_RCOMP_P\n",
      "index list: [435, 437, 438, 439]\n",
      "connector's index: [435, 439]\n",
      "U58.CE5:R1007.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CE5:R1007.1\n",
      "index: 437\n",
      "gap 16.279\n",
      "index: 438\n",
      "gap 18.416\n",
      "index: 439\n",
      "gap 0.0\n",
      "sub length: 34.695\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  TBT_FORCE_USB_PWR\n",
      "index list: [440, 441, 443, 445, 446, 447, 449]\n",
      "connector's index: [440, 445, 449]\n",
      "U182.D4:U58.CH35\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U182.D4:R2925.1\n",
      "index: 441\n",
      "gap 0.001\n",
      "index: 443\n",
      "gap 429.963\n",
      "index: 445\n",
      "gap 0.0\n",
      "sub length: 429.964\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [3, 6]\n",
      "conn path: R2925.1:U58.CH35\n",
      "index: 446\n",
      "gap 1546.247\n",
      "index: 447\n",
      "gap 7927.518999999999\n",
      "index: 449\n",
      "gap 63.97999999999956\n",
      "sub length: 9537.746\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB2_COMP\n",
      "index list: [450, 452, 453, 454]\n",
      "connector's index: [450, 454]\n",
      "U58.CC5:R1003.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CC5:R1003.1\n",
      "index: 452\n",
      "gap 17.42\n",
      "index: 453\n",
      "gap 23.378999999999998\n",
      "index: 454\n",
      "gap 0.4930000000000021\n",
      "sub length: 41.292\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB2_ID\n",
      "index list: [455, 456]\n",
      "connector's index: [455, 456]\n",
      "U58.CE8:R1004.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U58.CE8:R1004.1\n",
      "index: 456\n",
      "gap 282.13\n",
      "sub length: 282.13\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB2_VBU\n",
      "index list: [457, 458]\n",
      "connector's index: [457, 458]\n",
      "U58.CC6:R1005.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: U58.CC6:R1005.1\n",
      "index: 458\n",
      "gap 235.23\n",
      "sub length: 235.23\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P3_RXN\n",
      "index list: [459, 461, 462, 463]\n",
      "connector's index: [459, 463]\n",
      "U58.BY7:J65.13\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BY7:J65.13\n",
      "index: 461\n",
      "gap 22.157\n",
      "index: 462\n",
      "gap 3233.866\n",
      "index: 463\n",
      "gap 110.30400000000009\n",
      "sub length: 3366.327\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P3_RXP\n",
      "index list: [464, 466, 467, 468]\n",
      "connector's index: [464, 468]\n",
      "U58.BY6:J65.12\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BY6:J65.12\n",
      "index: 466\n",
      "gap 21.936\n",
      "index: 467\n",
      "gap 3229.258\n",
      "index: 468\n",
      "gap 117.41499999999996\n",
      "sub length: 3368.609\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P3_TXN\n",
      "index list: [469, 471, 472, 473]\n",
      "connector's index: [469, 473]\n",
      "U58.BY4:J65.10\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BY4:J65.10\n",
      "index: 471\n",
      "gap 17.581\n",
      "index: 472\n",
      "gap 3431.551\n",
      "index: 473\n",
      "gap 72.05999999999995\n",
      "sub length: 3521.192\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P3_TXP\n",
      "index list: [474, 476, 477, 478]\n",
      "connector's index: [474, 478]\n",
      "U58.BY3:J65.9\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BY3:J65.9\n",
      "index: 476\n",
      "gap 19.041\n",
      "index: 477\n",
      "gap 3437.531\n",
      "index: 478\n",
      "gap 65.13400000000001\n",
      "sub length: 3521.706\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_RXN\n",
      "index list: [479, 481, 482, 484]\n",
      "connector's index: [479, 484]\n",
      "U58.BW6:J5.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BW6:J5.2\n",
      "index: 481\n",
      "gap 16.995\n",
      "index: 482\n",
      "gap 7368.4310000000005\n",
      "index: 484\n",
      "gap 0.7799999999997453\n",
      "sub length: 7386.206\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_RXN_CONN\n",
      "index list: [485, 486]\n",
      "connector's index: [485, 486]\n",
      "J5.1:J33.5\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J5.1:J33.5\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "index: 486\n",
      "gap 381.886\n",
      "sub length: 381.886\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_RXP\n",
      "index list: [487, 489, 490, 492]\n",
      "connector's index: [487, 492]\n",
      "U58.BW5:J5.3\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BW5:J5.3\n",
      "index: 489\n",
      "gap 16.109\n",
      "index: 490\n",
      "gap 7375.023999999999\n",
      "index: 492\n",
      "gap 0.7790000000004511\n",
      "sub length: 7391.912\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_RXP_CONN\n",
      "index list: [493, 494]\n",
      "connector's index: [493, 494]\n",
      "J5.4:J33.6\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J5.4:J33.6\n",
      "index: 494\n",
      "gap 378.147\n",
      "sub length: 378.147\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_TXN\n",
      "index list: [495, 496, 497, 498, 500]\n",
      "connector's index: [495, 500]\n",
      "U58.BW2:C298.2\n",
      "connector's Idx in IndexList : [0, 4]\n",
      "conn path: U58.BW2:C298.2\n",
      "index: 496\n",
      "gap 1.895\n",
      "index: 497\n",
      "gap 17.691\n",
      "index: 498\n",
      "gap 7398.041\n",
      "index: 500\n",
      "gap 0.0\n",
      "sub length: 7417.627\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_TXN_C\n",
      "index list: [501, 502]\n",
      "connector's index: [501, 502]\n",
      "J6.2:C298.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J6.2:C298.1\n",
      "index: 502\n",
      "gap 35.003\n",
      "sub length: 35.003\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_TXN_CONN\n",
      "index list: [503, 504]\n",
      "connector's index: [503, 504]\n",
      "J33.8:J6.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J33.8:J6.1\n",
      "index: 504\n",
      "gap 320.712\n",
      "sub length: 320.712\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_TXP\n",
      "index list: [505, 507, 508, 510]\n",
      "connector's index: [505, 510]\n",
      "U58.BW1:C325.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.BW1:C325.2\n",
      "index: 507\n",
      "gap 19.271\n",
      "index: 508\n",
      "gap 7399.631\n",
      "index: 510\n",
      "gap 0.0\n",
      "sub length: 7418.902\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_TXP_C\n",
      "index list: [511, 512]\n",
      "connector's index: [511, 512]\n",
      "J6.3:C325.1\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J6.3:C325.1\n",
      "index: 512\n",
      "gap 35.062\n",
      "sub length: 35.062\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB3P4_TXP_CONN\n",
      "index list: [513, 514]\n",
      "connector's index: [513, 514]\n",
      "J33.9:J6.4\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J33.9:J6.4\n",
      "index: 514\n",
      "gap 321.173\n",
      "sub length: 321.173\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP2+\n",
      "index list: [515, 517, 518, 520]\n",
      "connector's index: [515, 520]\n",
      "U58.CE2:U224.5\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CE2:U224.5\n",
      "index: 517\n",
      "gap 20.488\n",
      "index: 518\n",
      "gap 6838.085\n",
      "index: 520\n",
      "gap 102.2539999999999\n",
      "sub length: 6960.827\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP2+_CONN\n",
      "index list: [521, 523, 524, 526, 527, 528, 529, 531]\n",
      "connector's index: [521, 528, 531]\n",
      "J60.A6:J60.B6\n",
      "connector's Idx in IndexList : [0, 5]\n",
      "conn path: J60.A6:U224.1\n",
      "index: 523\n",
      "gap 0.0\n",
      "index: 524\n",
      "gap 76.764\n",
      "index: 526\n",
      "gap 1031.0880000000002\n",
      "index: 527\n",
      "gap 20.66599999999994\n",
      "index: 528\n",
      "gap 30.470000000000027\n",
      "sub length: 1158.988\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [5, 7]\n",
      "conn path: U224.1:J60.B6\n",
      "index: 529\n",
      "gap 50.95100000000002\n",
      "index: 531\n",
      "gap 36.608999999999924\n",
      "sub length: 87.55999999999995\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP2-\n",
      "index list: [532, 534, 535, 537]\n",
      "connector's index: [532, 537]\n",
      "U58.CE1:U224.4\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CE1:U224.4\n",
      "index: 534\n",
      "gap 22.46\n",
      "index: 535\n",
      "gap 6838.848\n",
      "index: 537\n",
      "gap 104.8109999999997\n",
      "sub length: 6966.119\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP2-_CONN\n",
      "index list: [538, 541, 543, 544, 546, 547, 548]\n",
      "connector's index: [538, 543, 548]\n",
      "J60.B7:U224.2\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: J60.B7:J60.A7\n",
      "index: 541\n",
      "gap 86.392\n",
      "index: 543\n",
      "gap 0.0\n",
      "sub length: 86.392\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [2, 6]\n",
      "conn path: J60.A7:U224.2\n",
      "index: 544\n",
      "gap 76.73400000000001\n",
      "index: 546\n",
      "gap 1030.63\n",
      "index: 547\n",
      "gap 21.526999999999816\n",
      "index: 548\n",
      "gap 28.470000000000027\n",
      "sub length: 1157.3609999999999\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP3+\n",
      "index list: [549, 551, 552, 553]\n",
      "connector's index: [549, 553]\n",
      "U58.CG4:J65.7\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CG4:J65.7\n",
      "index: 551\n",
      "gap 16.56\n",
      "index: 552\n",
      "gap 2959.748\n",
      "index: 553\n",
      "gap 108.11700000000019\n",
      "sub length: 3084.425\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP3-\n",
      "index list: [554, 556, 557, 558]\n",
      "connector's index: [554, 558]\n",
      "U58.CG3:J65.6\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CG3:J65.6\n",
      "index: 556\n",
      "gap 17.061\n",
      "index: 557\n",
      "gap 2955.622\n",
      "index: 558\n",
      "gap 108.11700000000019\n",
      "sub length: 3080.8\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP4+\n",
      "index list: [559, 561, 562, 563]\n",
      "connector's index: [559, 563]\n",
      "U58.CD4:J2.4\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CD4:J2.4\n",
      "index: 561\n",
      "gap 20.308\n",
      "index: 562\n",
      "gap 7362.015\n",
      "index: 563\n",
      "gap 178.32600000000002\n",
      "sub length: 7560.649\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP4+_CONN\n",
      "index list: [564, 565]\n",
      "connector's index: [564, 565]\n",
      "J33.3:J2.3\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J33.3:J2.3\n",
      "index: 565\n",
      "gap 267.533\n",
      "sub length: 267.533\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP4-\n",
      "index list: [566, 568, 569, 570]\n",
      "connector's index: [566, 570]\n",
      "U58.CD3:J2.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CD3:J2.1\n",
      "index: 568\n",
      "gap 20.716\n",
      "index: 569\n",
      "gap 7360.105\n",
      "index: 570\n",
      "gap 178.03700000000026\n",
      "sub length: 7558.858\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP4-_CONN\n",
      "index list: [571, 572]\n",
      "connector's index: [571, 572]\n",
      "J33.2:J2.2\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J33.2:J2.2\n",
      "index: 572\n",
      "gap 265.896\n",
      "sub length: 265.896\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP5+\n",
      "index list: [573, 576, 577]\n",
      "connector's index: [573, 577]\n",
      "U58.CG6:U223.5\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.CG6:U223.5\n",
      "index: 576\n",
      "gap 6293.42\n",
      "index: 577\n",
      "gap 42.28700000000026\n",
      "sub length: 6335.707\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP5+_CONN\n",
      "index list: [578, 579, 581, 582, 584, 586, 587, 589]\n",
      "connector's index: [578, 586, 589]\n",
      "U223.1:J59.B6\n",
      "connector's Idx in IndexList : [0, 5]\n",
      "conn path: U223.1:J59.A6\n",
      "index: 579\n",
      "gap 50.196\n",
      "index: 581\n",
      "gap 1694.1650000000002\n",
      "index: 582\n",
      "gap 17.077999999999975\n",
      "index: 584\n",
      "gap 121.673\n",
      "index: 586\n",
      "gap 0.0\n",
      "sub length: 1883.112\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [5, 7]\n",
      "conn path: J59.A6:J59.B6\n",
      "index: 587\n",
      "gap 52.50599999999986\n",
      "index: 589\n",
      "gap 36.25800000000004\n",
      "sub length: 88.7639999999999\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP5-\n",
      "index list: [590, 593, 594]\n",
      "connector's index: [590, 594]\n",
      "U58.CG5:U223.4\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.CG5:U223.4\n",
      "index: 593\n",
      "gap 6294.316\n",
      "index: 594\n",
      "gap 43.626000000000204\n",
      "sub length: 6337.942\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP5-_CONN\n",
      "index list: [595, 597, 598, 600, 601, 603, 604, 606]\n",
      "connector's index: [595, 600, 606]\n",
      "J59.A7:U223.2\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: J59.A7:J59.B7\n",
      "index: 597\n",
      "gap 0.0\n",
      "index: 598\n",
      "gap 88.541\n",
      "index: 600\n",
      "gap 0.0\n",
      "sub length: 88.541\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [3, 7]\n",
      "conn path: J59.B7:U223.2\n",
      "index: 601\n",
      "gap 121.566\n",
      "index: 603\n",
      "gap 16.581999999999994\n",
      "index: 604\n",
      "gap 1701.638\n",
      "index: 606\n",
      "gap 48.56400000000008\n",
      "sub length: 1888.35\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP6+\n",
      "index list: [607, 609, 610, 611, 613]\n",
      "connector's index: [607, 613]\n",
      "U58.CC2:R2079.1\n",
      "connector's Idx in IndexList : [0, 4]\n",
      "conn path: U58.CC2:R2079.1\n",
      "index: 609\n",
      "gap 21.418\n",
      "index: 610\n",
      "gap 4372.9980000000005\n",
      "index: 611\n",
      "gap 282.47099999999955\n",
      "index: 613\n",
      "gap 0.0\n",
      "sub length: 4676.887\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP6+_CONN\n",
      "index list: [614, 615]\n",
      "connector's index: [614, 615]\n",
      "J10.17:R2079.2\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J10.17:R2079.2\n",
      "index: 615\n",
      "gap 135.205\n",
      "sub length: 135.205\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP6-\n",
      "index list: [616, 618, 619, 620, 622]\n",
      "connector's index: [616, 622]\n",
      "U58.CC1:R2078.1\n",
      "connector's Idx in IndexList : [0, 4]\n",
      "conn path: U58.CC1:R2078.1\n",
      "index: 618\n",
      "gap 20.962\n",
      "index: 619\n",
      "gap 4371.277999999999\n",
      "index: 620\n",
      "gap 273.3110000000006\n",
      "index: 622\n",
      "gap 0.0\n",
      "sub length: 4665.551\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP6-_CONN\n",
      "index list: [623, 624]\n",
      "connector's index: [623, 624]\n",
      "J10.18:R2078.2\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J10.18:R2078.2\n",
      "index: 624\n",
      "gap 135.118\n",
      "sub length: 135.118\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP7+\n",
      "index list: [625, 628, 629]\n",
      "connector's index: [625, 629]\n",
      "U58.CG9:R794.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.CG9:R794.1\n",
      "index: 628\n",
      "gap 4273.388\n",
      "index: 629\n",
      "gap 80.16300000000047\n",
      "sub length: 4353.551\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP7+_CONN\n",
      "index list: [630, 631, 632]\n",
      "connector's index: [630, 632]\n",
      "J22.7:R794.2\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: J22.7:R794.2\n",
      "index: 631\n",
      "gap 63.182\n",
      "index: 632\n",
      "gap 67.931\n",
      "sub length: 131.113\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP7-\n",
      "index list: [633, 636, 637]\n",
      "connector's index: [633, 637]\n",
      "U58.CG8:R793.1\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U58.CG8:R793.1\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "index: 636\n",
      "gap 4273.416\n",
      "index: 637\n",
      "gap 79.3760000000002\n",
      "sub length: 4352.792\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP7-_CONN\n",
      "index list: [638, 639, 640]\n",
      "connector's index: [638, 640]\n",
      "R793.2:J22.9\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: R793.2:J22.9\n",
      "index: 639\n",
      "gap 71.164\n",
      "index: 640\n",
      "gap 61.693\n",
      "sub length: 132.857\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP8+\n",
      "index list: [641, 643, 644, 645, 647]\n",
      "connector's index: [641, 647]\n",
      "U58.CB9:R3137.1\n",
      "connector's Idx in IndexList : [0, 4]\n",
      "conn path: U58.CB9:R3137.1\n",
      "index: 643\n",
      "gap 16.227\n",
      "index: 644\n",
      "gap 762.5930000000001\n",
      "index: 645\n",
      "gap 2233.6589999999997\n",
      "index: 647\n",
      "gap 0.0\n",
      "sub length: 3012.479\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP8+_CONN\n",
      "index list: [648, 649]\n",
      "connector's index: [648, 649]\n",
      "J11.12:R3137.2\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: J11.12:R3137.2\n",
      "index: 649\n",
      "gap 129.066\n",
      "sub length: 129.066\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP8-\n",
      "index list: [650, 652, 653, 654, 656]\n",
      "connector's index: [650, 656]\n",
      "U58.CB8:R3136.1\n",
      "connector's Idx in IndexList : [0, 4]\n",
      "conn path: U58.CB8:R3136.1\n",
      "index: 652\n",
      "gap 16.024\n",
      "index: 653\n",
      "gap 763.764\n",
      "index: 654\n",
      "gap 2226.235\n",
      "index: 656\n",
      "gap 0.0\n",
      "sub length: 3006.023\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP8-_CONN\n",
      "index list: [657, 658]\n",
      "connector's index: [657, 658]\n",
      "R3136.2:J11.11\n",
      "connector's Idx in IndexList : [0, 1]\n",
      "conn path: R3136.2:J11.11\n",
      "index: 658\n",
      "gap 128.186\n",
      "sub length: 128.186\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP9+\n",
      "index list: [659, 661, 662, 664]\n",
      "connector's index: [659, 664]\n",
      "U58.CH6:R800.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CH6:R800.1\n",
      "index: 661\n",
      "gap 19.586\n",
      "index: 662\n",
      "gap 3063.563\n",
      "index: 664\n",
      "gap 0.0\n",
      "sub length: 3083.149\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP9+_CONN\n",
      "index list: [665, 666, 667]\n",
      "connector's index: [665, 667]\n",
      "R800.2:J16.A2\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: R800.2:J16.A2\n",
      "index: 666\n",
      "gap 62.97\n",
      "index: 667\n",
      "gap 26.64\n",
      "sub length: 89.61\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP9-\n",
      "index list: [668, 670, 671, 673]\n",
      "connector's index: [668, 673]\n",
      "U58.CH5:R799.1\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U58.CH5:R799.1\n",
      "index: 670\n",
      "gap 19.338\n",
      "index: 671\n",
      "gap 3068.4309999999996\n",
      "index: 673\n",
      "gap 0.0\n",
      "sub length: 3087.769\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USBP9-_CONN\n",
      "index list: [674, 675, 676]\n",
      "connector's index: [674, 676]\n",
      "J16.A1:R799.2\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: J16.A1:R799.2\n",
      "index: 675\n",
      "gap 26.869\n",
      "index: 676\n",
      "gap 65.56\n",
      "sub length: 92.429\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB_ON1\n",
      "index list: [677, 678, 679, 680, 681, 682, 683]\n",
      "connector's index: [677, 683]\n",
      "U23.A2:U53.4\n",
      "connector's Idx in IndexList : [0, 6]\n",
      "conn path: U23.A2:U53.4\n",
      "index: 678\n",
      "gap 131.008\n",
      "index: 679\n",
      "gap 17.11699999999999\n",
      "index: 680\n",
      "gap 1273.245\n",
      "index: 681\n",
      "gap 636.127\n",
      "index: 682\n",
      "gap 1535.9810000000002\n",
      "index: 683\n",
      "gap 45.72199999999975\n",
      "sub length: 3639.2\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  USB_ON2\n",
      "index list: [684, 686, 687, 688]\n",
      "connector's index: [684, 688]\n",
      "U23.A1:J65.18\n",
      "connector's Idx in IndexList : [0, 3]\n",
      "conn path: U23.A1:J65.18\n",
      "index: 686\n",
      "gap 18.247\n",
      "index: 687\n",
      "gap 5753.357\n",
      "index: 688\n",
      "gap 390.9929999999995\n",
      "sub length: 6162.597\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  VCC0R9_TBT_USB\n",
      "index list: [689, 690, 691, 692, 693]\n",
      "connector's index: [689, 691, 692, 693]\n",
      "U182.R15:C2981.2\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: U182.R15:U182.R16\n",
      "index: 690\n",
      "gap 18.092\n",
      "index: 691\n",
      "gap 18.323999999999998\n",
      "sub length: 36.416\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [2, 3]\n",
      "conn path: U182.R16:C2980.2\n",
      "index: 692\n",
      "gap 19.139000000000003\n",
      "sub length: 19.139000000000003\n",
      "----------------------------------------------------------------------------------------------------\n",
      "connector's Idx in IndexList : [3, 4]\n",
      "conn path: C2980.2:C2981.2\n",
      "index: 693\n",
      "gap 22.500000000000007\n",
      "sub length: 22.500000000000007\n",
      "----------------------------------------------------------------------------------------------------\n",
      "net name:  VCC3_TBT_ANA_USB2\n",
      "index list: [694, 695, 696]\n",
      "connector's index: [694, 696]\n",
      "C2986.2:U182.J16\n",
      "connector's Idx in IndexList : [0, 2]\n",
      "conn path: C2986.2:U182.J16\n",
      "index: 695\n",
      "gap 51.617\n",
      "index: 696\n",
      "gap 18.097\n",
      "sub length: 69.714\n",
      "----------------------------------------------------------------------------------------------------\n"
     ]
    }
   ],
   "source": [
    "for i in netNameList:\n",
    "    indexList = df1[df1[\"net_name\"] == f\"{i}\"].index.tolist()\n",
    "    path = \"\"\n",
    "    connIdxList = []\n",
    "    \n",
    "    for idx in indexList:\n",
    "        if not re.findall(\"VIA\", df1.loc[idx, \"location\"]): #找出connnector index 排出VIA, VIA(T)\n",
    "            connIdxList.append(idx)\n",
    "    print(\"net name:\", i)\n",
    "    print(\"index list:\", indexList)\n",
    "    print(\"connector's index:\", connIdxList)\n",
    "    length = len(connIdxList)\n",
    "    \n",
    "    #找出connector 在每條indexlist 裡面的index\n",
    "    num = 0\n",
    "    netIndex = dfsummarytest[dfsummarytest[\"net_name\"] == f\"{i}\"].index.tolist()\n",
    "    \n",
    "    #把起始點&終點 加入summary\n",
    "    start_end = f\"{df1.loc[indexList[0], 'location']}:{df1.loc[indexList[-1], 'location']}\"\n",
    "    print(start_end)\n",
    "    dfsummarytest.loc[netIndex, \"start_end\"] = start_end\n",
    "    for idx in range(length - 1):\n",
    "        num +=1 \n",
    "        pathIdx = []\n",
    "        pathIdx.append(indexList.index(connIdxList[idx]))\n",
    "        pathIdx.append(indexList.index(connIdxList[idx + 1]))\n",
    "        \n",
    "        print(\"connector's Idx in IndexList :\", pathIdx)\n",
    "        \n",
    "        #抓出兩兩conn\n",
    "        connector = \"\"\n",
    "        for j in pathIdx:\n",
    "            connector += df1.loc[indexList[j], \"location\"] + \":\"\n",
    "        connector = connector[:-1] \n",
    "        print(\"conn path:\", connector)\n",
    "        \n",
    "        dfsummarytest.loc[netIndex, f\"path{num}\"] = connector\n",
    "        \n",
    "        #算出兩兩conn間的長度\n",
    "        branchLen = 0\n",
    "        for k in indexList[ pathIdx[0]+1 : pathIdx[1]+1]:\n",
    "            print(\"index:\", k)\n",
    "            print(\"gap\",df1.loc[k, \"gap\"])\n",
    "            branchLen += df1.loc[k, \"gap\"]\n",
    "        print(\"sub length:\", branchLen)\n",
    "        dfsummarytest.loc[netIndex, f\"length{num}\"] = branchLen\n",
    "        \n",
    "        print(\"-\"*100)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>net_name</th>\n",
       "      <th>total_length</th>\n",
       "      <th>path1</th>\n",
       "      <th>length1</th>\n",
       "      <th>path2</th>\n",
       "      <th>length2</th>\n",
       "      <th>path3</th>\n",
       "      <th>length3</th>\n",
       "      <th>start_end</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>-CLKREQ_PCIE0</td>\n",
       "      <td>5492.943</td>\n",
       "      <td>U58.CF32:R9562.1</td>\n",
       "      <td>5454.035</td>\n",
       "      <td>R9562.1:J22.52</td>\n",
       "      <td>38.908</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>U58.CF32:J22.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>-CLKREQ_PCIE7</td>\n",
       "      <td>7817.270</td>\n",
       "      <td>U58.CE31:R29.1</td>\n",
       "      <td>7756.336</td>\n",
       "      <td>R29.1:U13.48</td>\n",
       "      <td>60.934</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>U58.CE31:U13.48</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>-CLKREQ_PCIE8</td>\n",
       "      <td>8661.951</td>\n",
       "      <td>U58.CE30:R2038.1</td>\n",
       "      <td>8599.129</td>\n",
       "      <td>R2038.1:J1.52</td>\n",
       "      <td>62.822</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>U58.CE30:J1.52</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>-CLKREQ_PCIE12</td>\n",
       "      <td>9541.714</td>\n",
       "      <td>U182.AC5:R2908.1</td>\n",
       "      <td>177.307</td>\n",
       "      <td>R2908.1:U58.CF31</td>\n",
       "      <td>9364.407</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>U182.AC5:U58.CF31</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>-PCIE0_CLK_100M</td>\n",
       "      <td>4178.524</td>\n",
       "      <td>U58.AW2:J22.53</td>\n",
       "      <td>4178.524</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>U58.AW2:J22.53</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>138</th>\n",
       "      <td>USBP9-_CONN</td>\n",
       "      <td>92.429</td>\n",
       "      <td>J16.A1:R799.2</td>\n",
       "      <td>92.429</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>J16.A1:R799.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>139</th>\n",
       "      <td>USB_ON1</td>\n",
       "      <td>3639.200</td>\n",
       "      <td>U23.A2:U53.4</td>\n",
       "      <td>3639.200</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>U23.A2:U53.4</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>140</th>\n",
       "      <td>USB_ON2</td>\n",
       "      <td>6162.597</td>\n",
       "      <td>U23.A1:J65.18</td>\n",
       "      <td>6162.597</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>U23.A1:J65.18</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>141</th>\n",
       "      <td>VCC0R9_TBT_USB</td>\n",
       "      <td>78.055</td>\n",
       "      <td>U182.R15:U182.R16</td>\n",
       "      <td>36.416</td>\n",
       "      <td>U182.R16:C2980.2</td>\n",
       "      <td>19.139</td>\n",
       "      <td>C2980.2:C2981.2</td>\n",
       "      <td>22.5</td>\n",
       "      <td>U182.R15:C2981.2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>142</th>\n",
       "      <td>VCC3_TBT_ANA_USB2</td>\n",
       "      <td>69.714</td>\n",
       "      <td>C2986.2:U182.J16</td>\n",
       "      <td>69.714</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>C2986.2:U182.J16</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>143 rows × 9 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "               net_name  total_length              path1   length1  \\\n",
       "0         -CLKREQ_PCIE0      5492.943   U58.CF32:R9562.1  5454.035   \n",
       "1         -CLKREQ_PCIE7      7817.270     U58.CE31:R29.1  7756.336   \n",
       "2         -CLKREQ_PCIE8      8661.951   U58.CE30:R2038.1  8599.129   \n",
       "3        -CLKREQ_PCIE12      9541.714   U182.AC5:R2908.1   177.307   \n",
       "4       -PCIE0_CLK_100M      4178.524     U58.AW2:J22.53  4178.524   \n",
       "..                  ...           ...                ...       ...   \n",
       "138         USBP9-_CONN        92.429      J16.A1:R799.2    92.429   \n",
       "139             USB_ON1      3639.200       U23.A2:U53.4  3639.200   \n",
       "140             USB_ON2      6162.597      U23.A1:J65.18  6162.597   \n",
       "141      VCC0R9_TBT_USB        78.055  U182.R15:U182.R16    36.416   \n",
       "142   VCC3_TBT_ANA_USB2        69.714   C2986.2:U182.J16    69.714   \n",
       "\n",
       "                path2   length2            path3  length3          start_end  \n",
       "0      R9562.1:J22.52    38.908              NaN      NaN    U58.CF32:J22.52  \n",
       "1        R29.1:U13.48    60.934              NaN      NaN    U58.CE31:U13.48  \n",
       "2       R2038.1:J1.52    62.822              NaN      NaN     U58.CE30:J1.52  \n",
       "3    R2908.1:U58.CF31  9364.407              NaN      NaN  U182.AC5:U58.CF31  \n",
       "4                 NaN       NaN              NaN      NaN     U58.AW2:J22.53  \n",
       "..                ...       ...              ...      ...                ...  \n",
       "138               NaN       NaN              NaN      NaN      J16.A1:R799.2  \n",
       "139               NaN       NaN              NaN      NaN       U23.A2:U53.4  \n",
       "140               NaN       NaN              NaN      NaN      U23.A1:J65.18  \n",
       "141  U182.R16:C2980.2    19.139  C2980.2:C2981.2     22.5   U182.R15:C2981.2  \n",
       "142               NaN       NaN              NaN      NaN   C2986.2:U182.J16  \n",
       "\n",
       "[143 rows x 9 columns]"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dfsummarytest"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "for i in netNameList:\n",
    "    indexList = dfSQSR[dfSQSR[\"net_name\"] == f\"{i}\"].index.tolist()\n",
    "    path = \"\"\n",
    "    connIdx = [] #每一條net 的conn list\n",
    "    \n",
    "    for idx in indexList:\n",
    "        \n",
    "        if not re.findall(\"VIA\", dfSQSR.loc[idx, \"location\"]): #找出connnector index 排出VIA, VIA(T)\n",
    "            connIdx.append(idx)\n",
    "\n",
    "    length = len(connIdx)\n",
    "    \n",
    "    for j in range(length - 1):\n",
    "        path = dfSQSR.loc[connIdx[j], \"location\"] + \":\" + dfSQSR.loc[connIdx[j + 1], \"location\"]\n",
    "        index = dfsummary[dfsummary[\"net_name\"] == f\"{i}\"].index.tolist()\n",
    "        dfsummary.loc[index, f\"path{j}\"] = path"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 371,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[322, 323]"
      ]
     },
     "execution_count": 371,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df1[df1[\"net_name\"] == \" PCIE12_L2_TXP_C\"]\n",
    "a = df1[df1[\"net_name\"] == \" PCIE12_L2_TXP_C\"].index.tolist()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 382,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "260.186"
      ]
     },
     "execution_count": 382,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df1.loc[322][\"length\"]\n",
    "df1.loc[323][\"length\"]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 409,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "323 260.186\n",
      "322 0\n"
     ]
    }
   ],
   "source": [
    "length = len(df1[df1[\"net_name\"] == \" PCIE12_L2_TXP_C\"].index.tolist())\n",
    "for index in df1[df1[\"net_name\"] == \" PCIE12_L2_TXP_C\"].index.tolist()[::-1]:\n",
    "\n",
    "    if length > 1:\n",
    "        gap = df1.loc[index][\"length\"] - df1.loc[index-1][\"length\"]\n",
    "    else:\n",
    "        gap = 0\n",
    "    \n",
    "    length -= 1\n",
    "    print(index, gap)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 398,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.0"
      ]
     },
     "execution_count": 398,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df1.loc[323][\"length\"]\n",
    "df1.loc[322][\"length\"]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 383,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "322      0.000\n",
       "323    260.186\n",
       "Name: length, dtype: float64"
      ]
     },
     "execution_count": 383,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df1.loc[322:323][\"length\"]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 384,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[0.0, 260.186]"
      ]
     },
     "execution_count": 384,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df1.loc[322:323][\"length\"].tolist()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 335,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "df1.loc[\"net_name\"]= \"PCIE12_L2_TXP_C\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "HW",
   "language": "python",
   "name": "hwkernel"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
