

================================================================
== Vitis HLS Report for 'conv_bckwd'
================================================================
* Date:           Fri Apr 29 11:47:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_bckwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_41_2                             |        ?|        ?|     5 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_42_3                                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_50_4_VITIS_LOOP_51_5_VITIS_LOOP_52_6             |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_53_7                                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_69_8_VITIS_LOOP_70_9                             |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_71_10                                           |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_85_11_VITIS_LOOP_86_12_VITIS_LOOP_87_13          |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_88_14                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_95_15_VITIS_LOOP_96_16                           |        ?|        ?|     5 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_97_17                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_104_18                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_110_19                                           |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_111_20                                          |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_112_21                                        |        ?|        ?|         ?|          -|          -|      ?|        no|
        |   +++ VITIS_LOOP_113_22_VITIS_LOOP_114_23_VITIS_LOOP_115_24  |        ?|        ?|        12|          2|          1|      ?|       yes|
        |- VITIS_LOOP_128_25_VITIS_LOOP_129_26_VITIS_LOOP_130_27       |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_131_28                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_138_29_VITIS_LOOP_139_30                         |        ?|        ?|     5 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_140_31                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_147_32                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 2, depth = 12
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 178
* Pipeline : 10
  Pipeline-0 : II = 1, D = 3, States = { 15 16 17 }
  Pipeline-1 : II = 1, D = 3, States = { 40 41 42 }
  Pipeline-2 : II = 1, D = 3, States = { 60 61 62 }
  Pipeline-3 : II = 1, D = 3, States = { 78 79 80 }
  Pipeline-4 : II = 1, D = 3, States = { 93 94 95 }
  Pipeline-5 : II = 1, D = 3, States = { 98 99 100 }
  Pipeline-6 : II = 2, D = 12, States = { 115 116 117 118 119 120 121 122 123 124 125 126 }
  Pipeline-7 : II = 1, D = 3, States = { 147 148 149 }
  Pipeline-8 : II = 1, D = 3, States = { 162 163 164 }
  Pipeline-9 : II = 1, D = 3, States = { 171 172 173 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 19 20 
5 --> 6 
6 --> 7 
7 --> 8 18 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 18 16 
16 --> 17 
17 --> 15 
18 --> 4 
19 --> 65 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 44 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 43 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 43 41 
41 --> 42 
42 --> 40 
43 --> 26 
44 --> 45 
45 --> 46 
46 --> 47 64 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 63 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 63 61 
61 --> 62 
62 --> 60 
63 --> 46 
64 --> 65 
65 --> 66 82 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 81 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 81 79 
79 --> 80 
80 --> 78 
81 --> 64 
82 --> 83 97 136 
83 --> 84 
84 --> 85 
85 --> 86 96 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 96 94 
94 --> 95 
95 --> 93 
96 --> 82 
97 --> 98 
98 --> 101 99 
99 --> 100 
100 --> 98 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 128 109 
109 --> 110 113 108 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 109 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 127 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 115 
127 --> 113 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 155 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 154 
146 --> 147 
147 --> 150 148 
148 --> 149 
149 --> 147 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 134 
155 --> 156 170 178 
156 --> 157 
157 --> 158 
158 --> 159 169 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 165 163 
163 --> 164 
164 --> 162 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 155 
170 --> 171 
171 --> 174 172 
172 --> 173 
173 --> 171 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 179 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 180 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 181 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 182 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 182 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 183 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W_r"   --->   Operation 183 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 184 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 184 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 185 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 185 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 186 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 186 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 187 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 187 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 188 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 188 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 189 [1/1] (1.00ns)   --->   "%dw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dw"   --->   Operation 189 'read' 'dw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 190 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 190 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 191 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 191 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 192 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 192 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%xbuf_V = alloca i32 1" [conv_bckwd/main.cpp:36]   --->   Operation 193 'alloca' 'xbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_bckwd/main.cpp:37]   --->   Operation 194 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%dybuf_V = alloca i32 1" [conv_bckwd/main.cpp:38]   --->   Operation 195 'alloca' 'dybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%dxbuf_V = alloca i32 1" [conv_bckwd/main.cpp:80]   --->   Operation 196 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_bckwd/main.cpp:81]   --->   Operation 197 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [conv_bckwd/main.cpp:82]   --->   Operation 198 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %W_read" [conv_bckwd/main.cpp:40]   --->   Operation 199 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i32 %H_read" [conv_bckwd/main.cpp:40]   --->   Operation 200 'trunc' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%empty = trunc i32 %C_read"   --->   Operation 201 'trunc' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 202 [2/2] (6.91ns)   --->   "%empty_48 = mul i31 %trunc_ln40, i31 %trunc_ln40_1" [conv_bckwd/main.cpp:40]   --->   Operation 202 'mul' 'empty_48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 203 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %H_read"   --->   Operation 204 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 205 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22"   --->   Operation 206 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 200, void @empty_33, void @empty_32, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_34, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_37, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_38, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_39, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_30, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_10, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_35"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_4, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_r"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_36, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_12, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (2.47ns)   --->   "%cmp56407 = icmp_sgt  i32 %W_read, i32 0"   --->   Operation 242 'icmp' 'cmp56407' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/2] (6.91ns)   --->   "%empty_48 = mul i31 %trunc_ln40, i31 %trunc_ln40_1" [conv_bckwd/main.cpp:40]   --->   Operation 243 'mul' 'empty_48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 244 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [conv_bckwd/main.cpp:40]   --->   Operation 245 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph420, i64 %add_ln40_1, void %._crit_edge411" [conv_bckwd/main.cpp:40]   --->   Operation 246 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph420, i32 %select_ln40_1, void %._crit_edge411" [conv_bckwd/main.cpp:40]   --->   Operation 247 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph420, i32 %add_ln41, void %._crit_edge411" [conv_bckwd/main.cpp:41]   --->   Operation 248 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (3.52ns)   --->   "%add_ln40_1 = add i64 %indvar_flatten, i64 1" [conv_bckwd/main.cpp:40]   --->   Operation 249 'add' 'add_ln40_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (2.77ns)   --->   "%icmp_ln40 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_bckwd/main.cpp:40]   --->   Operation 250 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %._crit_edge416.loopexit, void %._crit_edge421.loopexit" [conv_bckwd/main.cpp:40]   --->   Operation 251 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %i, i32 1" [conv_bckwd/main.cpp:40]   --->   Operation 252 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp_eq  i32 %j, i32 %H_read" [conv_bckwd/main.cpp:41]   --->   Operation 253 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.69ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i32 0, i32 %j" [conv_bckwd/main.cpp:40]   --->   Operation 254 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.69ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i32 %add_ln40, i32 %i" [conv_bckwd/main.cpp:40]   --->   Operation 255 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = trunc i32 %select_ln40_1" [conv_bckwd/main.cpp:40]   --->   Operation 256 'trunc' 'trunc_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln40_3 = trunc i32 %select_ln40_1" [conv_bckwd/main.cpp:40]   --->   Operation 257 'trunc' 'trunc_ln40_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %select_ln40" [conv_bckwd/main.cpp:41]   --->   Operation 258 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (2.47ns)   --->   "%icmp_ln50 = icmp_sgt  i32 %F_read, i32 0" [conv_bckwd/main.cpp:50]   --->   Operation 259 'icmp' 'icmp_ln50' <Predicate = (icmp_ln40)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %._crit_edge406.thread, void %.lr.ph405" [conv_bckwd/main.cpp:50]   --->   Operation 260 'br' 'br_ln50' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %FH_read"   --->   Operation 261 'zext' 'cast3' <Predicate = (icmp_ln40 & icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 262 [2/2] (6.91ns)   --->   "%bound4 = mul i64 %cast, i64 %cast3"   --->   Operation 262 'mul' 'bound4' <Predicate = (icmp_ln40 & icmp_ln50)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 263 [2/2] (6.91ns)   --->   "%mul_ln40 = mul i31 %trunc_ln40_2, i31 %empty_48" [conv_bckwd/main.cpp:40]   --->   Operation 263 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [2/2] (6.91ns)   --->   "%empty_51 = mul i31 %trunc_ln41, i31 %trunc_ln40" [conv_bckwd/main.cpp:41]   --->   Operation 264 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 265 [1/2] (6.91ns)   --->   "%mul_ln40 = mul i31 %trunc_ln40_2, i31 %empty_48" [conv_bckwd/main.cpp:40]   --->   Operation 265 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/2] (6.91ns)   --->   "%empty_51 = mul i31 %trunc_ln41, i31 %trunc_ln40" [conv_bckwd/main.cpp:41]   --->   Operation 266 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"   --->   Operation 267 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %trunc_ln40_3" [conv_bckwd/main.cpp:43]   --->   Operation 268 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (4.17ns)   --->   "%mul_ln43 = mul i11 %zext_ln43, i11 100" [conv_bckwd/main.cpp:43]   --->   Operation 269 'mul' 'mul_ln43' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i11 %mul_ln43" [conv_bckwd/main.cpp:41]   --->   Operation 270 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [conv_bckwd/main.cpp:41]   --->   Operation 271 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (2.52ns)   --->   "%empty_52 = add i31 %empty_51, i31 %mul_ln40" [conv_bckwd/main.cpp:41]   --->   Operation 272 'add' 'empty_52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_52, i1 0" [conv_bckwd/main.cpp:41]   --->   Operation 273 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (2.55ns)   --->   "%empty_53 = add i32 %tmp_1, i32 %x_read" [conv_bckwd/main.cpp:41]   --->   Operation 274 'add' 'empty_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %cmp56407, void %._crit_edge411, void %.lr.ph410" [conv_bckwd/main.cpp:42]   --->   Operation 275 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_53, i32 1, i32 31" [conv_bckwd/main.cpp:42]   --->   Operation 276 'partselect' 'trunc_ln3' <Predicate = (cmp56407)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i31 %trunc_ln3" [conv_bckwd/main.cpp:42]   --->   Operation 277 'sext' 'sext_ln42' <Predicate = (cmp56407)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln42" [conv_bckwd/main.cpp:42]   --->   Operation 278 'getelementptr' 'gmem_addr' <Predicate = (cmp56407)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 279 [7/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:42]   --->   Operation 279 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 280 [6/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:42]   --->   Operation 280 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 281 [5/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:42]   --->   Operation 281 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 282 [4/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:42]   --->   Operation 282 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %select_ln40" [conv_bckwd/main.cpp:43]   --->   Operation 283 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i10 %trunc_ln43" [conv_bckwd/main.cpp:43]   --->   Operation 284 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (2.25ns) (grouped into DSP with root node mul_ln42)   --->   "%add_ln43 = add i12 %zext_ln41, i12 %zext_ln43_1" [conv_bckwd/main.cpp:43]   --->   Operation 285 'add' 'add_ln43' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 286 [1/1] (0.00ns) (grouped into DSP with root node mul_ln42)   --->   "%zext_ln42 = zext i12 %add_ln43" [conv_bckwd/main.cpp:42]   --->   Operation 286 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln42 = mul i17 %zext_ln42, i17 100" [conv_bckwd/main.cpp:42]   --->   Operation 287 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 288 [3/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:42]   --->   Operation 288 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 289 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln42 = mul i17 %zext_ln42, i17 100" [conv_bckwd/main.cpp:42]   --->   Operation 289 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 290 [2/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:42]   --->   Operation 290 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 291 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln42 = mul i17 %zext_ln42, i17 100" [conv_bckwd/main.cpp:42]   --->   Operation 291 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 292 [1/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:42]   --->   Operation 292 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 293 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln42 = mul i17 %zext_ln42, i17 100" [conv_bckwd/main.cpp:42]   --->   Operation 293 'mul' 'mul_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 294 [1/1] (1.58ns)   --->   "%br_ln42 = br void" [conv_bckwd/main.cpp:42]   --->   Operation 294 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%k = phi i31 %add_ln42, void %.split71, i31 0, void %.lr.ph410" [conv_bckwd/main.cpp:42]   --->   Operation 295 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %k, i31 1" [conv_bckwd/main.cpp:42]   --->   Operation 296 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k" [conv_bckwd/main.cpp:42]   --->   Operation 297 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 298 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i32 %k_cast, i32 %W_read" [conv_bckwd/main.cpp:42]   --->   Operation 299 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 300 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split71, void %._crit_edge411.loopexit" [conv_bckwd/main.cpp:42]   --->   Operation 301 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i31 %k" [conv_bckwd/main.cpp:43]   --->   Operation 302 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (2.10ns)   --->   "%add_ln43_1 = add i17 %mul_ln42, i17 %trunc_ln43_1" [conv_bckwd/main.cpp:43]   --->   Operation 303 'add' 'add_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 304 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_bckwd/main.cpp:43]   --->   Operation 304 'read' 'gmem_addr_read' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [conv_bckwd/main.cpp:42]   --->   Operation 305 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i17 %add_ln43_1" [conv_bckwd/main.cpp:43]   --->   Operation 306 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln43_2" [conv_bckwd/main.cpp:43]   --->   Operation 307 'getelementptr' 'xbuf_V_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln43 = store i16 %gmem_addr_read, i17 %xbuf_V_addr" [conv_bckwd/main.cpp:43]   --->   Operation 308 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 309 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 2.55>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge411"   --->   Operation 310 'br' 'br_ln0' <Predicate = (cmp56407)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (2.55ns)   --->   "%add_ln41 = add i32 %select_ln40, i32 1" [conv_bckwd/main.cpp:41]   --->   Operation 311 'add' 'add_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 312 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 15> <Delay = 4.37>
ST_19 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63 = add i32 %W_read, i32 1" [conv_bckwd/main.cpp:63]   --->   Operation 313 'add' 'add_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 314 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln63_1 = sub i32 %add_ln63, i32 %FW_read" [conv_bckwd/main.cpp:63]   --->   Operation 314 'sub' 'sub_ln63_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 315 [1/1] (1.58ns)   --->   "%br_ln69 = br void %._crit_edge371" [conv_bckwd/main.cpp:69]   --->   Operation 315 'br' 'br_ln69' <Predicate = true> <Delay = 1.58>

State 20 <SV = 4> <Delay = 6.91>
ST_20 : Operation 316 [1/2] (6.91ns)   --->   "%bound4 = mul i64 %cast, i64 %cast3"   --->   Operation 316 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 6.97>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%empty_54 = trunc i32 %F_read"   --->   Operation 317 'trunc' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%cast13 = zext i31 %empty_54"   --->   Operation 318 'zext' 'cast13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%cast14 = zext i64 %bound4"   --->   Operation 319 'zext' 'cast14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [5/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 320 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 6.97>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %FW_read" [conv_bckwd/main.cpp:50]   --->   Operation 321 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i32 %FH_read" [conv_bckwd/main.cpp:50]   --->   Operation 322 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 323 [2/2] (6.91ns)   --->   "%empty_55 = mul i31 %trunc_ln50, i31 %trunc_ln50_1" [conv_bckwd/main.cpp:50]   --->   Operation 323 'mul' 'empty_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [4/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 324 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 6.97>
ST_23 : Operation 325 [1/2] (6.91ns)   --->   "%empty_55 = mul i31 %trunc_ln50, i31 %trunc_ln50_1" [conv_bckwd/main.cpp:50]   --->   Operation 325 'mul' 'empty_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 326 [3/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 326 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 6.97>
ST_24 : Operation 327 [2/2] (6.91ns)   --->   "%empty_56 = mul i31 %empty_55, i31 %empty" [conv_bckwd/main.cpp:50]   --->   Operation 327 'mul' 'empty_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 328 [2/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 328 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 6.97>
ST_25 : Operation 329 [1/1] (2.47ns)   --->   "%cmp74387 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 329 'icmp' 'cmp74387' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/2] (6.91ns)   --->   "%empty_56 = mul i31 %empty_55, i31 %empty" [conv_bckwd/main.cpp:50]   --->   Operation 330 'mul' 'empty_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [1/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 331 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 332 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %FH_read, i32 0" [conv_bckwd/main.cpp:52]   --->   Operation 332 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 333 [1/1] (1.58ns)   --->   "%br_ln50 = br void" [conv_bckwd/main.cpp:50]   --->   Operation 333 'br' 'br_ln50' <Predicate = true> <Delay = 1.58>

State 26 <SV = 10> <Delay = 6.91>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph405, i32 %select_ln51_3, void %._crit_edge391" [conv_bckwd/main.cpp:51]   --->   Operation 334 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %j_1" [conv_bckwd/main.cpp:51]   --->   Operation 335 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [2/2] (6.91ns)   --->   "%empty_57 = mul i31 %trunc_ln51, i31 %empty_55" [conv_bckwd/main.cpp:51]   --->   Operation 336 'mul' 'empty_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %j_1" [conv_bckwd/main.cpp:54]   --->   Operation 337 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>

State 27 <SV = 11> <Delay = 6.91>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i95 0, void %.lr.ph405, i95 %add_ln50_1, void %._crit_edge391" [conv_bckwd/main.cpp:50]   --->   Operation 338 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph405, i31 %select_ln50_1, void %._crit_edge391" [conv_bckwd/main.cpp:50]   --->   Operation 339 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i64 0, void %.lr.ph405, i64 %select_ln51_4, void %._crit_edge391" [conv_bckwd/main.cpp:51]   --->   Operation 340 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 341 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph405, i32 %add_ln52, void %._crit_edge391" [conv_bckwd/main.cpp:52]   --->   Operation 341 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 342 [1/1] (4.40ns)   --->   "%add_ln50_1 = add i95 %indvar_flatten33, i95 1" [conv_bckwd/main.cpp:50]   --->   Operation 342 'add' 'add_ln50_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 343 [1/2] (6.91ns)   --->   "%empty_57 = mul i31 %trunc_ln51, i31 %empty_55" [conv_bckwd/main.cpp:51]   --->   Operation 343 'mul' 'empty_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 344 [1/1] (3.11ns)   --->   "%icmp_ln50_1 = icmp_eq  i95 %indvar_flatten33, i95 %bound15" [conv_bckwd/main.cpp:50]   --->   Operation 344 'icmp' 'icmp_ln50_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_1, void %._crit_edge401.loopexit, void %._crit_edge406" [conv_bckwd/main.cpp:50]   --->   Operation 345 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 346 [1/1] (2.77ns)   --->   "%icmp_ln51 = icmp_eq  i64 %indvar_flatten10, i64 %bound4" [conv_bckwd/main.cpp:51]   --->   Operation 346 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln50_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_1 = add i32 %H_read, i32 1" [conv_bckwd/main.cpp:69]   --->   Operation 347 'add' 'add_ln69_1' <Predicate = (icmp_ln50_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 348 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln69_1 = sub i32 %add_ln69_1, i32 %FH_read" [conv_bckwd/main.cpp:69]   --->   Operation 348 'sub' 'sub_ln69_1' <Predicate = (icmp_ln50_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 349 [1/1] (0.00ns)   --->   "%empty_63 = trunc i32 %sub_ln69_1" [conv_bckwd/main.cpp:69]   --->   Operation 349 'trunc' 'empty_63' <Predicate = (icmp_ln50_1)> <Delay = 0.00>

State 28 <SV = 12> <Delay = 7.04>
ST_28 : Operation 350 [1/1] (2.52ns)   --->   "%add_ln50 = add i31 %i_1, i31 1" [conv_bckwd/main.cpp:50]   --->   Operation 350 'add' 'add_ln50' <Predicate = (icmp_ln51)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 351 [1/1] (0.69ns)   --->   "%select_ln50 = select i1 %icmp_ln51, i32 0, i32 %j_1" [conv_bckwd/main.cpp:50]   --->   Operation 351 'select' 'select_ln50' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 352 [1/1] (0.73ns)   --->   "%select_ln50_1 = select i1 %icmp_ln51, i31 %add_ln50, i31 %i_1" [conv_bckwd/main.cpp:50]   --->   Operation 352 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i31 %select_ln50_1" [conv_bckwd/main.cpp:54]   --->   Operation 353 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln54_1, i3 0" [conv_bckwd/main.cpp:54]   --->   Operation 354 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i7 %tmp_3" [conv_bckwd/main.cpp:54]   --->   Operation 355 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln54_1, i1 0" [conv_bckwd/main.cpp:54]   --->   Operation 356 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i5 %tmp_5" [conv_bckwd/main.cpp:54]   --->   Operation 357 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 358 [1/1] (1.87ns)   --->   "%add_ln54 = add i8 %zext_ln54, i8 %zext_ln54_1" [conv_bckwd/main.cpp:54]   --->   Operation 358 'add' 'add_ln54' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%zext_ln51 = zext i8 %add_ln54" [conv_bckwd/main.cpp:51]   --->   Operation 359 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%select_ln50_3 = select i1 %icmp_ln51, i7 0, i7 %trunc_ln54" [conv_bckwd/main.cpp:50]   --->   Operation 360 'select' 'select_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 361 [1/1] (2.47ns)   --->   "%icmp_ln52_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_bckwd/main.cpp:52]   --->   Operation 361 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln51)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 362 [1/1] (0.99ns)   --->   "%select_ln50_4 = select i1 %icmp_ln51, i1 %icmp_ln52, i1 %icmp_ln52_1" [conv_bckwd/main.cpp:50]   --->   Operation 362 'select' 'select_ln50_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 363 [1/1] (2.55ns)   --->   "%add_ln51 = add i32 %select_ln50, i32 1" [conv_bckwd/main.cpp:51]   --->   Operation 363 'add' 'add_ln51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln51)   --->   "%or_ln51 = or i1 %select_ln50_4, i1 %icmp_ln51" [conv_bckwd/main.cpp:51]   --->   Operation 364 'or' 'or_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 365 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln51 = select i1 %or_ln51, i32 0, i32 %k_1" [conv_bckwd/main.cpp:51]   --->   Operation 365 'select' 'select_ln51' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i32 %add_ln51" [conv_bckwd/main.cpp:51]   --->   Operation 366 'trunc' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%trunc_ln54_2 = trunc i32 %add_ln51" [conv_bckwd/main.cpp:54]   --->   Operation 367 'trunc' 'trunc_ln54_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%select_ln51_2 = select i1 %select_ln50_4, i7 %trunc_ln54_2, i7 %select_ln50_3" [conv_bckwd/main.cpp:51]   --->   Operation 368 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%zext_ln54_2 = zext i7 %select_ln51_2" [conv_bckwd/main.cpp:54]   --->   Operation 369 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 370 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln54_1 = add i9 %zext_ln51, i9 %zext_ln54_2" [conv_bckwd/main.cpp:54]   --->   Operation 370 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 371 [1/1] (0.69ns)   --->   "%select_ln51_3 = select i1 %select_ln50_4, i32 %add_ln51, i32 %select_ln50" [conv_bckwd/main.cpp:51]   --->   Operation 371 'select' 'select_ln51_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %select_ln51" [conv_bckwd/main.cpp:52]   --->   Operation 372 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>

State 29 <SV = 13> <Delay = 6.91>
ST_29 : Operation 373 [2/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %select_ln50_1, i31 %empty_56" [conv_bckwd/main.cpp:50]   --->   Operation 373 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 374 [2/2] (6.91ns)   --->   "%p_mid18 = mul i31 %trunc_ln51_1, i31 %empty_55" [conv_bckwd/main.cpp:51]   --->   Operation 374 'mul' 'p_mid18' <Predicate = (select_ln50_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 375 [2/2] (6.91ns)   --->   "%empty_60 = mul i31 %trunc_ln52, i31 %trunc_ln50" [conv_bckwd/main.cpp:52]   --->   Operation 375 'mul' 'empty_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 6.91>
ST_30 : Operation 376 [1/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %select_ln50_1, i31 %empty_56" [conv_bckwd/main.cpp:50]   --->   Operation 376 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 377 [1/2] (6.91ns)   --->   "%p_mid18 = mul i31 %trunc_ln51_1, i31 %empty_55" [conv_bckwd/main.cpp:51]   --->   Operation 377 'mul' 'p_mid18' <Predicate = (select_ln50_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 378 [1/2] (6.91ns)   --->   "%empty_60 = mul i31 %trunc_ln52, i31 %trunc_ln50" [conv_bckwd/main.cpp:52]   --->   Operation 378 'mul' 'empty_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 5.07>
ST_31 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%select_ln50_2 = select i1 %icmp_ln51, i31 0, i31 %empty_57" [conv_bckwd/main.cpp:50]   --->   Operation 379 'select' 'select_ln50_2' <Predicate = (!select_ln50_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 380 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln51_1 = select i1 %select_ln50_4, i31 %p_mid18, i31 %select_ln50_2" [conv_bckwd/main.cpp:51]   --->   Operation 380 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i31 %mul_ln50, i31 %empty_60" [conv_bckwd/main.cpp:50]   --->   Operation 381 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_31 : Operation 382 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_61 = add i31 %tmp1, i31 %select_ln51_1" [conv_bckwd/main.cpp:50]   --->   Operation 382 'add' 'empty_61' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 32 <SV = 16> <Delay = 4.73>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_4_VITIS_LOOP_51_5_VITIS_LOOP_52_6_str"   --->   Operation 383 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 384 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_51_5_VITIS_LOOP_52_6_str"   --->   Operation 384 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i9 %add_ln54_1" [conv_bckwd/main.cpp:54]   --->   Operation 385 'zext' 'zext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln54_1, i2 0" [conv_bckwd/main.cpp:54]   --->   Operation 386 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i11 %tmp_2" [conv_bckwd/main.cpp:54]   --->   Operation 387 'zext' 'zext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 388 [1/1] (1.63ns)   --->   "%add_ln54_2 = add i30 %zext_ln54_4, i30 %zext_ln54_3" [conv_bckwd/main.cpp:54]   --->   Operation 388 'add' 'add_ln54_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 389 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_bckwd/main.cpp:52]   --->   Operation 389 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_61, i1 0" [conv_bckwd/main.cpp:50]   --->   Operation 390 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 391 [1/1] (2.55ns)   --->   "%empty_62 = add i32 %tmp_7, i32 %w_read" [conv_bckwd/main.cpp:50]   --->   Operation 391 'add' 'empty_62' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %cmp74387, void %._crit_edge391, void %.lr.ph390" [conv_bckwd/main.cpp:53]   --->   Operation 392 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_62, i32 1, i32 31" [conv_bckwd/main.cpp:53]   --->   Operation 393 'partselect' 'trunc_ln6' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i31 %trunc_ln6" [conv_bckwd/main.cpp:53]   --->   Operation 394 'sext' 'sext_ln53' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln53" [conv_bckwd/main.cpp:53]   --->   Operation 395 'getelementptr' 'gmem_addr_2' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = trunc i32 %select_ln51" [conv_bckwd/main.cpp:54]   --->   Operation 396 'trunc' 'trunc_ln54_3' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i9 %trunc_ln54_3" [conv_bckwd/main.cpp:54]   --->   Operation 397 'zext' 'zext_ln54_5' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 398 [1/1] (1.54ns)   --->   "%add_ln54_3 = add i30 %add_ln54_2, i30 %zext_ln54_5" [conv_bckwd/main.cpp:54]   --->   Operation 398 'add' 'add_ln54_3' <Predicate = (cmp74387)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln54_4 = trunc i30 %add_ln54_3" [conv_bckwd/main.cpp:54]   --->   Operation 399 'trunc' 'trunc_ln54_4' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln54_5 = trunc i30 %add_ln54_3" [conv_bckwd/main.cpp:54]   --->   Operation 400 'trunc' 'trunc_ln54_5' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 401 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln54_5, i2 0" [conv_bckwd/main.cpp:54]   --->   Operation 401 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 402 [1/1] (1.54ns)   --->   "%add_ln54_4 = add i12 %p_shl1_cast, i12 %trunc_ln54_4" [conv_bckwd/main.cpp:54]   --->   Operation 402 'add' 'add_ln54_4' <Predicate = (cmp74387)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 7.30>
ST_33 : Operation 403 [7/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:53]   --->   Operation 403 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 18> <Delay = 7.30>
ST_34 : Operation 404 [6/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:53]   --->   Operation 404 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 19> <Delay = 7.30>
ST_35 : Operation 405 [5/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:53]   --->   Operation 405 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 20> <Delay = 7.30>
ST_36 : Operation 406 [4/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:53]   --->   Operation 406 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 21> <Delay = 7.30>
ST_37 : Operation 407 [3/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:53]   --->   Operation 407 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 22> <Delay = 7.30>
ST_38 : Operation 408 [2/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:53]   --->   Operation 408 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 23> <Delay = 7.30>
ST_39 : Operation 409 [1/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:53]   --->   Operation 409 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 410 [1/1] (1.58ns)   --->   "%br_ln53 = br void" [conv_bckwd/main.cpp:53]   --->   Operation 410 'br' 'br_ln53' <Predicate = true> <Delay = 1.58>

State 40 <SV = 24> <Delay = 2.52>
ST_40 : Operation 411 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln53, void %.split63, i31 0, void %.lr.ph390" [conv_bckwd/main.cpp:53]   --->   Operation 411 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 412 [1/1] (2.52ns)   --->   "%add_ln53 = add i31 %l, i31 1" [conv_bckwd/main.cpp:53]   --->   Operation 412 'add' 'add_ln53' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 413 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_bckwd/main.cpp:53]   --->   Operation 413 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 414 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 415 [1/1] (2.47ns)   --->   "%icmp_ln53 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_bckwd/main.cpp:53]   --->   Operation 415 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 416 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 416 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split63, void %._crit_edge391.loopexit" [conv_bckwd/main.cpp:53]   --->   Operation 417 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = trunc i31 %l" [conv_bckwd/main.cpp:54]   --->   Operation 418 'trunc' 'trunc_ln54_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_40 : Operation 419 [1/1] (1.54ns)   --->   "%add_ln54_5 = add i12 %add_ln54_4, i12 %trunc_ln54_6" [conv_bckwd/main.cpp:54]   --->   Operation 419 'add' 'add_ln54_5' <Predicate = (!icmp_ln53)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 25> <Delay = 7.30>
ST_41 : Operation 420 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [conv_bckwd/main.cpp:54]   --->   Operation 420 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 26> <Delay = 3.25>
ST_42 : Operation 421 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [conv_bckwd/main.cpp:53]   --->   Operation 421 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i12 %add_ln54_5" [conv_bckwd/main.cpp:54]   --->   Operation 422 'zext' 'zext_ln54_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 423 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln54_6" [conv_bckwd/main.cpp:54]   --->   Operation 423 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 424 [1/1] (3.25ns)   --->   "%store_ln54 = store i16 %gmem_addr_2_read, i12 %wbuf_V_addr" [conv_bckwd/main.cpp:54]   --->   Operation 424 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_42 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 425 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 43 <SV = 25> <Delay = 5.00>
ST_43 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge391"   --->   Operation 426 'br' 'br_ln0' <Predicate = (cmp74387)> <Delay = 0.00>
ST_43 : Operation 427 [1/1] (2.55ns)   --->   "%add_ln52 = add i32 %select_ln51, i32 1" [conv_bckwd/main.cpp:52]   --->   Operation 427 'add' 'add_ln52' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 428 [1/1] (3.52ns)   --->   "%add_ln51_1 = add i64 %indvar_flatten10, i64 1" [conv_bckwd/main.cpp:51]   --->   Operation 428 'add' 'add_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 429 [1/1] (1.48ns)   --->   "%select_ln51_4 = select i1 %icmp_ln51, i64 1, i64 %add_ln51_1" [conv_bckwd/main.cpp:51]   --->   Operation 429 'select' 'select_ln51_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 430 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 44 <SV = 12> <Delay = 6.91>
ST_44 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i31 %empty_54" [conv_bckwd/main.cpp:63]   --->   Operation 431 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i32 %sub_ln69_1" [conv_bckwd/main.cpp:63]   --->   Operation 432 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 433 [2/2] (6.91ns)   --->   "%mul_ln63 = mul i63 %zext_ln63, i63 %zext_ln63_1" [conv_bckwd/main.cpp:63]   --->   Operation 433 'mul' 'mul_ln63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 13> <Delay = 6.91>
ST_45 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63 = sub i32 %W_read, i32 %FW_read" [conv_bckwd/main.cpp:63]   --->   Operation 434 'sub' 'sub_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 435 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%outW = add i32 %sub_ln63, i32 1" [conv_bckwd/main.cpp:63]   --->   Operation 435 'add' 'outW' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 436 [1/1] (2.47ns)   --->   "%cmp106372 = icmp_sgt  i32 %outW, i32 0" [conv_bckwd/main.cpp:63]   --->   Operation 436 'icmp' 'cmp106372' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69 = add i32 %W_read, i32 1" [conv_bckwd/main.cpp:69]   --->   Operation 437 'add' 'add_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 438 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln69 = sub i32 %add_ln69, i32 %FW_read" [conv_bckwd/main.cpp:69]   --->   Operation 438 'sub' 'sub_ln69' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 439 [1/1] (0.00ns)   --->   "%empty_64 = trunc i32 %sub_ln69" [conv_bckwd/main.cpp:69]   --->   Operation 439 'trunc' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 440 [1/2] (6.91ns)   --->   "%mul_ln63 = mul i63 %zext_ln63, i63 %zext_ln63_1" [conv_bckwd/main.cpp:63]   --->   Operation 440 'mul' 'mul_ln63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 441 [1/1] (1.58ns)   --->   "%br_ln69 = br void" [conv_bckwd/main.cpp:69]   --->   Operation 441 'br' 'br_ln69' <Predicate = true> <Delay = 1.58>

State 46 <SV = 14> <Delay = 3.49>
ST_46 : Operation 442 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i63 0, void %._crit_edge406, i63 %add_ln69_3, void %._crit_edge376" [conv_bckwd/main.cpp:69]   --->   Operation 442 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 443 [1/1] (0.00ns)   --->   "%i_2 = phi i31 0, void %._crit_edge406, i31 %select_ln69_1, void %._crit_edge376" [conv_bckwd/main.cpp:69]   --->   Operation 443 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 444 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %._crit_edge406, i32 %add_ln70, void %._crit_edge376" [conv_bckwd/main.cpp:70]   --->   Operation 444 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 445 [1/1] (3.49ns)   --->   "%add_ln69_3 = add i63 %indvar_flatten44, i63 1" [conv_bckwd/main.cpp:69]   --->   Operation 445 'add' 'add_ln69_3' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 446 [1/1] (2.78ns)   --->   "%icmp_ln69 = icmp_eq  i63 %indvar_flatten44, i63 %mul_ln63" [conv_bckwd/main.cpp:69]   --->   Operation 446 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %._crit_edge381.loopexit, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:69]   --->   Operation 447 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 448 [1/1] (2.52ns)   --->   "%add_ln69_2 = add i31 %i_2, i31 1" [conv_bckwd/main.cpp:69]   --->   Operation 448 'add' 'add_ln69_2' <Predicate = (!icmp_ln69)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 449 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_eq  i32 %j_2, i32 %sub_ln69_1" [conv_bckwd/main.cpp:70]   --->   Operation 449 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln69)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 450 [1/1] (0.73ns)   --->   "%select_ln69_1 = select i1 %icmp_ln70, i31 %add_ln69_2, i31 %i_2" [conv_bckwd/main.cpp:69]   --->   Operation 450 'select' 'select_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %select_ln69_1" [conv_bckwd/main.cpp:69]   --->   Operation 451 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_46 : Operation 452 [1/1] (1.58ns)   --->   "%br_ln85 = br void %.lr.ph370.preheader" [conv_bckwd/main.cpp:85]   --->   Operation 452 'br' 'br_ln85' <Predicate = (icmp_ln69)> <Delay = 1.58>

State 47 <SV = 15> <Delay = 6.91>
ST_47 : Operation 453 [2/2] (6.91ns)   --->   "%mul_ln69 = mul i31 %select_ln69_1, i31 %empty_63" [conv_bckwd/main.cpp:69]   --->   Operation 453 'mul' 'mul_ln69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 16> <Delay = 6.91>
ST_48 : Operation 454 [1/2] (6.91ns)   --->   "%mul_ln69 = mul i31 %select_ln69_1, i31 %empty_63" [conv_bckwd/main.cpp:69]   --->   Operation 454 'mul' 'mul_ln69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 17> <Delay = 3.22>
ST_49 : Operation 455 [1/1] (0.69ns)   --->   "%select_ln69 = select i1 %icmp_ln70, i32 0, i32 %j_2" [conv_bckwd/main.cpp:69]   --->   Operation 455 'select' 'select_ln69' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %select_ln69" [conv_bckwd/main.cpp:70]   --->   Operation 456 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 457 [1/1] (2.52ns)   --->   "%tmp = add i31 %trunc_ln70, i31 %mul_ln69" [conv_bckwd/main.cpp:70]   --->   Operation 457 'add' 'tmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 18> <Delay = 6.91>
ST_50 : Operation 458 [2/2] (6.91ns)   --->   "%empty_66 = mul i31 %empty_64, i31 %tmp" [conv_bckwd/main.cpp:69]   --->   Operation 458 'mul' 'empty_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 19> <Delay = 6.91>
ST_51 : Operation 459 [1/2] (6.91ns)   --->   "%empty_66 = mul i31 %empty_64, i31 %tmp" [conv_bckwd/main.cpp:69]   --->   Operation 459 'mul' 'empty_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 4.17>
ST_52 : Operation 460 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_69_8_VITIS_LOOP_70_9_str"   --->   Operation 460 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %trunc_ln69" [conv_bckwd/main.cpp:72]   --->   Operation 461 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 462 [1/1] (4.17ns)   --->   "%mul_ln72 = mul i11 %zext_ln72, i11 100" [conv_bckwd/main.cpp:72]   --->   Operation 462 'mul' 'mul_ln72' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %mul_ln72" [conv_bckwd/main.cpp:70]   --->   Operation 463 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 464 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [conv_bckwd/main.cpp:70]   --->   Operation 464 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_66, i1 0" [conv_bckwd/main.cpp:69]   --->   Operation 465 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 466 [1/1] (2.55ns)   --->   "%empty_67 = add i32 %tmp_9, i32 %dy_read" [conv_bckwd/main.cpp:69]   --->   Operation 466 'add' 'empty_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %cmp106372, void %._crit_edge376, void %.lr.ph375" [conv_bckwd/main.cpp:71]   --->   Operation 467 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_67, i32 1, i32 31" [conv_bckwd/main.cpp:71]   --->   Operation 468 'partselect' 'trunc_ln9' <Predicate = (cmp106372)> <Delay = 0.00>
ST_52 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i31 %trunc_ln9" [conv_bckwd/main.cpp:71]   --->   Operation 469 'sext' 'sext_ln71' <Predicate = (cmp106372)> <Delay = 0.00>
ST_52 : Operation 470 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln71" [conv_bckwd/main.cpp:71]   --->   Operation 470 'getelementptr' 'gmem_addr_1' <Predicate = (cmp106372)> <Delay = 0.00>

State 53 <SV = 21> <Delay = 7.30>
ST_53 : Operation 471 [7/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln69" [conv_bckwd/main.cpp:71]   --->   Operation 471 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 22> <Delay = 7.30>
ST_54 : Operation 472 [6/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln69" [conv_bckwd/main.cpp:71]   --->   Operation 472 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 23> <Delay = 7.30>
ST_55 : Operation 473 [5/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln69" [conv_bckwd/main.cpp:71]   --->   Operation 473 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 24> <Delay = 7.30>
ST_56 : Operation 474 [4/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln69" [conv_bckwd/main.cpp:71]   --->   Operation 474 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %select_ln69" [conv_bckwd/main.cpp:72]   --->   Operation 475 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i10 %trunc_ln72" [conv_bckwd/main.cpp:72]   --->   Operation 476 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 477 [1/1] (2.25ns) (grouped into DSP with root node mul_ln71)   --->   "%add_ln72 = add i12 %zext_ln70, i12 %zext_ln72_1" [conv_bckwd/main.cpp:72]   --->   Operation 477 'add' 'add_ln72' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 478 [1/1] (0.00ns) (grouped into DSP with root node mul_ln71)   --->   "%zext_ln71 = zext i12 %add_ln72" [conv_bckwd/main.cpp:71]   --->   Operation 478 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 479 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln71 = mul i17 %zext_ln71, i17 100" [conv_bckwd/main.cpp:71]   --->   Operation 479 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 25> <Delay = 7.30>
ST_57 : Operation 480 [3/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln69" [conv_bckwd/main.cpp:71]   --->   Operation 480 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 481 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln71 = mul i17 %zext_ln71, i17 100" [conv_bckwd/main.cpp:71]   --->   Operation 481 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 26> <Delay = 7.30>
ST_58 : Operation 482 [2/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln69" [conv_bckwd/main.cpp:71]   --->   Operation 482 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 483 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln71 = mul i17 %zext_ln71, i17 100" [conv_bckwd/main.cpp:71]   --->   Operation 483 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 27> <Delay = 7.30>
ST_59 : Operation 484 [1/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln69" [conv_bckwd/main.cpp:71]   --->   Operation 484 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 485 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln71 = mul i17 %zext_ln71, i17 100" [conv_bckwd/main.cpp:71]   --->   Operation 485 'mul' 'mul_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 486 [1/1] (1.58ns)   --->   "%br_ln71 = br void" [conv_bckwd/main.cpp:71]   --->   Operation 486 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 60 <SV = 28> <Delay = 2.55>
ST_60 : Operation 487 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %add_ln71, void %.split57, i32 0, void %.lr.ph375" [conv_bckwd/main.cpp:71]   --->   Operation 487 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 488 [1/1] (2.55ns)   --->   "%add_ln71 = add i32 %k_2, i32 1" [conv_bckwd/main.cpp:71]   --->   Operation 488 'add' 'add_ln71' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 489 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 489 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 490 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i32 %k_2, i32 %sub_ln69" [conv_bckwd/main.cpp:71]   --->   Operation 490 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split57, void %._crit_edge376.loopexit" [conv_bckwd/main.cpp:71]   --->   Operation 491 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i32 %k_2" [conv_bckwd/main.cpp:72]   --->   Operation 492 'trunc' 'trunc_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_60 : Operation 493 [1/1] (2.10ns)   --->   "%add_ln72_1 = add i17 %mul_ln71, i17 %trunc_ln72_1" [conv_bckwd/main.cpp:72]   --->   Operation 493 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 29> <Delay = 7.30>
ST_61 : Operation 494 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_bckwd/main.cpp:72]   --->   Operation 494 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln71)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 30> <Delay = 3.25>
ST_62 : Operation 495 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_bckwd/main.cpp:71]   --->   Operation 495 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_62 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i17 %add_ln72_1" [conv_bckwd/main.cpp:72]   --->   Operation 496 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_62 : Operation 497 [1/1] (0.00ns)   --->   "%dybuf_V_addr = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln72_2" [conv_bckwd/main.cpp:72]   --->   Operation 497 'getelementptr' 'dybuf_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_62 : Operation 498 [1/1] (3.25ns)   --->   "%store_ln72 = store i16 %gmem_addr_1_read, i17 %dybuf_V_addr" [conv_bckwd/main.cpp:72]   --->   Operation 498 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_62 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 499 'br' 'br_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 63 <SV = 29> <Delay = 2.55>
ST_63 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge376"   --->   Operation 500 'br' 'br_ln0' <Predicate = (cmp106372)> <Delay = 0.00>
ST_63 : Operation 501 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %select_ln69, i32 1" [conv_bckwd/main.cpp:70]   --->   Operation 501 'add' 'add_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 502 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 64 <SV = 15> <Delay = 6.91>
ST_64 : Operation 503 [1/1] (0.00ns)   --->   "%indvar_flatten78 = phi i95 %add_ln85_1, void %._crit_edge356, i95 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:85]   --->   Operation 503 'phi' 'indvar_flatten78' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 504 [1/1] (0.00ns)   --->   "%j_3 = phi i32 %select_ln86_3, void %._crit_edge356, i32 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:86]   --->   Operation 504 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 505 [1/1] (4.40ns)   --->   "%add_ln85_1 = add i95 %indvar_flatten78, i95 1" [conv_bckwd/main.cpp:85]   --->   Operation 505 'add' 'add_ln85_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %j_3" [conv_bckwd/main.cpp:86]   --->   Operation 506 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 507 [2/2] (6.91ns)   --->   "%empty_68 = mul i31 %trunc_ln86, i31 %empty_55" [conv_bckwd/main.cpp:86]   --->   Operation 507 'mul' 'empty_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %j_3" [conv_bckwd/main.cpp:89]   --->   Operation 508 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 509 [1/1] (3.11ns)   --->   "%icmp_ln85 = icmp_eq  i95 %indvar_flatten78, i95 %bound15" [conv_bckwd/main.cpp:85]   --->   Operation 509 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 16> <Delay = 6.91>
ST_65 : Operation 510 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %select_ln85_1, void %._crit_edge356, i31 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:85]   --->   Operation 510 'phi' 'i_3' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 511 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i64 %select_ln86_4, void %._crit_edge356, i64 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:86]   --->   Operation 511 'phi' 'indvar_flatten55' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 512 [1/1] (0.00ns)   --->   "%k_3 = phi i32 %add_ln87, void %._crit_edge356, i32 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:87]   --->   Operation 512 'phi' 'k_3' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 513 [1/2] (6.91ns)   --->   "%empty_68 = mul i31 %trunc_ln86, i31 %empty_55" [conv_bckwd/main.cpp:86]   --->   Operation 513 'mul' 'empty_68' <Predicate = (icmp_ln50)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %._crit_edge366.loopexit, void %._crit_edge371.loopexit" [conv_bckwd/main.cpp:85]   --->   Operation 514 'br' 'br_ln85' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 515 [1/1] (2.52ns)   --->   "%add_ln85 = add i31 %i_3, i31 1" [conv_bckwd/main.cpp:85]   --->   Operation 515 'add' 'add_ln85' <Predicate = (icmp_ln50 & !icmp_ln85)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 516 [1/1] (2.77ns)   --->   "%icmp_ln86 = icmp_eq  i64 %indvar_flatten55, i64 %bound4" [conv_bckwd/main.cpp:86]   --->   Operation 516 'icmp' 'icmp_ln86' <Predicate = (icmp_ln50 & !icmp_ln85)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 517 [1/1] (0.73ns)   --->   "%select_ln85_1 = select i1 %icmp_ln86, i31 %add_ln85, i31 %i_3" [conv_bckwd/main.cpp:85]   --->   Operation 517 'select' 'select_ln85_1' <Predicate = (icmp_ln50 & !icmp_ln85)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i31 %select_ln85_1" [conv_bckwd/main.cpp:89]   --->   Operation 518 'trunc' 'trunc_ln89_1' <Predicate = (icmp_ln50 & !icmp_ln85)> <Delay = 0.00>
ST_65 : Operation 519 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp_eq  i32 %k_3, i32 %FH_read" [conv_bckwd/main.cpp:87]   --->   Operation 519 'icmp' 'icmp_ln87' <Predicate = (icmp_ln50 & !icmp_ln85)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 520 [1/1] (0.99ns)   --->   "%select_ln85_4 = select i1 %icmp_ln86, i1 %icmp_ln52, i1 %icmp_ln87" [conv_bckwd/main.cpp:85]   --->   Operation 520 'select' 'select_ln85_4' <Predicate = (icmp_ln50 & !icmp_ln85)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %select_ln85_4, i1 %icmp_ln86" [conv_bckwd/main.cpp:86]   --->   Operation 521 'or' 'or_ln86' <Predicate = (icmp_ln50 & !icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 522 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %or_ln86, i32 0, i32 %k_3" [conv_bckwd/main.cpp:86]   --->   Operation 522 'select' 'select_ln86' <Predicate = (icmp_ln50 & !icmp_ln85)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %select_ln86" [conv_bckwd/main.cpp:87]   --->   Operation 523 'trunc' 'trunc_ln87' <Predicate = (icmp_ln50 & !icmp_ln85)> <Delay = 0.00>
ST_65 : Operation 524 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge371"   --->   Operation 524 'br' 'br_ln0' <Predicate = (icmp_ln50 & icmp_ln85)> <Delay = 1.58>
ST_65 : Operation 525 [1/1] (0.00ns)   --->   "%add100645 = phi i32 %sub_ln63_1, void %._crit_edge406.thread, i32 %outW, void %._crit_edge371.loopexit"   --->   Operation 525 'phi' 'add100645' <Predicate = (icmp_ln85) | (!icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 526 [1/1] (2.55ns)   --->   "%add_ln62 = add i32 %H_read, i32 1" [conv_bckwd/main.cpp:62]   --->   Operation 526 'add' 'add_ln62' <Predicate = (icmp_ln85) | (!icmp_ln50)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 527 [1/1] (2.55ns)   --->   "%outH = sub i32 %add_ln62, i32 %FH_read" [conv_bckwd/main.cpp:62]   --->   Operation 527 'sub' 'outH' <Predicate = (icmp_ln85) | (!icmp_ln50)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 528 [1/1] (1.58ns)   --->   "%br_ln95 = br void" [conv_bckwd/main.cpp:95]   --->   Operation 528 'br' 'br_ln95' <Predicate = (icmp_ln85) | (!icmp_ln50)> <Delay = 1.58>

State 66 <SV = 17> <Delay = 6.91>
ST_66 : Operation 529 [1/1] (0.69ns)   --->   "%select_ln85 = select i1 %icmp_ln86, i32 0, i32 %j_3" [conv_bckwd/main.cpp:85]   --->   Operation 529 'select' 'select_ln85' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 530 [2/2] (6.91ns)   --->   "%mul_ln85 = mul i31 %select_ln85_1, i31 %empty_56" [conv_bckwd/main.cpp:85]   --->   Operation 530 'mul' 'mul_ln85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln89_1, i3 0" [conv_bckwd/main.cpp:89]   --->   Operation 531 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i7 %tmp_s" [conv_bckwd/main.cpp:89]   --->   Operation 532 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln89_1, i1 0" [conv_bckwd/main.cpp:89]   --->   Operation 533 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i5 %tmp_4" [conv_bckwd/main.cpp:89]   --->   Operation 534 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 535 [1/1] (1.87ns)   --->   "%add_ln89 = add i8 %zext_ln89, i8 %zext_ln89_1" [conv_bckwd/main.cpp:89]   --->   Operation 535 'add' 'add_ln89' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%zext_ln86 = zext i8 %add_ln89" [conv_bckwd/main.cpp:86]   --->   Operation 536 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%select_ln85_3 = select i1 %icmp_ln86, i7 0, i7 %trunc_ln89" [conv_bckwd/main.cpp:85]   --->   Operation 537 'select' 'select_ln85_3' <Predicate = (!select_ln85_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 538 [1/1] (2.55ns)   --->   "%add_ln86 = add i32 %select_ln85, i32 1" [conv_bckwd/main.cpp:86]   --->   Operation 538 'add' 'add_ln86' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %add_ln86" [conv_bckwd/main.cpp:86]   --->   Operation 539 'trunc' 'trunc_ln86_1' <Predicate = (select_ln85_4)> <Delay = 0.00>
ST_66 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%trunc_ln89_2 = trunc i32 %add_ln86" [conv_bckwd/main.cpp:89]   --->   Operation 540 'trunc' 'trunc_ln89_2' <Predicate = (select_ln85_4)> <Delay = 0.00>
ST_66 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%select_ln86_2 = select i1 %select_ln85_4, i7 %trunc_ln89_2, i7 %select_ln85_3" [conv_bckwd/main.cpp:86]   --->   Operation 541 'select' 'select_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%zext_ln89_2 = zext i7 %select_ln86_2" [conv_bckwd/main.cpp:89]   --->   Operation 542 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 543 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln89_1 = add i9 %zext_ln86, i9 %zext_ln89_2" [conv_bckwd/main.cpp:89]   --->   Operation 543 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 544 [1/1] (0.69ns)   --->   "%select_ln86_3 = select i1 %select_ln85_4, i32 %add_ln86, i32 %select_ln85" [conv_bckwd/main.cpp:86]   --->   Operation 544 'select' 'select_ln86_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 545 [2/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln87, i31 %trunc_ln50" [conv_bckwd/main.cpp:87]   --->   Operation 545 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 18> <Delay = 6.91>
ST_67 : Operation 546 [1/2] (6.91ns)   --->   "%mul_ln85 = mul i31 %select_ln85_1, i31 %empty_56" [conv_bckwd/main.cpp:85]   --->   Operation 546 'mul' 'mul_ln85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 547 [2/2] (6.91ns)   --->   "%p_mid153 = mul i31 %trunc_ln86_1, i31 %empty_55" [conv_bckwd/main.cpp:86]   --->   Operation 547 'mul' 'p_mid153' <Predicate = (select_ln85_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 548 [1/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln87, i31 %trunc_ln50" [conv_bckwd/main.cpp:87]   --->   Operation 548 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 19> <Delay = 6.91>
ST_68 : Operation 549 [1/2] (6.91ns)   --->   "%p_mid153 = mul i31 %trunc_ln86_1, i31 %empty_55" [conv_bckwd/main.cpp:86]   --->   Operation 549 'mul' 'p_mid153' <Predicate = (select_ln85_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 20> <Delay = 5.07>
ST_69 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_1)   --->   "%select_ln85_2 = select i1 %icmp_ln86, i31 0, i31 %empty_68" [conv_bckwd/main.cpp:85]   --->   Operation 550 'select' 'select_ln85_2' <Predicate = (!select_ln85_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 551 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln86_1 = select i1 %select_ln85_4, i31 %p_mid153, i31 %select_ln85_2" [conv_bckwd/main.cpp:86]   --->   Operation 551 'select' 'select_ln86_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i31 %mul_ln85, i31 %empty_71" [conv_bckwd/main.cpp:85]   --->   Operation 552 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_69 : Operation 553 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_72 = add i31 %tmp2, i31 %select_ln86_1" [conv_bckwd/main.cpp:85]   --->   Operation 553 'add' 'empty_72' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 70 <SV = 21> <Delay = 4.73>
ST_70 : Operation 554 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_11_VITIS_LOOP_86_12_VITIS_LOOP_87_13_str"   --->   Operation 554 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 555 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_12_VITIS_LOOP_87_13_str"   --->   Operation 555 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i9 %add_ln89_1" [conv_bckwd/main.cpp:89]   --->   Operation 556 'zext' 'zext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln89_1, i2 0" [conv_bckwd/main.cpp:89]   --->   Operation 557 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i11 %tmp_6" [conv_bckwd/main.cpp:89]   --->   Operation 558 'zext' 'zext_ln89_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 559 [1/1] (1.63ns)   --->   "%add_ln89_2 = add i30 %zext_ln89_4, i30 %zext_ln89_3" [conv_bckwd/main.cpp:89]   --->   Operation 559 'add' 'add_ln89_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 560 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [conv_bckwd/main.cpp:87]   --->   Operation 560 'specloopname' 'specloopname_ln87' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_72, i1 0" [conv_bckwd/main.cpp:85]   --->   Operation 561 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 562 [1/1] (2.55ns)   --->   "%empty_73 = add i32 %tmp_8, i32 %dw_read" [conv_bckwd/main.cpp:85]   --->   Operation 562 'add' 'empty_73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %cmp74387, void %._crit_edge356, void %.lr.ph355" [conv_bckwd/main.cpp:88]   --->   Operation 563 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_73, i32 1, i32 31" [conv_bckwd/main.cpp:88]   --->   Operation 564 'partselect' 'trunc_ln' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i31 %trunc_ln" [conv_bckwd/main.cpp:88]   --->   Operation 565 'sext' 'sext_ln88' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 566 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln88" [conv_bckwd/main.cpp:88]   --->   Operation 566 'getelementptr' 'gmem_addr_4' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln89_3 = trunc i32 %select_ln86" [conv_bckwd/main.cpp:89]   --->   Operation 567 'trunc' 'trunc_ln89_3' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i9 %trunc_ln89_3" [conv_bckwd/main.cpp:89]   --->   Operation 568 'zext' 'zext_ln89_5' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 569 [1/1] (1.54ns)   --->   "%add_ln89_3 = add i30 %add_ln89_2, i30 %zext_ln89_5" [conv_bckwd/main.cpp:89]   --->   Operation 569 'add' 'add_ln89_3' <Predicate = (cmp74387)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln89_4 = trunc i30 %add_ln89_3" [conv_bckwd/main.cpp:89]   --->   Operation 570 'trunc' 'trunc_ln89_4' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln89_5 = trunc i30 %add_ln89_3" [conv_bckwd/main.cpp:89]   --->   Operation 571 'trunc' 'trunc_ln89_5' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 572 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln89_5, i2 0" [conv_bckwd/main.cpp:89]   --->   Operation 572 'bitconcatenate' 'p_shl3_cast' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 573 [1/1] (1.54ns)   --->   "%add_ln89_4 = add i12 %p_shl3_cast, i12 %trunc_ln89_4" [conv_bckwd/main.cpp:89]   --->   Operation 573 'add' 'add_ln89_4' <Predicate = (cmp74387)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 22> <Delay = 7.30>
ST_71 : Operation 574 [7/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:88]   --->   Operation 574 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 23> <Delay = 7.30>
ST_72 : Operation 575 [6/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:88]   --->   Operation 575 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 24> <Delay = 7.30>
ST_73 : Operation 576 [5/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:88]   --->   Operation 576 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 25> <Delay = 7.30>
ST_74 : Operation 577 [4/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:88]   --->   Operation 577 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 26> <Delay = 7.30>
ST_75 : Operation 578 [3/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:88]   --->   Operation 578 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 27> <Delay = 7.30>
ST_76 : Operation 579 [2/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:88]   --->   Operation 579 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 28> <Delay = 7.30>
ST_77 : Operation 580 [1/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:88]   --->   Operation 580 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 581 [1/1] (1.58ns)   --->   "%br_ln88 = br void" [conv_bckwd/main.cpp:88]   --->   Operation 581 'br' 'br_ln88' <Predicate = true> <Delay = 1.58>

State 78 <SV = 29> <Delay = 2.52>
ST_78 : Operation 582 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln88, void %.split49, i31 0, void %.lr.ph355" [conv_bckwd/main.cpp:88]   --->   Operation 582 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 583 [1/1] (2.52ns)   --->   "%add_ln88 = add i31 %l_1, i31 1" [conv_bckwd/main.cpp:88]   --->   Operation 583 'add' 'add_ln88' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 584 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_bckwd/main.cpp:88]   --->   Operation 584 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 585 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 585 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 586 [1/1] (2.47ns)   --->   "%icmp_ln88 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_bckwd/main.cpp:88]   --->   Operation 586 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 587 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 587 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split49, void %._crit_edge356.loopexit" [conv_bckwd/main.cpp:88]   --->   Operation 588 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln89_6 = trunc i31 %l_1" [conv_bckwd/main.cpp:89]   --->   Operation 589 'trunc' 'trunc_ln89_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_78 : Operation 590 [1/1] (1.54ns)   --->   "%add_ln89_5 = add i12 %add_ln89_4, i12 %trunc_ln89_6" [conv_bckwd/main.cpp:89]   --->   Operation 590 'add' 'add_ln89_5' <Predicate = (!icmp_ln88)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 30> <Delay = 7.30>
ST_79 : Operation 591 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_4" [conv_bckwd/main.cpp:89]   --->   Operation 591 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 31> <Delay = 3.25>
ST_80 : Operation 592 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [conv_bckwd/main.cpp:88]   --->   Operation 592 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_80 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln89_6 = zext i12 %add_ln89_5" [conv_bckwd/main.cpp:89]   --->   Operation 593 'zext' 'zext_ln89_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_80 : Operation 594 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln89_6" [conv_bckwd/main.cpp:89]   --->   Operation 594 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_80 : Operation 595 [1/1] (3.25ns)   --->   "%store_ln89 = store i16 %gmem_addr_4_read, i12 %dwbuf_V_addr" [conv_bckwd/main.cpp:89]   --->   Operation 595 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_80 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 596 'br' 'br_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 81 <SV = 30> <Delay = 5.00>
ST_81 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge356"   --->   Operation 597 'br' 'br_ln0' <Predicate = (cmp74387)> <Delay = 0.00>
ST_81 : Operation 598 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %select_ln86, i32 1" [conv_bckwd/main.cpp:87]   --->   Operation 598 'add' 'add_ln87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 599 [1/1] (3.52ns)   --->   "%add_ln86_1 = add i64 %indvar_flatten55, i64 1" [conv_bckwd/main.cpp:86]   --->   Operation 599 'add' 'add_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 600 [1/1] (1.48ns)   --->   "%select_ln86_4 = select i1 %icmp_ln86, i64 1, i64 %add_ln86_1" [conv_bckwd/main.cpp:86]   --->   Operation 600 'select' 'select_ln86_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph370.preheader"   --->   Operation 601 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 82 <SV = 17> <Delay = 3.52>
ST_82 : Operation 602 [1/1] (0.00ns)   --->   "%indvar_flatten89 = phi i64 0, void %._crit_edge371, i64 %add_ln95_1, void %._crit_edge341" [conv_bckwd/main.cpp:95]   --->   Operation 602 'phi' 'indvar_flatten89' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 603 [1/1] (0.00ns)   --->   "%i_4 = phi i32 0, void %._crit_edge371, i32 %select_ln95_1, void %._crit_edge341" [conv_bckwd/main.cpp:95]   --->   Operation 603 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 604 [1/1] (0.00ns)   --->   "%j_4 = phi i32 0, void %._crit_edge371, i32 %add_ln96, void %._crit_edge341" [conv_bckwd/main.cpp:96]   --->   Operation 604 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 605 [1/1] (3.52ns)   --->   "%add_ln95_1 = add i64 %indvar_flatten89, i64 1" [conv_bckwd/main.cpp:95]   --->   Operation 605 'add' 'add_ln95_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 606 [1/1] (2.77ns)   --->   "%icmp_ln95 = icmp_eq  i64 %indvar_flatten89, i64 %bound" [conv_bckwd/main.cpp:95]   --->   Operation 606 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %._crit_edge346.loopexit, void %._crit_edge351.loopexit" [conv_bckwd/main.cpp:95]   --->   Operation 607 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 608 [1/1] (2.55ns)   --->   "%add_ln95 = add i32 %i_4, i32 1" [conv_bckwd/main.cpp:95]   --->   Operation 608 'add' 'add_ln95' <Predicate = (!icmp_ln95)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 609 [1/1] (2.47ns)   --->   "%icmp_ln96 = icmp_eq  i32 %j_4, i32 %H_read" [conv_bckwd/main.cpp:96]   --->   Operation 609 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln95)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 610 [1/1] (0.69ns)   --->   "%select_ln95 = select i1 %icmp_ln96, i32 0, i32 %j_4" [conv_bckwd/main.cpp:95]   --->   Operation 610 'select' 'select_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 611 [1/1] (0.69ns)   --->   "%select_ln95_1 = select i1 %icmp_ln96, i32 %add_ln95, i32 %i_4" [conv_bckwd/main.cpp:95]   --->   Operation 611 'select' 'select_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i32 %select_ln95_1" [conv_bckwd/main.cpp:95]   --->   Operation 612 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_82 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i32 %select_ln95_1" [conv_bckwd/main.cpp:95]   --->   Operation 613 'trunc' 'trunc_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_82 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %select_ln95" [conv_bckwd/main.cpp:96]   --->   Operation 614 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_82 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln50, void %._crit_edge301, void %.lr.ph335" [conv_bckwd/main.cpp:104]   --->   Operation 615 'br' 'br_ln104' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 83 <SV = 18> <Delay = 6.91>
ST_83 : Operation 616 [2/2] (6.91ns)   --->   "%mul_ln95 = mul i31 %trunc_ln95, i31 %empty_48" [conv_bckwd/main.cpp:95]   --->   Operation 616 'mul' 'mul_ln95' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 617 [2/2] (6.91ns)   --->   "%empty_76 = mul i31 %trunc_ln96, i31 %trunc_ln40" [conv_bckwd/main.cpp:96]   --->   Operation 617 'mul' 'empty_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 19> <Delay = 6.91>
ST_84 : Operation 618 [1/2] (6.91ns)   --->   "%mul_ln95 = mul i31 %trunc_ln95, i31 %empty_48" [conv_bckwd/main.cpp:95]   --->   Operation 618 'mul' 'mul_ln95' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 619 [1/2] (6.91ns)   --->   "%empty_76 = mul i31 %trunc_ln96, i31 %trunc_ln40" [conv_bckwd/main.cpp:96]   --->   Operation 619 'mul' 'empty_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 20> <Delay = 5.07>
ST_85 : Operation 620 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_95_15_VITIS_LOOP_96_16_str"   --->   Operation 620 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i4 %trunc_ln95_1" [conv_bckwd/main.cpp:98]   --->   Operation 621 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 622 [1/1] (4.17ns)   --->   "%mul_ln98 = mul i11 %zext_ln98, i11 100" [conv_bckwd/main.cpp:98]   --->   Operation 622 'mul' 'mul_ln98' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i11 %mul_ln98" [conv_bckwd/main.cpp:96]   --->   Operation 623 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 624 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_bckwd/main.cpp:96]   --->   Operation 624 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 625 [1/1] (2.52ns)   --->   "%empty_77 = add i31 %empty_76, i31 %mul_ln95" [conv_bckwd/main.cpp:96]   --->   Operation 625 'add' 'empty_77' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_77, i1 0" [conv_bckwd/main.cpp:96]   --->   Operation 626 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 627 [1/1] (2.55ns)   --->   "%empty_78 = add i32 %tmp_10, i32 %dx_read" [conv_bckwd/main.cpp:96]   --->   Operation 627 'add' 'empty_78' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %cmp56407, void %._crit_edge341, void %.lr.ph340" [conv_bckwd/main.cpp:97]   --->   Operation 628 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_78, i32 1, i32 31" [conv_bckwd/main.cpp:97]   --->   Operation 629 'partselect' 'trunc_ln2' <Predicate = (cmp56407)> <Delay = 0.00>
ST_85 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i31 %trunc_ln2" [conv_bckwd/main.cpp:97]   --->   Operation 630 'sext' 'sext_ln97' <Predicate = (cmp56407)> <Delay = 0.00>
ST_85 : Operation 631 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %sext_ln97" [conv_bckwd/main.cpp:97]   --->   Operation 631 'getelementptr' 'gmem_addr_5' <Predicate = (cmp56407)> <Delay = 0.00>

State 86 <SV = 21> <Delay = 7.30>
ST_86 : Operation 632 [7/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:97]   --->   Operation 632 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 22> <Delay = 7.30>
ST_87 : Operation 633 [6/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:97]   --->   Operation 633 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 23> <Delay = 7.30>
ST_88 : Operation 634 [5/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:97]   --->   Operation 634 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 24> <Delay = 7.30>
ST_89 : Operation 635 [4/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:97]   --->   Operation 635 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %select_ln95" [conv_bckwd/main.cpp:98]   --->   Operation 636 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i10 %trunc_ln98" [conv_bckwd/main.cpp:98]   --->   Operation 637 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 638 [1/1] (2.25ns) (grouped into DSP with root node mul_ln97)   --->   "%add_ln98 = add i12 %zext_ln96, i12 %zext_ln98_1" [conv_bckwd/main.cpp:98]   --->   Operation 638 'add' 'add_ln98' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 639 [1/1] (0.00ns) (grouped into DSP with root node mul_ln97)   --->   "%zext_ln97 = zext i12 %add_ln98" [conv_bckwd/main.cpp:97]   --->   Operation 639 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 640 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln97 = mul i17 %zext_ln97, i17 100" [conv_bckwd/main.cpp:97]   --->   Operation 640 'mul' 'mul_ln97' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 25> <Delay = 7.30>
ST_90 : Operation 641 [3/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:97]   --->   Operation 641 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 642 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln97 = mul i17 %zext_ln97, i17 100" [conv_bckwd/main.cpp:97]   --->   Operation 642 'mul' 'mul_ln97' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 26> <Delay = 7.30>
ST_91 : Operation 643 [2/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:97]   --->   Operation 643 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 644 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln97 = mul i17 %zext_ln97, i17 100" [conv_bckwd/main.cpp:97]   --->   Operation 644 'mul' 'mul_ln97' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 92 <SV = 27> <Delay = 7.30>
ST_92 : Operation 645 [1/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:97]   --->   Operation 645 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 646 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln97 = mul i17 %zext_ln97, i17 100" [conv_bckwd/main.cpp:97]   --->   Operation 646 'mul' 'mul_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 647 [1/1] (1.58ns)   --->   "%br_ln97 = br void" [conv_bckwd/main.cpp:97]   --->   Operation 647 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 93 <SV = 28> <Delay = 2.52>
ST_93 : Operation 648 [1/1] (0.00ns)   --->   "%k_4 = phi i31 %add_ln97, void %.split43, i31 0, void %.lr.ph340" [conv_bckwd/main.cpp:97]   --->   Operation 648 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 649 [1/1] (2.52ns)   --->   "%add_ln97 = add i31 %k_4, i31 1" [conv_bckwd/main.cpp:97]   --->   Operation 649 'add' 'add_ln97' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 650 [1/1] (0.00ns)   --->   "%k_4_cast = zext i31 %k_4" [conv_bckwd/main.cpp:97]   --->   Operation 650 'zext' 'k_4_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 651 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 651 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 652 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i32 %k_4_cast, i32 %W_read" [conv_bckwd/main.cpp:97]   --->   Operation 652 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 653 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 653 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split43, void %._crit_edge341.loopexit" [conv_bckwd/main.cpp:97]   --->   Operation 654 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i31 %k_4" [conv_bckwd/main.cpp:98]   --->   Operation 655 'trunc' 'trunc_ln98_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_93 : Operation 656 [1/1] (2.10ns)   --->   "%add_ln98_1 = add i17 %mul_ln97, i17 %trunc_ln98_1" [conv_bckwd/main.cpp:98]   --->   Operation 656 'add' 'add_ln98_1' <Predicate = (!icmp_ln97)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 29> <Delay = 7.30>
ST_94 : Operation 657 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_5" [conv_bckwd/main.cpp:98]   --->   Operation 657 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln97)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 30> <Delay = 3.25>
ST_95 : Operation 658 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_bckwd/main.cpp:97]   --->   Operation 658 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_95 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i17 %add_ln98_1" [conv_bckwd/main.cpp:98]   --->   Operation 659 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_95 : Operation 660 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln98_2" [conv_bckwd/main.cpp:98]   --->   Operation 660 'getelementptr' 'dxbuf_V_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_95 : Operation 661 [1/1] (3.25ns)   --->   "%store_ln98 = store i16 %gmem_addr_5_read, i17 %dxbuf_V_addr" [conv_bckwd/main.cpp:98]   --->   Operation 661 'store' 'store_ln98' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_95 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 662 'br' 'br_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 96 <SV = 29> <Delay = 2.55>
ST_96 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge341"   --->   Operation 663 'br' 'br_ln0' <Predicate = (cmp56407)> <Delay = 0.00>
ST_96 : Operation 664 [1/1] (2.55ns)   --->   "%add_ln96 = add i32 %select_ln95, i32 1" [conv_bckwd/main.cpp:96]   --->   Operation 664 'add' 'add_ln96' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 665 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 665 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 97 <SV = 18> <Delay = 7.30>
ST_97 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %F_read" [conv_bckwd/main.cpp:104]   --->   Operation 666 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_bckwd/main.cpp:104]   --->   Operation 667 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i31 %trunc_ln1" [conv_bckwd/main.cpp:104]   --->   Operation 668 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 669 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln104" [conv_bckwd/main.cpp:104]   --->   Operation 669 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 670 [1/1] (7.30ns)   --->   "%empty_79 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_bckwd/main.cpp:104]   --->   Operation 670 'writereq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 671 [1/1] (1.58ns)   --->   "%br_ln104 = br void" [conv_bckwd/main.cpp:104]   --->   Operation 671 'br' 'br_ln104' <Predicate = true> <Delay = 1.58>

State 98 <SV = 19> <Delay = 2.52>
ST_98 : Operation 672 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln104, void %.split41, i31 0, void %.lr.ph335" [conv_bckwd/main.cpp:104]   --->   Operation 672 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 673 [1/1] (2.52ns)   --->   "%add_ln104 = add i31 %i_5, i31 1" [conv_bckwd/main.cpp:104]   --->   Operation 673 'add' 'add_ln104' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 674 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 674 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 675 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_eq  i31 %i_5, i31 %trunc_ln104" [conv_bckwd/main.cpp:104]   --->   Operation 675 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 676 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 676 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split41, void %.lr.ph330" [conv_bckwd/main.cpp:104]   --->   Operation 677 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i31 %i_5" [conv_bckwd/main.cpp:105]   --->   Operation 678 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_98 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i4 %trunc_ln105" [conv_bckwd/main.cpp:105]   --->   Operation 679 'zext' 'zext_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_98 : Operation 680 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln105" [conv_bckwd/main.cpp:105]   --->   Operation 680 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_98 : Operation 681 [2/2] (2.32ns)   --->   "%dbbuf_V_load = load i4 %dbbuf_V_addr" [conv_bckwd/main.cpp:105]   --->   Operation 681 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 99 <SV = 20> <Delay = 2.32>
ST_99 : Operation 682 [1/2] (2.32ns)   --->   "%dbbuf_V_load = load i4 %dbbuf_V_addr" [conv_bckwd/main.cpp:105]   --->   Operation 682 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 100 <SV = 21> <Delay = 7.30>
ST_100 : Operation 683 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_bckwd/main.cpp:104]   --->   Operation 683 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_100 : Operation 684 [1/1] (7.30ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dbbuf_V_load, i2 3" [conv_bckwd/main.cpp:105]   --->   Operation 684 'write' 'write_ln105' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 685 'br' 'br_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 101 <SV = 20> <Delay = 7.30>
ST_101 : Operation 686 [5/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:110]   --->   Operation 686 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 687 [1/1] (2.47ns)   --->   "%cmp231317 = icmp_sgt  i32 %add100645, i32 0" [conv_bckwd/main.cpp:63]   --->   Operation 687 'icmp' 'cmp231317' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 688 [1/1] (2.47ns)   --->   "%icmp_ln111 = icmp_ne  i32 %add_ln62, i32 %FH_read" [conv_bckwd/main.cpp:111]   --->   Operation 688 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %FH_read" [conv_bckwd/main.cpp:110]   --->   Operation 689 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i32 %FW_read" [conv_bckwd/main.cpp:110]   --->   Operation 690 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 691 [2/2] (6.91ns)   --->   "%mul_ln110 = mul i64 %zext_ln110, i64 %zext_ln110_1" [conv_bckwd/main.cpp:110]   --->   Operation 691 'mul' 'mul_ln110' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 21> <Delay = 7.30>
ST_102 : Operation 692 [4/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:110]   --->   Operation 692 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 693 [1/2] (6.91ns)   --->   "%mul_ln110 = mul i64 %zext_ln110, i64 %zext_ln110_1" [conv_bckwd/main.cpp:110]   --->   Operation 693 'mul' 'mul_ln110' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 22> <Delay = 7.30>
ST_103 : Operation 694 [3/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:110]   --->   Operation 694 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i32 %C_read" [conv_bckwd/main.cpp:110]   --->   Operation 695 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i64 %mul_ln110" [conv_bckwd/main.cpp:110]   --->   Operation 696 'zext' 'zext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 697 [5/5] (6.97ns)   --->   "%mul_ln110_1 = mul i96 %zext_ln110_2, i96 %zext_ln110_3" [conv_bckwd/main.cpp:110]   --->   Operation 697 'mul' 'mul_ln110_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 23> <Delay = 7.30>
ST_104 : Operation 698 [2/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:110]   --->   Operation 698 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 699 [4/5] (6.97ns)   --->   "%mul_ln110_1 = mul i96 %zext_ln110_2, i96 %zext_ln110_3" [conv_bckwd/main.cpp:110]   --->   Operation 699 'mul' 'mul_ln110_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 24> <Delay = 7.30>
ST_105 : Operation 700 [1/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:110]   --->   Operation 700 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 701 [3/5] (6.97ns)   --->   "%mul_ln110_1 = mul i96 %zext_ln110_2, i96 %zext_ln110_3" [conv_bckwd/main.cpp:110]   --->   Operation 701 'mul' 'mul_ln110_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 25> <Delay = 6.97>
ST_106 : Operation 702 [2/5] (6.97ns)   --->   "%mul_ln110_1 = mul i96 %zext_ln110_2, i96 %zext_ln110_3" [conv_bckwd/main.cpp:110]   --->   Operation 702 'mul' 'mul_ln110_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 26> <Delay = 6.97>
ST_107 : Operation 703 [1/1] (2.47ns)   --->   "%cmp229322 = icmp_sgt  i32 %outH, i32 0" [conv_bckwd/main.cpp:62]   --->   Operation 703 'icmp' 'cmp229322' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 704 [1/1] (2.55ns)   --->   "%add_ln110 = add i32 %W_read, i32 1" [conv_bckwd/main.cpp:110]   --->   Operation 704 'add' 'add_ln110' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 705 [1/1] (2.55ns)   --->   "%sub_ln110 = sub i32 %add_ln110, i32 %FW_read" [conv_bckwd/main.cpp:110]   --->   Operation 705 'sub' 'sub_ln110' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i32 %FH_read" [conv_bckwd/main.cpp:110]   --->   Operation 706 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 707 [1/1] (0.69ns)   --->   "%select_ln111 = select i1 %icmp_ln111, i32 %outH, i32 1" [conv_bckwd/main.cpp:111]   --->   Operation 707 'select' 'select_ln111' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 708 [1/1] (2.47ns)   --->   "%icmp_ln112 = icmp_ne  i32 %add_ln110, i32 %FW_read" [conv_bckwd/main.cpp:112]   --->   Operation 708 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 709 [1/1] (0.69ns)   --->   "%select_ln112 = select i1 %icmp_ln112, i32 %sub_ln110, i32 1" [conv_bckwd/main.cpp:112]   --->   Operation 709 'select' 'select_ln112' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 710 [1/5] (6.97ns)   --->   "%mul_ln110_1 = mul i96 %zext_ln110_2, i96 %zext_ln110_3" [conv_bckwd/main.cpp:110]   --->   Operation 710 'mul' 'mul_ln110_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 711 [1/1] (2.47ns)   --->   "%icmp_ln115 = icmp_eq  i32 %FW_read, i32 0" [conv_bckwd/main.cpp:115]   --->   Operation 711 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 712 [1/1] (1.58ns)   --->   "%br_ln110 = br void" [conv_bckwd/main.cpp:110]   --->   Operation 712 'br' 'br_ln110' <Predicate = true> <Delay = 1.58>

State 108 <SV = 27> <Delay = 6.91>
ST_108 : Operation 713 [1/1] (0.00ns)   --->   "%f = phi i31 %add_ln110_1, void %._crit_edge326, i31 0, void %.lr.ph330" [conv_bckwd/main.cpp:110]   --->   Operation 713 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 714 [1/1] (2.52ns)   --->   "%add_ln110_1 = add i31 %f, i31 1" [conv_bckwd/main.cpp:110]   --->   Operation 714 'add' 'add_ln110_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 715 [1/1] (2.47ns)   --->   "%icmp_ln110 = icmp_eq  i31 %f, i31 %trunc_ln104" [conv_bckwd/main.cpp:110]   --->   Operation 715 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 716 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 716 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %.split39, void %.lr.ph300" [conv_bckwd/main.cpp:110]   --->   Operation 717 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 718 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_bckwd/main.cpp:110]   --->   Operation 718 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 719 [1/1] (0.00ns)   --->   "%empty_83 = trunc i31 %f" [conv_bckwd/main.cpp:110]   --->   Operation 719 'trunc' 'empty_83' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 720 [1/1] (0.00ns)   --->   "%f_cast_cast = zext i4 %empty_83" [conv_bckwd/main.cpp:110]   --->   Operation 720 'zext' 'f_cast_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i4 %empty_83"   --->   Operation 721 'zext' 'zext_ln1118' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_83, i3 0"   --->   Operation 722 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i7 %tmp_11"   --->   Operation 723 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_83, i1 0"   --->   Operation 724 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %tmp_12"   --->   Operation 725 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 726 [1/1] (1.87ns)   --->   "%add_ln1118_2 = add i8 %zext_ln1118_1, i8 %zext_ln1118_2"   --->   Operation 726 'add' 'add_ln1118_2' <Predicate = (!icmp_ln110)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 727 [1/1] (0.00ns)   --->   "%add_ln1118_2_cast = zext i8 %add_ln1118_2"   --->   Operation 727 'zext' 'add_ln1118_2_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 728 [1/1] (4.17ns)   --->   "%empty_84 = mul i11 %zext_ln1118, i11 100"   --->   Operation 728 'mul' 'empty_84' <Predicate = (!icmp_ln110)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 729 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_84"   --->   Operation 729 'zext' 'p_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 730 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_1 = getelementptr i16 %dbbuf_V, i32 0, i32 %f_cast_cast" [conv_bckwd/main.cpp:110]   --->   Operation 730 'getelementptr' 'dbbuf_V_addr_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 731 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %cmp229322, void %._crit_edge326, void %.lr.ph325.preheader" [conv_bckwd/main.cpp:111]   --->   Operation 731 'br' 'br_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_108 : Operation 732 [1/1] (1.58ns)   --->   "%br_ln111 = br void %.lr.ph325" [conv_bckwd/main.cpp:111]   --->   Operation 732 'br' 'br_ln111' <Predicate = (!icmp_ln110 & cmp229322)> <Delay = 1.58>
ST_108 : Operation 733 [2/2] (6.91ns)   --->   "%bound121 = mul i64 %cast, i64 %zext_ln110" [conv_bckwd/main.cpp:110]   --->   Operation 733 'mul' 'bound121' <Predicate = (icmp_ln110)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 28> <Delay = 3.30>
ST_109 : Operation 734 [1/1] (0.00ns)   --->   "%h = phi i32 %add_ln111, void %._crit_edge321, i32 0, void %.lr.ph325.preheader" [conv_bckwd/main.cpp:111]   --->   Operation 734 'phi' 'h' <Predicate = (cmp229322)> <Delay = 0.00>
ST_109 : Operation 735 [1/1] (2.55ns)   --->   "%add_ln111 = add i32 %h, i32 1" [conv_bckwd/main.cpp:111]   --->   Operation 735 'add' 'add_ln111' <Predicate = (cmp229322)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 736 [1/1] (2.47ns)   --->   "%icmp_ln111_1 = icmp_eq  i32 %h, i32 %select_ln111" [conv_bckwd/main.cpp:111]   --->   Operation 736 'icmp' 'icmp_ln111_1' <Predicate = (cmp229322)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 737 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111_1, void %.split35, void %._crit_edge326.loopexit" [conv_bckwd/main.cpp:111]   --->   Operation 737 'br' 'br_ln111' <Predicate = (cmp229322)> <Delay = 0.00>
ST_109 : Operation 738 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [conv_bckwd/main.cpp:111]   --->   Operation 738 'specloopname' 'specloopname_ln111' <Predicate = (cmp229322 & !icmp_ln111_1)> <Delay = 0.00>
ST_109 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %cmp231317, void %._crit_edge321, void %.lr.ph320" [conv_bckwd/main.cpp:112]   --->   Operation 739 'br' 'br_ln112' <Predicate = (cmp229322 & !icmp_ln111_1)> <Delay = 0.00>
ST_109 : Operation 740 [1/1] (0.00ns)   --->   "%empty_85 = trunc i32 %h" [conv_bckwd/main.cpp:111]   --->   Operation 740 'trunc' 'empty_85' <Predicate = (cmp229322 & !icmp_ln111_1 & cmp231317)> <Delay = 0.00>
ST_109 : Operation 741 [1/1] (0.00ns)   --->   "%h_cast_cast221 = zext i10 %empty_85" [conv_bckwd/main.cpp:111]   --->   Operation 741 'zext' 'h_cast_cast221' <Predicate = (cmp229322 & !icmp_ln111_1 & cmp231317)> <Delay = 0.00>
ST_109 : Operation 742 [1/1] (2.25ns) (grouped into DSP with root node mul_ln112)   --->   "%empty_86 = add i12 %p_cast, i12 %h_cast_cast221"   --->   Operation 742 'add' 'empty_86' <Predicate = (cmp229322 & !icmp_ln111_1 & cmp231317)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 743 [1/1] (0.00ns) (grouped into DSP with root node mul_ln112)   --->   "%zext_ln112 = zext i12 %empty_86" [conv_bckwd/main.cpp:112]   --->   Operation 743 'zext' 'zext_ln112' <Predicate = (cmp229322 & !icmp_ln111_1 & cmp231317)> <Delay = 0.00>
ST_109 : Operation 744 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln112 = mul i17 %zext_ln112, i17 100" [conv_bckwd/main.cpp:112]   --->   Operation 744 'mul' 'mul_ln112' <Predicate = (cmp229322 & !icmp_ln111_1 & cmp231317)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 745 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge326"   --->   Operation 745 'br' 'br_ln0' <Predicate = (cmp229322 & icmp_ln111_1)> <Delay = 0.00>
ST_109 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 746 'br' 'br_ln0' <Predicate = (icmp_ln111_1) | (!cmp229322)> <Delay = 0.00>

State 110 <SV = 29> <Delay = 1.05>
ST_110 : Operation 747 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln112 = mul i17 %zext_ln112, i17 100" [conv_bckwd/main.cpp:112]   --->   Operation 747 'mul' 'mul_ln112' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 30> <Delay = 2.32>
ST_111 : Operation 748 [2/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i4 %dbbuf_V_addr_1"   --->   Operation 748 'load' 'dbbuf_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_111 : Operation 749 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln112 = mul i17 %zext_ln112, i17 100" [conv_bckwd/main.cpp:112]   --->   Operation 749 'mul' 'mul_ln112' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 31> <Delay = 2.32>
ST_112 : Operation 750 [1/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i4 %dbbuf_V_addr_1"   --->   Operation 750 'load' 'dbbuf_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_112 : Operation 751 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln112 = mul i17 %zext_ln112, i17 100" [conv_bckwd/main.cpp:112]   --->   Operation 751 'mul' 'mul_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 752 [1/1] (1.58ns)   --->   "%br_ln112 = br void" [conv_bckwd/main.cpp:112]   --->   Operation 752 'br' 'br_ln112' <Predicate = true> <Delay = 1.58>

State 113 <SV = 32> <Delay = 5.36>
ST_113 : Operation 753 [1/1] (0.00ns)   --->   "%w_1 = phi i32 %add_ln112, void %._crit_edge316.loopexit, i32 0, void %.lr.ph320" [conv_bckwd/main.cpp:112]   --->   Operation 753 'phi' 'w_1' <Predicate = (cmp231317)> <Delay = 0.00>
ST_113 : Operation 754 [1/1] (0.00ns)   --->   "%empty_87 = phi i16 %add_ln703, void %._crit_edge316.loopexit, i16 %dbbuf_V_load_1, void %.lr.ph320"   --->   Operation 754 'phi' 'empty_87' <Predicate = (cmp231317)> <Delay = 0.00>
ST_113 : Operation 755 [1/1] (2.55ns)   --->   "%add_ln112 = add i32 %w_1, i32 1" [conv_bckwd/main.cpp:112]   --->   Operation 755 'add' 'add_ln112' <Predicate = (cmp231317)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 756 [1/1] (2.47ns)   --->   "%icmp_ln112_1 = icmp_eq  i32 %w_1, i32 %select_ln112" [conv_bckwd/main.cpp:112]   --->   Operation 756 'icmp' 'icmp_ln112_1' <Predicate = (cmp231317)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %.split32, void %._crit_edge321.loopexit" [conv_bckwd/main.cpp:112]   --->   Operation 757 'br' 'br_ln112' <Predicate = (cmp231317)> <Delay = 0.00>
ST_113 : Operation 758 [1/1] (0.00ns)   --->   "%empty_88 = trunc i32 %w_1" [conv_bckwd/main.cpp:112]   --->   Operation 758 'trunc' 'empty_88' <Predicate = (cmp231317 & !icmp_ln112_1)> <Delay = 0.00>
ST_113 : Operation 759 [1/1] (2.10ns)   --->   "%empty_89 = add i17 %mul_ln112, i17 %empty_88" [conv_bckwd/main.cpp:112]   --->   Operation 759 'add' 'empty_89' <Predicate = (cmp231317 & !icmp_ln112_1)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 760 [1/1] (0.00ns)   --->   "%p_cast243 = zext i17 %empty_89" [conv_bckwd/main.cpp:112]   --->   Operation 760 'zext' 'p_cast243' <Predicate = (cmp231317 & !icmp_ln112_1)> <Delay = 0.00>
ST_113 : Operation 761 [1/1] (0.00ns)   --->   "%dybuf_V_addr_1 = getelementptr i16 %dybuf_V, i32 0, i32 %p_cast243" [conv_bckwd/main.cpp:112]   --->   Operation 761 'getelementptr' 'dybuf_V_addr_1' <Predicate = (cmp231317 & !icmp_ln112_1)> <Delay = 0.00>
ST_113 : Operation 762 [2/2] (3.25ns)   --->   "%r_V = load i17 %dybuf_V_addr_1" [conv_bckwd/main.cpp:112]   --->   Operation 762 'load' 'r_V' <Predicate = (cmp231317 & !icmp_ln112_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_113 : Operation 763 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 763 'store' 'store_ln0' <Predicate = (cmp231317 & !icmp_ln112_1)> <Delay = 1.58>
ST_113 : Operation 764 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 764 'store' 'store_ln0' <Predicate = (cmp231317 & !icmp_ln112_1)> <Delay = 1.58>
ST_113 : Operation 765 [1/1] (2.32ns)   --->   "%store_ln703 = store i16 %empty_87, i4 %dbbuf_V_addr_1"   --->   Operation 765 'store' 'store_ln703' <Predicate = (cmp231317 & icmp_ln112_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_113 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln111 = br void %._crit_edge321" [conv_bckwd/main.cpp:111]   --->   Operation 766 'br' 'br_ln111' <Predicate = (cmp231317 & icmp_ln112_1)> <Delay = 0.00>
ST_113 : Operation 767 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph325"   --->   Operation 767 'br' 'br_ln0' <Predicate = (icmp_ln112_1) | (!cmp231317)> <Delay = 0.00>

State 114 <SV = 33> <Delay = 3.25>
ST_114 : Operation 768 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_bckwd/main.cpp:112]   --->   Operation 768 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 769 [1/2] (3.25ns)   --->   "%r_V = load i17 %dybuf_V_addr_1" [conv_bckwd/main.cpp:112]   --->   Operation 769 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_114 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 770 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 771 [1/1] (1.58ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91" [conv_bckwd/main.cpp:113]   --->   Operation 771 'br' 'br_ln113' <Predicate = true> <Delay = 1.58>

State 115 <SV = 34> <Delay = 4.52>
ST_115 : Operation 772 [1/1] (0.00ns)   --->   "%indvar_flatten116 = phi i96 0, void %.split32, i96 %add_ln113_1, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:113]   --->   Operation 772 'phi' 'indvar_flatten116' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 773 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %.split32, i32 %select_ln113_1, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:113]   --->   Operation 773 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 774 [1/1] (0.00ns)   --->   "%indvar_flatten96 = phi i64 0, void %.split32, i64 %select_ln114_4, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:114]   --->   Operation 774 'phi' 'indvar_flatten96' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 775 [1/1] (4.43ns)   --->   "%add_ln113_1 = add i96 %indvar_flatten116, i96 1" [conv_bckwd/main.cpp:113]   --->   Operation 775 'add' 'add_ln113_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 776 [1/1] (3.12ns)   --->   "%icmp_ln113 = icmp_eq  i96 %indvar_flatten116, i96 %mul_ln110_1" [conv_bckwd/main.cpp:113]   --->   Operation 776 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %._crit_edge311.loopexit, void %._crit_edge316.loopexit" [conv_bckwd/main.cpp:113]   --->   Operation 777 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 778 [1/1] (2.55ns)   --->   "%add_ln113 = add i32 %c, i32 1" [conv_bckwd/main.cpp:113]   --->   Operation 778 'add' 'add_ln113' <Predicate = (!icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 779 [1/1] (2.77ns)   --->   "%icmp_ln114 = icmp_eq  i64 %indvar_flatten96, i64 %mul_ln110" [conv_bckwd/main.cpp:114]   --->   Operation 779 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln113)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 780 [1/1] (0.69ns)   --->   "%select_ln113_1 = select i1 %icmp_ln114, i32 %add_ln113, i32 %c" [conv_bckwd/main.cpp:113]   --->   Operation 780 'select' 'select_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %select_ln113_1" [conv_bckwd/main.cpp:113]   --->   Operation 781 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_115 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i7 %trunc_ln113"   --->   Operation 782 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_115 : Operation 783 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118_6)   --->   "%mul_ln1118 = mul i14 %zext_ln1118_4, i14 100"   --->   Operation 783 'mul' 'mul_ln1118' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 784 [1/1] (3.52ns)   --->   "%add_ln114_1 = add i64 %indvar_flatten96, i64 1" [conv_bckwd/main.cpp:114]   --->   Operation 784 'add' 'add_ln114_1' <Predicate = (!icmp_ln113)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 35> <Delay = 1.48>
ST_116 : Operation 785 [1/1] (0.00ns)   --->   "%fh = phi i32 0, void %.split32, i32 %select_ln114_3, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:114]   --->   Operation 785 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 786 [1/1] (0.00ns)   --->   "%empty_90 = trunc i32 %fh" [conv_bckwd/main.cpp:114]   --->   Operation 786 'trunc' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 787 [1/1] (0.69ns)   --->   "%select_ln113 = select i1 %icmp_ln114, i32 0, i32 %fh" [conv_bckwd/main.cpp:113]   --->   Operation 787 'select' 'select_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 788 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118_6)   --->   "%mul_ln1118 = mul i14 %zext_ln1118_4, i14 100"   --->   Operation 788 'mul' 'mul_ln1118' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 789 [1/1] (1.48ns)   --->   "%select_ln114_4 = select i1 %icmp_ln114, i64 1, i64 %add_ln114_1" [conv_bckwd/main.cpp:114]   --->   Operation 789 'select' 'select_ln114_4' <Predicate = (!icmp_ln113)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 117 <SV = 36> <Delay = 7.07>
ST_117 : Operation 790 [1/1] (0.00ns)   --->   "%fw = phi i32 0, void %.split32, i32 %add_ln115, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:115]   --->   Operation 790 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 791 [1/1] (1.73ns)   --->   "%add_ln1118 = add i10 %empty_90, i10 %empty_85"   --->   Operation 791 'add' 'add_ln1118' <Predicate = (!icmp_ln114)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 792 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 792 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i7 %trunc_ln113"   --->   Operation 793 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 794 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118_6)   --->   "%mul_ln1118 = mul i14 %zext_ln1118_4, i14 100"   --->   Operation 794 'mul' 'mul_ln1118' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 795 [1/1] (1.91ns)   --->   "%add_ln1118_3 = add i9 %add_ln1118_2_cast, i9 %zext_ln1118_3"   --->   Operation 795 'add' 'add_ln1118_3' <Predicate = (!icmp_ln113)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i9 %add_ln1118_3"   --->   Operation 796 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln1118_3, i2 0"   --->   Operation 797 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i11 %tmp_18"   --->   Operation 798 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 799 [1/1] (1.63ns)   --->   "%add_ln1118_4 = add i30 %zext_ln1118_6, i30 %zext_ln1118_5"   --->   Operation 799 'add' 'add_ln1118_4' <Predicate = (!icmp_ln113)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln727)   --->   "%select_ln113_2 = select i1 %icmp_ln114, i10 0, i10 %empty_90" [conv_bckwd/main.cpp:113]   --->   Operation 800 'select' 'select_ln113_2' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln114_2)   --->   "%select_ln113_3 = select i1 %icmp_ln114, i10 %empty_85, i10 %add_ln1118" [conv_bckwd/main.cpp:113]   --->   Operation 801 'select' 'select_ln113_3' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 802 [1/1] (2.47ns)   --->   "%icmp_ln115_1 = icmp_eq  i32 %fw, i32 %FW_read" [conv_bckwd/main.cpp:115]   --->   Operation 802 'icmp' 'icmp_ln115_1' <Predicate = (!icmp_ln113 & !icmp_ln114)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 803 [1/1] (0.99ns)   --->   "%select_ln113_4 = select i1 %icmp_ln114, i1 %icmp_ln115, i1 %icmp_ln115_1" [conv_bckwd/main.cpp:113]   --->   Operation 803 'select' 'select_ln113_4' <Predicate = (!icmp_ln113)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 804 [1/1] (2.55ns)   --->   "%add_ln114 = add i32 %select_ln113, i32 1" [conv_bckwd/main.cpp:114]   --->   Operation 804 'add' 'add_ln114' <Predicate = (!icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 805 [1/1] (0.00ns)   --->   "%empty_91 = trunc i32 %add_ln114" [conv_bckwd/main.cpp:114]   --->   Operation 805 'trunc' 'empty_91' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node add_ln727)   --->   "%select_ln114_1 = select i1 %select_ln113_4, i10 %empty_91, i10 %select_ln113_2" [conv_bckwd/main.cpp:114]   --->   Operation 806 'select' 'select_ln114_1' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node add_ln727)   --->   "%zext_ln727 = zext i10 %select_ln114_1"   --->   Operation 807 'zext' 'zext_ln727' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 808 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln727 = add i30 %add_ln1118_4, i30 %zext_ln727"   --->   Operation 808 'add' 'add_ln727' <Predicate = (!icmp_ln113)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i30 %add_ln727"   --->   Operation 809 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i30 %add_ln727"   --->   Operation 810 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 811 [1/1] (1.73ns)   --->   "%add_ln1118_5 = add i10 %empty_91, i10 %empty_85"   --->   Operation 811 'add' 'add_ln1118_5' <Predicate = (!icmp_ln113)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 812 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln114_2 = select i1 %select_ln113_4, i10 %add_ln1118_5, i10 %select_ln113_3" [conv_bckwd/main.cpp:114]   --->   Operation 812 'select' 'select_ln114_2' <Predicate = (!icmp_ln113)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i10 %select_ln114_2"   --->   Operation 813 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i10 %select_ln114_2"   --->   Operation 814 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 815 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118_6 = add i14 %mul_ln1118, i14 %zext_ln1118_8"   --->   Operation 815 'add' 'add_ln1118_6' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 816 [1/1] (1.54ns)   --->   "%add_ln1118_7 = add i30 %add_ln1118_4, i30 %zext_ln1118_7"   --->   Operation 816 'add' 'add_ln1118_7' <Predicate = (!icmp_ln113)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i30 %add_ln1118_7"   --->   Operation 817 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i30 %add_ln1118_7"   --->   Operation 818 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_117 : Operation 819 [1/1] (0.69ns)   --->   "%select_ln114_3 = select i1 %select_ln113_4, i32 %add_ln114, i32 %select_ln113" [conv_bckwd/main.cpp:114]   --->   Operation 819 'select' 'select_ln114_3' <Predicate = (!icmp_ln113)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 118 <SV = 37> <Delay = 6.87>
ST_118 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln114)   --->   "%or_ln114 = or i1 %select_ln113_4, i1 %icmp_ln114" [conv_bckwd/main.cpp:114]   --->   Operation 820 'or' 'or_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 821 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln114 = select i1 %or_ln114, i32 0, i32 %fw" [conv_bckwd/main.cpp:114]   --->   Operation 821 'select' 'select_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 822 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln727_1, i2 0"   --->   Operation 822 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_118 : Operation 823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln727_1 = add i12 %p_shl7_cast, i12 %trunc_ln727"   --->   Operation 823 'add' 'add_ln727_1' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_118 : Operation 824 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118_6 = add i14 %mul_ln1118, i14 %zext_ln1118_8"   --->   Operation 824 'add' 'add_ln1118_6' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i14 %add_ln1118_6"   --->   Operation 825 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_118 : Operation 826 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118_9)   --->   "%mul_ln1118_1 = mul i17 %zext_ln1118_9, i17 100"   --->   Operation 826 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 827 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln1118_1, i2 0"   --->   Operation 827 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_118 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_8 = add i12 %p_shl8_cast, i12 %trunc_ln1118"   --->   Operation 828 'add' 'add_ln1118_8' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_118 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %select_ln114" [conv_bckwd/main.cpp:116]   --->   Operation 829 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_118 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i32 %select_ln114"   --->   Operation 830 'trunc' 'trunc_ln727_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_118 : Operation 831 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln727_2 = add i12 %add_ln727_1, i12 %trunc_ln727_2"   --->   Operation 831 'add' 'add_ln727_2' <Predicate = (!icmp_ln113)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_118 : Operation 832 [1/1] (2.10ns)   --->   "%add_ln1118_1 = add i17 %trunc_ln116, i17 %empty_88"   --->   Operation 832 'add' 'add_ln1118_1' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i17 %add_ln1118_1"   --->   Operation 833 'trunc' 'trunc_ln1118_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_118 : Operation 834 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1118_10 = add i12 %add_ln1118_8, i12 %trunc_ln1118_2"   --->   Operation 834 'add' 'add_ln1118_10' <Predicate = (!icmp_ln113)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_118 : Operation 835 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %select_ln114, i32 1" [conv_bckwd/main.cpp:115]   --->   Operation 835 'add' 'add_ln115' <Predicate = (!icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 38> <Delay = 3.25>
ST_119 : Operation 836 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118_9)   --->   "%mul_ln1118_1 = mul i17 %zext_ln1118_9, i17 100"   --->   Operation 836 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i12 %add_ln1118_10"   --->   Operation 837 'zext' 'zext_ln1118_11' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_119 : Operation 838 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_11"   --->   Operation 838 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_119 : Operation 839 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i12 %wbuf_V_addr_1"   --->   Operation 839 'load' 'wbuf_V_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 120 <SV = 39> <Delay = 4.30>
ST_120 : Operation 840 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118_9)   --->   "%mul_ln1118_1 = mul i17 %zext_ln1118_9, i17 100"   --->   Operation 840 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 841 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118_9 = add i17 %mul_ln1118_1, i17 %add_ln1118_1"   --->   Operation 841 'add' 'add_ln1118_9' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 842 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i12 %wbuf_V_addr_1"   --->   Operation 842 'load' 'wbuf_V_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_120 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wbuf_V_load"   --->   Operation 843 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_120 : Operation 844 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1"   --->   Operation 844 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 121 <SV = 40> <Delay = 5.35>
ST_121 : Operation 845 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118_9 = add i17 %mul_ln1118_1, i17 %add_ln1118_1"   --->   Operation 845 'add' 'add_ln1118_9' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i17 %add_ln1118_9"   --->   Operation 846 'zext' 'zext_ln1118_10' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_121 : Operation 847 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1118_10"   --->   Operation 847 'getelementptr' 'xbuf_V_addr_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_121 : Operation 848 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_2 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln1118_10"   --->   Operation 848 'getelementptr' 'dxbuf_V_addr_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_121 : Operation 849 [2/2] (3.25ns)   --->   "%xbuf_V_load = load i17 %xbuf_V_addr_1"   --->   Operation 849 'load' 'xbuf_V_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_121 : Operation 850 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 850 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_121 : Operation 851 [2/2] (3.25ns)   --->   "%dxbuf_V_load_1 = load i17 %dxbuf_V_addr_2"   --->   Operation 851 'load' 'dxbuf_V_load_1' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_121 : Operation 852 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118_10"   --->   Operation 852 'icmp' 'addr_cmp' <Predicate = (!icmp_ln113)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 853 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1"   --->   Operation 853 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 854 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118_10, i32 %reuse_addr_reg"   --->   Operation 854 'store' 'store_ln1118' <Predicate = (!icmp_ln113)> <Delay = 1.58>

State 122 <SV = 41> <Delay = 6.15>
ST_122 : Operation 855 [1/2] (3.25ns)   --->   "%xbuf_V_load = load i17 %xbuf_V_addr_1"   --->   Operation 855 'load' 'xbuf_V_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_122 : Operation 856 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 856 'load' 'reuse_reg_load' <Predicate = (!icmp_ln113 & addr_cmp)> <Delay = 0.00>
ST_122 : Operation 857 [1/2] (3.25ns)   --->   "%dxbuf_V_load_1 = load i17 %dxbuf_V_addr_2"   --->   Operation 857 'load' 'dxbuf_V_load_1' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_122 : Operation 858 [1/1] (0.80ns)   --->   "%lhs_2 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dxbuf_V_load_1"   --->   Operation 858 'select' 'lhs_2' <Predicate = (!icmp_ln113)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 859 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_2, i7 0"   --->   Operation 859 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_122 : Operation 860 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1"   --->   Operation 860 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 861 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 861 'add' 'ret_V_1' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 123 <SV = 42> <Delay = 5.35>
ST_123 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i12 %add_ln727_2"   --->   Operation 862 'zext' 'zext_ln727_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_123 : Operation 863 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln727_1"   --->   Operation 863 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_123 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %xbuf_V_load"   --->   Operation 864 'sext' 'sext_ln1118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_123 : Operation 865 [2/2] (3.25ns)   --->   "%lhs = load i12 %dwbuf_V_addr_2"   --->   Operation 865 'load' 'lhs' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_123 : Operation 866 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 866 'mul' 'mul_ln1192' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 867 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 867 'add' 'ret_V_1' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 868 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_123 : Operation 869 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i17 %dxbuf_V_addr_2"   --->   Operation 869 'store' 'store_ln708' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_123 : Operation 870 [1/1] (1.58ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i16 %reuse_reg"   --->   Operation 870 'store' 'store_ln708' <Predicate = (!icmp_ln113)> <Delay = 1.58>

State 124 <SV = 43> <Delay = 3.25>
ST_124 : Operation 871 [1/2] (3.25ns)   --->   "%lhs = load i12 %dwbuf_V_addr_2"   --->   Operation 871 'load' 'lhs' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_124 : Operation 872 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 872 'mul' 'mul_ln1192' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 125 <SV = 44> <Delay = 2.10>
ST_125 : Operation 873 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 873 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_125 : Operation 874 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 874 'mul' 'mul_ln1192' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 875 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 875 'add' 'ret_V' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 126 <SV = 45> <Delay = 5.35>
ST_126 : Operation 876 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_113_22_VITIS_LOOP_114_23_VITIS_LOOP_115_24_str"   --->   Operation 876 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_126 : Operation 877 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 877 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_126 : Operation 878 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_114_23_VITIS_LOOP_115_24_str"   --->   Operation 878 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_126 : Operation 879 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 879 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_126 : Operation 880 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [conv_bckwd/main.cpp:115]   --->   Operation 880 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_126 : Operation 881 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 881 'add' 'ret_V' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 882 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_126 : Operation 883 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln8, i12 %dwbuf_V_addr_2"   --->   Operation 883 'store' 'store_ln708' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_126 : Operation 884 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91"   --->   Operation 884 'br' 'br_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 127 <SV = 37> <Delay = 2.07>
ST_127 : Operation 885 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %r_V, i16 %empty_87"   --->   Operation 885 'add' 'add_ln703' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 886 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 886 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 128 <SV = 28> <Delay = 6.91>
ST_128 : Operation 887 [1/2] (6.91ns)   --->   "%bound121 = mul i64 %cast, i64 %zext_ln110" [conv_bckwd/main.cpp:110]   --->   Operation 887 'mul' 'bound121' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 29> <Delay = 6.97>
ST_129 : Operation 888 [1/1] (0.00ns)   --->   "%cast127 = zext i31 %trunc_ln104" [conv_bckwd/main.cpp:104]   --->   Operation 888 'zext' 'cast127' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 889 [1/1] (0.00ns)   --->   "%cast128 = zext i64 %bound121" [conv_bckwd/main.cpp:110]   --->   Operation 889 'zext' 'cast128' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 890 [5/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:104]   --->   Operation 890 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 30> <Delay = 6.97>
ST_130 : Operation 891 [4/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:104]   --->   Operation 891 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 31> <Delay = 6.97>
ST_131 : Operation 892 [3/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:104]   --->   Operation 892 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 32> <Delay = 6.97>
ST_132 : Operation 893 [2/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:104]   --->   Operation 893 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 33> <Delay = 6.97>
ST_133 : Operation 894 [1/1] (2.47ns)   --->   "%cmp234302 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 894 'icmp' 'cmp234302' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 895 [1/1] (0.00ns)   --->   "%empty_92 = trunc i32 %FW_read"   --->   Operation 895 'trunc' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 896 [1/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:104]   --->   Operation 896 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 897 [1/1] (2.47ns)   --->   "%icmp_ln130 = icmp_eq  i32 %FH_read, i32 0" [conv_bckwd/main.cpp:130]   --->   Operation 897 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 898 [1/1] (1.58ns)   --->   "%br_ln128 = br void" [conv_bckwd/main.cpp:128]   --->   Operation 898 'br' 'br_ln128' <Predicate = true> <Delay = 1.58>

State 134 <SV = 34> <Delay = 6.91>
ST_134 : Operation 899 [1/1] (0.00ns)   --->   "%indvar_flatten149 = phi i95 0, void %.lr.ph300, i95 %add_ln128_1, void %._crit_edge286" [conv_bckwd/main.cpp:128]   --->   Operation 899 'phi' 'indvar_flatten149' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 900 [1/1] (0.00ns)   --->   "%i_6 = phi i31 0, void %.lr.ph300, i31 %select_ln128_2, void %._crit_edge286" [conv_bckwd/main.cpp:128]   --->   Operation 900 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 901 [1/1] (4.40ns)   --->   "%add_ln128_1 = add i95 %indvar_flatten149, i95 1" [conv_bckwd/main.cpp:128]   --->   Operation 901 'add' 'add_ln128_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 902 [2/2] (6.91ns)   --->   "%empty_93 = mul i31 %i_6, i31 %empty" [conv_bckwd/main.cpp:128]   --->   Operation 902 'mul' 'empty_93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 903 [1/1] (3.11ns)   --->   "%icmp_ln128 = icmp_eq  i95 %indvar_flatten149, i95 %bound129" [conv_bckwd/main.cpp:128]   --->   Operation 903 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 35> <Delay = 6.91>
ST_135 : Operation 904 [1/2] (6.91ns)   --->   "%empty_93 = mul i31 %i_6, i31 %empty" [conv_bckwd/main.cpp:128]   --->   Operation 904 'mul' 'empty_93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 36> <Delay = 3.76>
ST_136 : Operation 905 [1/1] (0.00ns)   --->   "%indvar_flatten124 = phi i64 0, void %.lr.ph300, i64 %select_ln129_4, void %._crit_edge286" [conv_bckwd/main.cpp:129]   --->   Operation 905 'phi' 'indvar_flatten124' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_136 : Operation 906 [1/1] (0.00ns)   --->   "%j_5 = phi i32 0, void %.lr.ph300, i32 %select_ln129_3, void %._crit_edge286" [conv_bckwd/main.cpp:129]   --->   Operation 906 'phi' 'j_5' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_136 : Operation 907 [1/1] (0.00ns)   --->   "%k_5 = phi i32 0, void %.lr.ph300, i32 %add_ln130, void %._crit_edge286" [conv_bckwd/main.cpp:130]   --->   Operation 907 'phi' 'k_5' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_136 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i32 %j_5" [conv_bckwd/main.cpp:129]   --->   Operation 908 'trunc' 'trunc_ln129' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_136 : Operation 909 [1/1] (2.52ns)   --->   "%tmp6 = add i31 %trunc_ln129, i31 %empty_93" [conv_bckwd/main.cpp:129]   --->   Operation 909 'add' 'tmp6' <Predicate = (icmp_ln50)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i32 %j_5" [conv_bckwd/main.cpp:132]   --->   Operation 910 'trunc' 'trunc_ln132' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_136 : Operation 911 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %._crit_edge296.loopexit, void %._crit_edge301.loopexit" [conv_bckwd/main.cpp:128]   --->   Operation 911 'br' 'br_ln128' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_136 : Operation 912 [1/1] (2.52ns)   --->   "%add_ln128 = add i31 %i_6, i31 1" [conv_bckwd/main.cpp:128]   --->   Operation 912 'add' 'add_ln128' <Predicate = (icmp_ln50 & !icmp_ln128)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 913 [1/1] (2.77ns)   --->   "%icmp_ln129 = icmp_eq  i64 %indvar_flatten124, i64 %bound121" [conv_bckwd/main.cpp:129]   --->   Operation 913 'icmp' 'icmp_ln129' <Predicate = (icmp_ln50 & !icmp_ln128)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 914 [1/1] (0.73ns)   --->   "%select_ln128_2 = select i1 %icmp_ln129, i31 %add_ln128, i31 %i_6" [conv_bckwd/main.cpp:128]   --->   Operation 914 'select' 'select_ln128_2' <Predicate = (icmp_ln50 & !icmp_ln128)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln132_1 = trunc i31 %select_ln128_2" [conv_bckwd/main.cpp:132]   --->   Operation 915 'trunc' 'trunc_ln132_1' <Predicate = (icmp_ln50 & !icmp_ln128)> <Delay = 0.00>
ST_136 : Operation 916 [1/1] (2.47ns)   --->   "%icmp_ln130_1 = icmp_eq  i32 %k_5, i32 %FH_read" [conv_bckwd/main.cpp:130]   --->   Operation 916 'icmp' 'icmp_ln130_1' <Predicate = (icmp_ln50 & !icmp_ln128)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 917 [1/1] (0.99ns)   --->   "%select_ln128_5 = select i1 %icmp_ln129, i1 %icmp_ln130, i1 %icmp_ln130_1" [conv_bckwd/main.cpp:128]   --->   Operation 917 'select' 'select_ln128_5' <Predicate = (icmp_ln50 & !icmp_ln128)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 918 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge301"   --->   Operation 918 'br' 'br_ln0' <Predicate = (icmp_ln50 & icmp_ln128)> <Delay = 0.00>
ST_136 : Operation 919 [1/1] (1.58ns)   --->   "%br_ln138 = br void" [conv_bckwd/main.cpp:138]   --->   Operation 919 'br' 'br_ln138' <Predicate = (icmp_ln128) | (!icmp_ln50)> <Delay = 1.58>

State 137 <SV = 37> <Delay = 6.91>
ST_137 : Operation 920 [2/2] (6.91ns)   --->   "%p_mid1135 = mul i31 %add_ln128, i31 %empty" [conv_bckwd/main.cpp:128]   --->   Operation 920 'mul' 'p_mid1135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 38> <Delay = 6.91>
ST_138 : Operation 921 [1/2] (6.91ns)   --->   "%p_mid1135 = mul i31 %add_ln128, i31 %empty" [conv_bckwd/main.cpp:128]   --->   Operation 921 'mul' 'p_mid1135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 39> <Delay = 6.50>
ST_139 : Operation 922 [1/1] (0.69ns)   --->   "%select_ln128 = select i1 %icmp_ln129, i32 0, i32 %j_5" [conv_bckwd/main.cpp:128]   --->   Operation 922 'select' 'select_ln128' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%select_ln128_1 = select i1 %icmp_ln129, i31 %p_mid1135, i31 %empty_93" [conv_bckwd/main.cpp:128]   --->   Operation 923 'select' 'select_ln128_1' <Predicate = (select_ln128_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln132_1, i3 0" [conv_bckwd/main.cpp:132]   --->   Operation 924 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i7 %tmp_13" [conv_bckwd/main.cpp:132]   --->   Operation 925 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln132_1, i1 0" [conv_bckwd/main.cpp:132]   --->   Operation 926 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i5 %tmp_14" [conv_bckwd/main.cpp:132]   --->   Operation 927 'zext' 'zext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 928 [1/1] (1.87ns)   --->   "%add_ln132 = add i8 %zext_ln132, i8 %zext_ln132_1" [conv_bckwd/main.cpp:132]   --->   Operation 928 'add' 'add_ln132' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node add_ln132_1)   --->   "%zext_ln129 = zext i8 %add_ln132" [conv_bckwd/main.cpp:129]   --->   Operation 929 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln129_1)   --->   "%select_ln128_3 = select i1 %icmp_ln129, i31 %p_mid1135, i31 %tmp6" [conv_bckwd/main.cpp:128]   --->   Operation 930 'select' 'select_ln128_3' <Predicate = (!select_ln128_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node add_ln132_1)   --->   "%select_ln128_4 = select i1 %icmp_ln129, i7 0, i7 %trunc_ln132" [conv_bckwd/main.cpp:128]   --->   Operation 931 'select' 'select_ln128_4' <Predicate = (!select_ln128_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 932 [1/1] (2.55ns)   --->   "%add_ln129 = add i32 %select_ln128, i32 1" [conv_bckwd/main.cpp:129]   --->   Operation 932 'add' 'add_ln129' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%trunc_ln129_1 = trunc i32 %add_ln129" [conv_bckwd/main.cpp:129]   --->   Operation 933 'trunc' 'trunc_ln129_1' <Predicate = (select_ln128_5)> <Delay = 0.00>
ST_139 : Operation 934 [1/1] (2.52ns) (out node of the LUT)   --->   "%tmp6_mid1 = add i31 %trunc_ln129_1, i31 %select_ln128_1" [conv_bckwd/main.cpp:129]   --->   Operation 934 'add' 'tmp6_mid1' <Predicate = (select_ln128_5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 935 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln129_1 = select i1 %select_ln128_5, i31 %tmp6_mid1, i31 %select_ln128_3" [conv_bckwd/main.cpp:129]   --->   Operation 935 'select' 'select_ln129_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node add_ln132_1)   --->   "%trunc_ln132_2 = trunc i32 %add_ln129" [conv_bckwd/main.cpp:132]   --->   Operation 936 'trunc' 'trunc_ln132_2' <Predicate = (select_ln128_5)> <Delay = 0.00>
ST_139 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln132_1)   --->   "%select_ln129_2 = select i1 %select_ln128_5, i7 %trunc_ln132_2, i7 %select_ln128_4" [conv_bckwd/main.cpp:129]   --->   Operation 937 'select' 'select_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node add_ln132_1)   --->   "%zext_ln132_2 = zext i7 %select_ln129_2" [conv_bckwd/main.cpp:132]   --->   Operation 938 'zext' 'zext_ln132_2' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 939 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln132_1 = add i9 %zext_ln129, i9 %zext_ln132_2" [conv_bckwd/main.cpp:132]   --->   Operation 939 'add' 'add_ln132_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 940 [1/1] (0.69ns)   --->   "%select_ln129_3 = select i1 %select_ln128_5, i32 %add_ln129, i32 %select_ln128" [conv_bckwd/main.cpp:129]   --->   Operation 940 'select' 'select_ln129_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 140 <SV = 40> <Delay = 6.91>
ST_140 : Operation 941 [2/2] (6.91ns)   --->   "%mul_ln129 = mul i31 %select_ln129_1, i31 %trunc_ln110" [conv_bckwd/main.cpp:129]   --->   Operation 941 'mul' 'mul_ln129' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 41> <Delay = 6.91>
ST_141 : Operation 942 [1/2] (6.91ns)   --->   "%mul_ln129 = mul i31 %select_ln129_1, i31 %trunc_ln110" [conv_bckwd/main.cpp:129]   --->   Operation 942 'mul' 'mul_ln129' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 42> <Delay = 3.50>
ST_142 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%or_ln129 = or i1 %select_ln128_5, i1 %icmp_ln129" [conv_bckwd/main.cpp:129]   --->   Operation 943 'or' 'or_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 944 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln129 = select i1 %or_ln129, i32 0, i32 %k_5" [conv_bckwd/main.cpp:129]   --->   Operation 944 'select' 'select_ln129' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %select_ln129" [conv_bckwd/main.cpp:130]   --->   Operation 945 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 946 [1/1] (2.52ns)   --->   "%tmp8 = add i31 %trunc_ln130, i31 %mul_ln129" [conv_bckwd/main.cpp:130]   --->   Operation 946 'add' 'tmp8' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 43> <Delay = 6.91>
ST_143 : Operation 947 [2/2] (6.91ns)   --->   "%empty_97 = mul i31 %tmp8, i31 %empty_92" [conv_bckwd/main.cpp:130]   --->   Operation 947 'mul' 'empty_97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 44> <Delay = 6.91>
ST_144 : Operation 948 [1/2] (6.91ns)   --->   "%empty_97 = mul i31 %tmp8, i31 %empty_92" [conv_bckwd/main.cpp:130]   --->   Operation 948 'mul' 'empty_97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 45> <Delay = 4.73>
ST_145 : Operation 949 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_25_VITIS_LOOP_129_26_VITIS_LOOP_130_27_str"   --->   Operation 949 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 950 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_129_26_VITIS_LOOP_130_27_str"   --->   Operation 950 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln132_3 = zext i9 %add_ln132_1" [conv_bckwd/main.cpp:132]   --->   Operation 951 'zext' 'zext_ln132_3' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln132_1, i2 0" [conv_bckwd/main.cpp:132]   --->   Operation 952 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln132_4 = zext i11 %tmp_15" [conv_bckwd/main.cpp:132]   --->   Operation 953 'zext' 'zext_ln132_4' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 954 [1/1] (1.63ns)   --->   "%add_ln132_2 = add i30 %zext_ln132_4, i30 %zext_ln132_3" [conv_bckwd/main.cpp:132]   --->   Operation 954 'add' 'add_ln132_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 955 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_bckwd/main.cpp:130]   --->   Operation 955 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_97, i1 0" [conv_bckwd/main.cpp:130]   --->   Operation 956 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 957 [1/1] (2.55ns)   --->   "%empty_98 = add i32 %tmp_16, i32 %dw_read" [conv_bckwd/main.cpp:130]   --->   Operation 957 'add' 'empty_98' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 958 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %cmp234302, void %._crit_edge286, void %.lr.ph285" [conv_bckwd/main.cpp:131]   --->   Operation 958 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_98, i32 1, i32 31" [conv_bckwd/main.cpp:131]   --->   Operation 959 'partselect' 'trunc_ln4' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i31 %trunc_ln4" [conv_bckwd/main.cpp:131]   --->   Operation 960 'sext' 'sext_ln131' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 961 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i32 %sext_ln131" [conv_bckwd/main.cpp:131]   --->   Operation 961 'getelementptr' 'gmem_addr_7' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln132_3 = trunc i32 %select_ln129" [conv_bckwd/main.cpp:132]   --->   Operation 962 'trunc' 'trunc_ln132_3' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln132_5 = zext i9 %trunc_ln132_3" [conv_bckwd/main.cpp:132]   --->   Operation 963 'zext' 'zext_ln132_5' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 964 [1/1] (1.54ns)   --->   "%add_ln132_3 = add i30 %add_ln132_2, i30 %zext_ln132_5" [conv_bckwd/main.cpp:132]   --->   Operation 964 'add' 'add_ln132_3' <Predicate = (cmp234302)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln132_4 = trunc i30 %add_ln132_3" [conv_bckwd/main.cpp:132]   --->   Operation 965 'trunc' 'trunc_ln132_4' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln132_5 = trunc i30 %add_ln132_3" [conv_bckwd/main.cpp:132]   --->   Operation 966 'trunc' 'trunc_ln132_5' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 967 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln132_5, i2 0" [conv_bckwd/main.cpp:132]   --->   Operation 967 'bitconcatenate' 'p_shl5_cast' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 968 [1/1] (1.54ns)   --->   "%add_ln132_4 = add i12 %p_shl5_cast, i12 %trunc_ln132_4" [conv_bckwd/main.cpp:132]   --->   Operation 968 'add' 'add_ln132_4' <Predicate = (cmp234302)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 46> <Delay = 7.30>
ST_146 : Operation 969 [1/1] (7.30ns)   --->   "%empty_94 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_7, i32 %FW_read" [conv_bckwd/main.cpp:131]   --->   Operation 969 'writereq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 970 [1/1] (1.58ns)   --->   "%br_ln131 = br void" [conv_bckwd/main.cpp:131]   --->   Operation 970 'br' 'br_ln131' <Predicate = true> <Delay = 1.58>

State 147 <SV = 47> <Delay = 4.80>
ST_147 : Operation 971 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln131, void %.split19, i31 0, void %.lr.ph285" [conv_bckwd/main.cpp:131]   --->   Operation 971 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 972 [1/1] (2.52ns)   --->   "%add_ln131 = add i31 %l_2, i31 1" [conv_bckwd/main.cpp:131]   --->   Operation 972 'add' 'add_ln131' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 973 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_bckwd/main.cpp:131]   --->   Operation 973 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 974 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 974 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 975 [1/1] (2.47ns)   --->   "%icmp_ln131 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_bckwd/main.cpp:131]   --->   Operation 975 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 976 [1/1] (0.00ns)   --->   "%empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 976 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 977 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %.split19, void %._crit_edge286.loopexit" [conv_bckwd/main.cpp:131]   --->   Operation 977 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln132_6 = trunc i31 %l_2" [conv_bckwd/main.cpp:132]   --->   Operation 978 'trunc' 'trunc_ln132_6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_147 : Operation 979 [1/1] (1.54ns)   --->   "%add_ln132_5 = add i12 %add_ln132_4, i12 %trunc_ln132_6" [conv_bckwd/main.cpp:132]   --->   Operation 979 'add' 'add_ln132_5' <Predicate = (!icmp_ln131)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln132_6 = zext i12 %add_ln132_5" [conv_bckwd/main.cpp:132]   --->   Operation 980 'zext' 'zext_ln132_6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_147 : Operation 981 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln132_6" [conv_bckwd/main.cpp:132]   --->   Operation 981 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_147 : Operation 982 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i12 %dwbuf_V_addr_1" [conv_bckwd/main.cpp:132]   --->   Operation 982 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 148 <SV = 48> <Delay = 3.25>
ST_148 : Operation 983 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i12 %dwbuf_V_addr_1" [conv_bckwd/main.cpp:132]   --->   Operation 983 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 149 <SV = 49> <Delay = 7.30>
ST_149 : Operation 984 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [conv_bckwd/main.cpp:131]   --->   Operation 984 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_149 : Operation 985 [1/1] (7.30ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_7, i16 %dwbuf_V_load, i2 3" [conv_bckwd/main.cpp:132]   --->   Operation 985 'write' 'write_ln132' <Predicate = (!icmp_ln131)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 986 'br' 'br_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 150 <SV = 48> <Delay = 7.30>
ST_150 : Operation 987 [5/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:130]   --->   Operation 987 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 49> <Delay = 7.30>
ST_151 : Operation 988 [4/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:130]   --->   Operation 988 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 50> <Delay = 7.30>
ST_152 : Operation 989 [3/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:130]   --->   Operation 989 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 51> <Delay = 7.30>
ST_153 : Operation 990 [2/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:130]   --->   Operation 990 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 52> <Delay = 7.30>
ST_154 : Operation 991 [1/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:130]   --->   Operation 991 'writeresp' 'empty_96' <Predicate = (cmp234302)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 992 [1/1] (0.00ns)   --->   "%br_ln130 = br void %._crit_edge286" [conv_bckwd/main.cpp:130]   --->   Operation 992 'br' 'br_ln130' <Predicate = (cmp234302)> <Delay = 0.00>
ST_154 : Operation 993 [1/1] (2.55ns)   --->   "%add_ln130 = add i32 %select_ln129, i32 1" [conv_bckwd/main.cpp:130]   --->   Operation 993 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 994 [1/1] (3.52ns)   --->   "%add_ln129_1 = add i64 %indvar_flatten124, i64 1" [conv_bckwd/main.cpp:129]   --->   Operation 994 'add' 'add_ln129_1' <Predicate = (!icmp_ln129)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 995 [1/1] (1.48ns)   --->   "%select_ln129_4 = select i1 %icmp_ln129, i64 1, i64 %add_ln129_1" [conv_bckwd/main.cpp:129]   --->   Operation 995 'select' 'select_ln129_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 996 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 996 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 155 <SV = 37> <Delay = 3.52>
ST_155 : Operation 997 [1/1] (0.00ns)   --->   "%indvar_flatten160 = phi i64 0, void %._crit_edge301, i64 %add_ln138_1, void %._crit_edge271" [conv_bckwd/main.cpp:138]   --->   Operation 997 'phi' 'indvar_flatten160' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 998 [1/1] (0.00ns)   --->   "%i_7 = phi i32 0, void %._crit_edge301, i32 %select_ln138_1, void %._crit_edge271" [conv_bckwd/main.cpp:138]   --->   Operation 998 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 999 [1/1] (0.00ns)   --->   "%j_6 = phi i32 0, void %._crit_edge301, i32 %add_ln139, void %._crit_edge271" [conv_bckwd/main.cpp:139]   --->   Operation 999 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1000 [1/1] (3.52ns)   --->   "%add_ln138_1 = add i64 %indvar_flatten160, i64 1" [conv_bckwd/main.cpp:138]   --->   Operation 1000 'add' 'add_ln138_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1001 [1/1] (2.77ns)   --->   "%icmp_ln138 = icmp_eq  i64 %indvar_flatten160, i64 %bound" [conv_bckwd/main.cpp:138]   --->   Operation 1001 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1002 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %._crit_edge276.loopexit, void %._crit_edge281.loopexit" [conv_bckwd/main.cpp:138]   --->   Operation 1002 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1003 [1/1] (2.55ns)   --->   "%add_ln138 = add i32 %i_7, i32 1" [conv_bckwd/main.cpp:138]   --->   Operation 1003 'add' 'add_ln138' <Predicate = (!icmp_ln138)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1004 [1/1] (2.47ns)   --->   "%icmp_ln139 = icmp_eq  i32 %j_6, i32 %H_read" [conv_bckwd/main.cpp:139]   --->   Operation 1004 'icmp' 'icmp_ln139' <Predicate = (!icmp_ln138)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1005 [1/1] (0.69ns)   --->   "%select_ln138 = select i1 %icmp_ln139, i32 0, i32 %j_6" [conv_bckwd/main.cpp:138]   --->   Operation 1005 'select' 'select_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 1006 [1/1] (0.69ns)   --->   "%select_ln138_1 = select i1 %icmp_ln139, i32 %add_ln138, i32 %i_7" [conv_bckwd/main.cpp:138]   --->   Operation 1006 'select' 'select_ln138_1' <Predicate = (!icmp_ln138)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %select_ln138_1" [conv_bckwd/main.cpp:138]   --->   Operation 1007 'trunc' 'trunc_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_155 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = trunc i32 %select_ln138_1" [conv_bckwd/main.cpp:138]   --->   Operation 1008 'trunc' 'trunc_ln138_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_155 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i32 %select_ln138" [conv_bckwd/main.cpp:139]   --->   Operation 1009 'trunc' 'trunc_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_155 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln50, void %._crit_edge, void %.lr.ph" [conv_bckwd/main.cpp:147]   --->   Operation 1010 'br' 'br_ln147' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_155 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_bckwd/main.cpp:147]   --->   Operation 1011 'partselect' 'trunc_ln5' <Predicate = (icmp_ln50 & icmp_ln138)> <Delay = 0.00>
ST_155 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i31 %trunc_ln5" [conv_bckwd/main.cpp:147]   --->   Operation 1012 'sext' 'sext_ln147' <Predicate = (icmp_ln50 & icmp_ln138)> <Delay = 0.00>
ST_155 : Operation 1013 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i32 %sext_ln147" [conv_bckwd/main.cpp:147]   --->   Operation 1013 'getelementptr' 'gmem_addr_6' <Predicate = (icmp_ln50 & icmp_ln138)> <Delay = 0.00>

State 156 <SV = 38> <Delay = 6.91>
ST_156 : Operation 1014 [2/2] (6.91ns)   --->   "%mul_ln138 = mul i31 %trunc_ln138, i31 %empty_48" [conv_bckwd/main.cpp:138]   --->   Operation 1014 'mul' 'mul_ln138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1015 [2/2] (6.91ns)   --->   "%empty_102 = mul i31 %trunc_ln139, i31 %trunc_ln40" [conv_bckwd/main.cpp:139]   --->   Operation 1015 'mul' 'empty_102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 39> <Delay = 6.91>
ST_157 : Operation 1016 [1/2] (6.91ns)   --->   "%mul_ln138 = mul i31 %trunc_ln138, i31 %empty_48" [conv_bckwd/main.cpp:138]   --->   Operation 1016 'mul' 'mul_ln138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i4 %trunc_ln138_1" [conv_bckwd/main.cpp:141]   --->   Operation 1017 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1018 [1/1] (4.17ns)   --->   "%mul_ln141 = mul i11 %zext_ln141, i11 100" [conv_bckwd/main.cpp:141]   --->   Operation 1018 'mul' 'mul_ln141' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1019 [1/2] (6.91ns)   --->   "%empty_102 = mul i31 %trunc_ln139, i31 %trunc_ln40" [conv_bckwd/main.cpp:139]   --->   Operation 1019 'mul' 'empty_102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 40> <Delay = 5.07>
ST_158 : Operation 1020 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_138_29_VITIS_LOOP_139_30_str"   --->   Operation 1020 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i11 %mul_ln141" [conv_bckwd/main.cpp:139]   --->   Operation 1021 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1022 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [conv_bckwd/main.cpp:139]   --->   Operation 1022 'specloopname' 'specloopname_ln139' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1023 [1/1] (2.52ns)   --->   "%empty_103 = add i31 %empty_102, i31 %mul_ln138" [conv_bckwd/main.cpp:139]   --->   Operation 1023 'add' 'empty_103' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_103, i1 0" [conv_bckwd/main.cpp:139]   --->   Operation 1024 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1025 [1/1] (2.55ns)   --->   "%empty_104 = add i32 %tmp_17, i32 %dx_read" [conv_bckwd/main.cpp:139]   --->   Operation 1025 'add' 'empty_104' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1026 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %cmp56407, void %._crit_edge271, void %.lr.ph270" [conv_bckwd/main.cpp:140]   --->   Operation 1026 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_104, i32 1, i32 31" [conv_bckwd/main.cpp:140]   --->   Operation 1027 'partselect' 'trunc_ln7' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i31 %trunc_ln7" [conv_bckwd/main.cpp:140]   --->   Operation 1028 'sext' 'sext_ln140' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1029 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i16 %gmem, i32 %sext_ln140" [conv_bckwd/main.cpp:140]   --->   Operation 1029 'getelementptr' 'gmem_addr_8' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i32 %select_ln138" [conv_bckwd/main.cpp:141]   --->   Operation 1030 'trunc' 'trunc_ln141' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i10 %trunc_ln141" [conv_bckwd/main.cpp:141]   --->   Operation 1031 'zext' 'zext_ln141_1' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1032 [1/1] (2.25ns) (grouped into DSP with root node mul_ln140)   --->   "%add_ln141 = add i12 %zext_ln139, i12 %zext_ln141_1" [conv_bckwd/main.cpp:141]   --->   Operation 1032 'add' 'add_ln141' <Predicate = (cmp56407)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1033 [1/1] (0.00ns) (grouped into DSP with root node mul_ln140)   --->   "%zext_ln140 = zext i12 %add_ln141" [conv_bckwd/main.cpp:140]   --->   Operation 1033 'zext' 'zext_ln140' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1034 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln140 = mul i17 %zext_ln140, i17 100" [conv_bckwd/main.cpp:140]   --->   Operation 1034 'mul' 'mul_ln140' <Predicate = (cmp56407)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 159 <SV = 41> <Delay = 7.30>
ST_159 : Operation 1035 [1/1] (7.30ns)   --->   "%empty_99 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_8, i32 %W_read" [conv_bckwd/main.cpp:140]   --->   Operation 1035 'writereq' 'empty_99' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 1036 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln140 = mul i17 %zext_ln140, i17 100" [conv_bckwd/main.cpp:140]   --->   Operation 1036 'mul' 'mul_ln140' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 160 <SV = 42> <Delay = 1.05>
ST_160 : Operation 1037 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln140 = mul i17 %zext_ln140, i17 100" [conv_bckwd/main.cpp:140]   --->   Operation 1037 'mul' 'mul_ln140' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 161 <SV = 43> <Delay = 1.58>
ST_161 : Operation 1038 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln140 = mul i17 %zext_ln140, i17 100" [conv_bckwd/main.cpp:140]   --->   Operation 1038 'mul' 'mul_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1039 [1/1] (1.58ns)   --->   "%br_ln140 = br void" [conv_bckwd/main.cpp:140]   --->   Operation 1039 'br' 'br_ln140' <Predicate = true> <Delay = 1.58>

State 162 <SV = 44> <Delay = 5.36>
ST_162 : Operation 1040 [1/1] (0.00ns)   --->   "%k_6 = phi i31 %add_ln140, void %.split13, i31 0, void %.lr.ph270" [conv_bckwd/main.cpp:140]   --->   Operation 1040 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1041 [1/1] (2.52ns)   --->   "%add_ln140 = add i31 %k_6, i31 1" [conv_bckwd/main.cpp:140]   --->   Operation 1041 'add' 'add_ln140' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1042 [1/1] (0.00ns)   --->   "%k_6_cast = zext i31 %k_6" [conv_bckwd/main.cpp:140]   --->   Operation 1042 'zext' 'k_6_cast' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1043 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1043 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1044 [1/1] (2.47ns)   --->   "%icmp_ln140 = icmp_eq  i32 %k_6_cast, i32 %W_read" [conv_bckwd/main.cpp:140]   --->   Operation 1044 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1045 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1045 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %.split13, void %._crit_edge271.loopexit" [conv_bckwd/main.cpp:140]   --->   Operation 1046 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln141_1 = trunc i31 %k_6" [conv_bckwd/main.cpp:141]   --->   Operation 1047 'trunc' 'trunc_ln141_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_162 : Operation 1048 [1/1] (2.10ns)   --->   "%add_ln141_1 = add i17 %mul_ln140, i17 %trunc_ln141_1" [conv_bckwd/main.cpp:141]   --->   Operation 1048 'add' 'add_ln141_1' <Predicate = (!icmp_ln140)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i17 %add_ln141_1" [conv_bckwd/main.cpp:141]   --->   Operation 1049 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_162 : Operation 1050 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln141_2" [conv_bckwd/main.cpp:141]   --->   Operation 1050 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_162 : Operation 1051 [2/2] (3.25ns)   --->   "%dxbuf_V_load = load i17 %dxbuf_V_addr_1" [conv_bckwd/main.cpp:141]   --->   Operation 1051 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln140)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>

State 163 <SV = 45> <Delay = 3.25>
ST_163 : Operation 1052 [1/2] (3.25ns)   --->   "%dxbuf_V_load = load i17 %dxbuf_V_addr_1" [conv_bckwd/main.cpp:141]   --->   Operation 1052 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln140)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>

State 164 <SV = 46> <Delay = 7.30>
ST_164 : Operation 1053 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_bckwd/main.cpp:140]   --->   Operation 1053 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_164 : Operation 1054 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_8, i16 %dxbuf_V_load, i2 3" [conv_bckwd/main.cpp:141]   --->   Operation 1054 'write' 'write_ln141' <Predicate = (!icmp_ln140)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 1055 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1055 'br' 'br_ln0' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 165 <SV = 45> <Delay = 7.30>
ST_165 : Operation 1056 [5/5] (7.30ns)   --->   "%empty_101 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:139]   --->   Operation 1056 'writeresp' 'empty_101' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 46> <Delay = 7.30>
ST_166 : Operation 1057 [4/5] (7.30ns)   --->   "%empty_101 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:139]   --->   Operation 1057 'writeresp' 'empty_101' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 47> <Delay = 7.30>
ST_167 : Operation 1058 [3/5] (7.30ns)   --->   "%empty_101 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:139]   --->   Operation 1058 'writeresp' 'empty_101' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 48> <Delay = 7.30>
ST_168 : Operation 1059 [2/5] (7.30ns)   --->   "%empty_101 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:139]   --->   Operation 1059 'writeresp' 'empty_101' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 49> <Delay = 7.30>
ST_169 : Operation 1060 [1/5] (7.30ns)   --->   "%empty_101 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:139]   --->   Operation 1060 'writeresp' 'empty_101' <Predicate = (cmp56407)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 1061 [1/1] (0.00ns)   --->   "%br_ln139 = br void %._crit_edge271" [conv_bckwd/main.cpp:139]   --->   Operation 1061 'br' 'br_ln139' <Predicate = (cmp56407)> <Delay = 0.00>
ST_169 : Operation 1062 [1/1] (2.55ns)   --->   "%add_ln139 = add i32 %select_ln138, i32 1" [conv_bckwd/main.cpp:139]   --->   Operation 1062 'add' 'add_ln139' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1063 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1063 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 170 <SV = 38> <Delay = 7.30>
ST_170 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %F_read" [conv_bckwd/main.cpp:147]   --->   Operation 1064 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1065 [1/1] (7.30ns)   --->   "%empty_105 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_6, i32 %F_read" [conv_bckwd/main.cpp:147]   --->   Operation 1065 'writereq' 'empty_105' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 1066 [1/1] (1.58ns)   --->   "%br_ln147 = br void" [conv_bckwd/main.cpp:147]   --->   Operation 1066 'br' 'br_ln147' <Predicate = true> <Delay = 1.58>

State 171 <SV = 39> <Delay = 2.52>
ST_171 : Operation 1067 [1/1] (0.00ns)   --->   "%i_8 = phi i31 %add_ln147, void %.split, i31 0, void %.lr.ph" [conv_bckwd/main.cpp:147]   --->   Operation 1067 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1068 [1/1] (2.52ns)   --->   "%add_ln147 = add i31 %i_8, i31 1" [conv_bckwd/main.cpp:147]   --->   Operation 1068 'add' 'add_ln147' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1069 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1069 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1070 [1/1] (2.47ns)   --->   "%icmp_ln147 = icmp_eq  i31 %i_8, i31 %trunc_ln147" [conv_bckwd/main.cpp:147]   --->   Operation 1070 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1071 [1/1] (0.00ns)   --->   "%empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1071 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1072 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %.split, void %._crit_edge.loopexit" [conv_bckwd/main.cpp:147]   --->   Operation 1072 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i31 %i_8" [conv_bckwd/main.cpp:148]   --->   Operation 1073 'trunc' 'trunc_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_171 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i4 %trunc_ln148" [conv_bckwd/main.cpp:148]   --->   Operation 1074 'zext' 'zext_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_171 : Operation 1075 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_2 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln148" [conv_bckwd/main.cpp:148]   --->   Operation 1075 'getelementptr' 'dbbuf_V_addr_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_171 : Operation 1076 [2/2] (2.32ns)   --->   "%dbbuf_V_load_2 = load i4 %dbbuf_V_addr_2" [conv_bckwd/main.cpp:148]   --->   Operation 1076 'load' 'dbbuf_V_load_2' <Predicate = (!icmp_ln147)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 172 <SV = 40> <Delay = 2.32>
ST_172 : Operation 1077 [1/2] (2.32ns)   --->   "%dbbuf_V_load_2 = load i4 %dbbuf_V_addr_2" [conv_bckwd/main.cpp:148]   --->   Operation 1077 'load' 'dbbuf_V_load_2' <Predicate = (!icmp_ln147)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 173 <SV = 41> <Delay = 7.30>
ST_173 : Operation 1078 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [conv_bckwd/main.cpp:147]   --->   Operation 1078 'specloopname' 'specloopname_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_173 : Operation 1079 [1/1] (7.30ns)   --->   "%write_ln148 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_6, i16 %dbbuf_V_load_2, i2 3" [conv_bckwd/main.cpp:148]   --->   Operation 1079 'write' 'write_ln148' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 1080 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1080 'br' 'br_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>

State 174 <SV = 40> <Delay = 7.30>
ST_174 : Operation 1081 [5/5] (7.30ns)   --->   "%empty_107 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:152]   --->   Operation 1081 'writeresp' 'empty_107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 41> <Delay = 7.30>
ST_175 : Operation 1082 [4/5] (7.30ns)   --->   "%empty_107 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:152]   --->   Operation 1082 'writeresp' 'empty_107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 42> <Delay = 7.30>
ST_176 : Operation 1083 [3/5] (7.30ns)   --->   "%empty_107 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:152]   --->   Operation 1083 'writeresp' 'empty_107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 43> <Delay = 7.30>
ST_177 : Operation 1084 [2/5] (7.30ns)   --->   "%empty_107 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:152]   --->   Operation 1084 'writeresp' 'empty_107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 44> <Delay = 7.30>
ST_178 : Operation 1085 [1/5] (7.30ns)   --->   "%empty_107 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:152]   --->   Operation 1085 'writeresp' 'empty_107' <Predicate = (icmp_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 1086 [1/1] (0.00ns)   --->   "%br_ln152 = br void %._crit_edge" [conv_bckwd/main.cpp:152]   --->   Operation 1086 'br' 'br_ln152' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_178 : Operation 1087 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [conv_bckwd/main.cpp:152]   --->   Operation 1087 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'FW' [53]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_48', conv_bckwd/main.cpp:40) [75]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_48', conv_bckwd/main.cpp:40) [75]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound4') [154]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln40', conv_bckwd/main.cpp:40) [94]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln40', conv_bckwd/main.cpp:40) [94]  (6.91 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_52', conv_bckwd/main.cpp:41) [102]  (2.52 ns)
	'add' operation ('empty_53', conv_bckwd/main.cpp:41) [104]  (2.55 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:42) [110]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:42) [110]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:42) [110]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:42) [110]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:42) [110]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:42) [110]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:42) [110]  (7.3 ns)

 <State 15>: 2.52ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:42) with incoming values : ('add_ln42', conv_bckwd/main.cpp:42) [118]  (0 ns)
	'add' operation ('add_ln42', conv_bckwd/main.cpp:42) [119]  (2.52 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:43) [131]  (7.3 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xbuf_V_addr', conv_bckwd/main.cpp:43) [130]  (0 ns)
	'store' operation ('store_ln43', conv_bckwd/main.cpp:43) of variable 'gmem_addr_read', conv_bckwd/main.cpp:43 on array 'xbuf.V', conv_bckwd/main.cpp:36 [132]  (3.25 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln41', conv_bckwd/main.cpp:41) [137]  (2.55 ns)

 <State 19>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln63', conv_bckwd/main.cpp:63) [143]  (0 ns)
	'sub' operation ('sub_ln63_1', conv_bckwd/main.cpp:63) [144]  (4.37 ns)

 <State 20>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound4') [154]  (6.91 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [157]  (6.98 ns)

 <State 22>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [157]  (6.98 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [157]  (6.98 ns)

 <State 24>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [157]  (6.98 ns)

 <State 25>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [157]  (6.98 ns)

 <State 26>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_bckwd/main.cpp:51) with incoming values : ('select_ln51_3', conv_bckwd/main.cpp:51) [164]  (0 ns)
	'mul' operation ('empty_57', conv_bckwd/main.cpp:51) [168]  (6.91 ns)

 <State 27>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_57', conv_bckwd/main.cpp:51) [168]  (6.91 ns)

 <State 28>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln50', conv_bckwd/main.cpp:50) [173]  (2.52 ns)
	'select' operation ('select_ln50_1', conv_bckwd/main.cpp:50) [177]  (0.733 ns)
	'add' operation ('add_ln54', conv_bckwd/main.cpp:54) [184]  (1.87 ns)
	'add' operation ('add_ln54_1', conv_bckwd/main.cpp:54) [200]  (1.92 ns)

 <State 29>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', conv_bckwd/main.cpp:50) [178]  (6.91 ns)

 <State 30>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', conv_bckwd/main.cpp:50) [178]  (6.91 ns)

 <State 31>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln50_2', conv_bckwd/main.cpp:50) [186]  (0 ns)
	'select' operation ('select_ln51_1', conv_bckwd/main.cpp:51) [196]  (0.733 ns)
	'add' operation ('empty_61', conv_bckwd/main.cpp:50) [210]  (4.34 ns)

 <State 32>: 4.73ns
The critical path consists of the following:
	'add' operation ('add_ln54_2', conv_bckwd/main.cpp:54) [204]  (1.64 ns)
	'add' operation ('add_ln54_3', conv_bckwd/main.cpp:54) [221]  (1.55 ns)
	'add' operation ('add_ln54_4', conv_bckwd/main.cpp:54) [225]  (1.55 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:53) [218]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:53) [218]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:53) [218]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:53) [218]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:53) [218]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:53) [218]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:53) [218]  (7.3 ns)

 <State 40>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_bckwd/main.cpp:53) with incoming values : ('add_ln53', conv_bckwd/main.cpp:53) [228]  (0 ns)
	'add' operation ('add_ln53', conv_bckwd/main.cpp:53) [229]  (2.52 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:54) [241]  (7.3 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_bckwd/main.cpp:54) [240]  (0 ns)
	'store' operation ('store_ln54', conv_bckwd/main.cpp:54) of variable 'gmem_addr_2_read', conv_bckwd/main.cpp:54 on array 'wbuf.V', conv_bckwd/main.cpp:37 [242]  (3.25 ns)

 <State 43>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln51_1', conv_bckwd/main.cpp:51) [248]  (3.52 ns)
	'select' operation ('select_ln51_4', conv_bckwd/main.cpp:51) [249]  (1.48 ns)

 <State 44>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln63', conv_bckwd/main.cpp:63) [263]  (6.91 ns)

 <State 45>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln63', conv_bckwd/main.cpp:63) [263]  (6.91 ns)

 <State 46>: 3.49ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten44', conv_bckwd/main.cpp:69) with incoming values : ('add_ln69_3', conv_bckwd/main.cpp:69) [266]  (0 ns)
	'add' operation ('add_ln69_3', conv_bckwd/main.cpp:69) [269]  (3.49 ns)

 <State 47>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln69', conv_bckwd/main.cpp:69) [278]  (6.91 ns)

 <State 48>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln69', conv_bckwd/main.cpp:69) [278]  (6.91 ns)

 <State 49>: 3.22ns
The critical path consists of the following:
	'select' operation ('select_ln69', conv_bckwd/main.cpp:69) [276]  (0.698 ns)
	'add' operation ('tmp', conv_bckwd/main.cpp:70) [285]  (2.52 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_66', conv_bckwd/main.cpp:69) [286]  (6.91 ns)

 <State 51>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_66', conv_bckwd/main.cpp:69) [286]  (6.91 ns)

 <State 52>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln72', conv_bckwd/main.cpp:72) [281]  (4.17 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:71) [294]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:71) [294]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:71) [294]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:71) [294]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:71) [294]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:71) [294]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:71) [294]  (7.3 ns)

 <State 60>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:71) with incoming values : ('add_ln71', conv_bckwd/main.cpp:71) [302]  (0 ns)
	'add' operation ('add_ln71', conv_bckwd/main.cpp:71) [303]  (2.55 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:72) [313]  (7.3 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dybuf_V_addr', conv_bckwd/main.cpp:72) [312]  (0 ns)
	'store' operation ('store_ln72', conv_bckwd/main.cpp:72) of variable 'gmem_addr_1_read', conv_bckwd/main.cpp:72 on array 'dybuf.V', conv_bckwd/main.cpp:38 [314]  (3.25 ns)

 <State 63>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln70', conv_bckwd/main.cpp:70) [319]  (2.55 ns)

 <State 64>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_bckwd/main.cpp:86) with incoming values : ('select_ln86_3', conv_bckwd/main.cpp:86) [327]  (0 ns)
	'mul' operation ('empty_68', conv_bckwd/main.cpp:86) [331]  (6.91 ns)

 <State 65>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_68', conv_bckwd/main.cpp:86) [331]  (6.91 ns)

 <State 66>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln85', conv_bckwd/main.cpp:85) [341]  (6.91 ns)

 <State 67>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln85', conv_bckwd/main.cpp:85) [341]  (6.91 ns)

 <State 68>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid153', conv_bckwd/main.cpp:86) [358]  (6.91 ns)

 <State 69>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln85_2', conv_bckwd/main.cpp:85) [349]  (0 ns)
	'select' operation ('select_ln86_1', conv_bckwd/main.cpp:86) [359]  (0.733 ns)
	'add' operation ('empty_72', conv_bckwd/main.cpp:85) [373]  (4.34 ns)

 <State 70>: 4.73ns
The critical path consists of the following:
	'add' operation ('add_ln89_2', conv_bckwd/main.cpp:89) [367]  (1.64 ns)
	'add' operation ('add_ln89_3', conv_bckwd/main.cpp:89) [384]  (1.55 ns)
	'add' operation ('add_ln89_4', conv_bckwd/main.cpp:89) [388]  (1.55 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:88) [381]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:88) [381]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:88) [381]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:88) [381]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:88) [381]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:88) [381]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:88) [381]  (7.3 ns)

 <State 78>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_bckwd/main.cpp:88) with incoming values : ('add_ln88', conv_bckwd/main.cpp:88) [391]  (0 ns)
	'add' operation ('add_ln88', conv_bckwd/main.cpp:88) [392]  (2.52 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:89) [404]  (7.3 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_bckwd/main.cpp:89) [403]  (0 ns)
	'store' operation ('store_ln89', conv_bckwd/main.cpp:89) of variable 'gmem_addr_4_read', conv_bckwd/main.cpp:89 on array 'dwbuf.V', conv_bckwd/main.cpp:81 [405]  (3.25 ns)

 <State 81>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln86_1', conv_bckwd/main.cpp:86) [411]  (3.52 ns)
	'select' operation ('select_ln86_4', conv_bckwd/main.cpp:86) [412]  (1.48 ns)

 <State 82>: 3.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten89', conv_bckwd/main.cpp:95) with incoming values : ('add_ln95_1', conv_bckwd/main.cpp:95) [422]  (0 ns)
	'add' operation ('add_ln95_1', conv_bckwd/main.cpp:95) [425]  (3.52 ns)

 <State 83>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln95', conv_bckwd/main.cpp:95) [435]  (6.91 ns)

 <State 84>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln95', conv_bckwd/main.cpp:95) [435]  (6.91 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_77', conv_bckwd/main.cpp:96) [443]  (2.52 ns)
	'add' operation ('empty_78', conv_bckwd/main.cpp:96) [445]  (2.55 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:97) [451]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:97) [451]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:97) [451]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:97) [451]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:97) [451]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:97) [451]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:97) [451]  (7.3 ns)

 <State 93>: 2.52ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:97) with incoming values : ('add_ln97', conv_bckwd/main.cpp:97) [459]  (0 ns)
	'add' operation ('add_ln97', conv_bckwd/main.cpp:97) [460]  (2.52 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:98) [472]  (7.3 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dxbuf_V_addr', conv_bckwd/main.cpp:98) [471]  (0 ns)
	'store' operation ('store_ln98', conv_bckwd/main.cpp:98) of variable 'gmem_addr_5_read', conv_bckwd/main.cpp:98 on array 'dxbuf.V', conv_bckwd/main.cpp:80 [473]  (3.25 ns)

 <State 96>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln96', conv_bckwd/main.cpp:96) [478]  (2.55 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', conv_bckwd/main.cpp:104) [486]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:104) [487]  (7.3 ns)

 <State 98>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_bckwd/main.cpp:104) with incoming values : ('add_ln104', conv_bckwd/main.cpp:104) [490]  (0 ns)
	'add' operation ('add_ln104', conv_bckwd/main.cpp:104) [491]  (2.52 ns)

 <State 99>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load', conv_bckwd/main.cpp:105) on array 'dbbuf.V', conv_bckwd/main.cpp:82 [501]  (2.32 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:105) [502]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:110) [505]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:110) [505]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:110) [505]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:110) [505]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:110) [505]  (7.3 ns)

 <State 106>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln110_1', conv_bckwd/main.cpp:110) [520]  (6.98 ns)

 <State 107>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln110_1', conv_bckwd/main.cpp:110) [520]  (6.98 ns)

 <State 108>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound121', conv_bckwd/main.cpp:110) [693]  (6.91 ns)

 <State 109>: 3.3ns
The critical path consists of the following:
	'phi' operation ('h', conv_bckwd/main.cpp:111) with incoming values : ('add_ln111', conv_bckwd/main.cpp:111) [547]  (0 ns)
	'add' operation of DSP[560] ('empty_86') [558]  (2.25 ns)
	'mul' operation of DSP[560] ('mul_ln112', conv_bckwd/main.cpp:112) [560]  (1.05 ns)

 <State 110>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[560] ('mul_ln112', conv_bckwd/main.cpp:112) [560]  (1.05 ns)

 <State 111>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_1') on array 'dbbuf.V', conv_bckwd/main.cpp:82 [555]  (2.32 ns)

 <State 112>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_1') on array 'dbbuf.V', conv_bckwd/main.cpp:82 [555]  (2.32 ns)

 <State 113>: 5.36ns
The critical path consists of the following:
	'phi' operation ('w', conv_bckwd/main.cpp:112) with incoming values : ('add_ln112', conv_bckwd/main.cpp:112) [563]  (0 ns)
	'add' operation ('empty_89', conv_bckwd/main.cpp:112) [571]  (2.11 ns)
	'getelementptr' operation ('dybuf_V_addr_1', conv_bckwd/main.cpp:112) [573]  (0 ns)
	'load' operation ('r.V', conv_bckwd/main.cpp:112) on array 'dybuf.V', conv_bckwd/main.cpp:38 [574]  (3.25 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V', conv_bckwd/main.cpp:112) on array 'dybuf.V', conv_bckwd/main.cpp:38 [574]  (3.25 ns)

 <State 115>: 4.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten96', conv_bckwd/main.cpp:114) with incoming values : ('select_ln114_4', conv_bckwd/main.cpp:114) [582]  (0 ns)
	'icmp' operation ('icmp_ln114', conv_bckwd/main.cpp:114) [594]  (2.78 ns)
	'select' operation ('select_ln113_1', conv_bckwd/main.cpp:113) [596]  (0.698 ns)
	'mul' operation of DSP[627] ('mul_ln1118') [600]  (1.05 ns)

 <State 116>: 1.48ns
The critical path consists of the following:
	'select' operation ('select_ln114_4', conv_bckwd/main.cpp:114) [676]  (1.48 ns)

 <State 117>: 7.07ns
The critical path consists of the following:
	'add' operation ('add_ln114', conv_bckwd/main.cpp:114) [611]  (2.55 ns)
	'add' operation ('add_ln1118_5') [623]  (1.73 ns)
	'select' operation ('select_ln114_2', conv_bckwd/main.cpp:114) [624]  (0.687 ns)
	'add' operation of DSP[627] ('add_ln1118_6') [627]  (2.1 ns)

 <State 118>: 6.87ns
The critical path consists of the following:
	'or' operation ('or_ln114', conv_bckwd/main.cpp:114) [613]  (0 ns)
	'select' operation ('select_ln114', conv_bckwd/main.cpp:114) [614]  (0.978 ns)
	'add' operation ('add_ln1118_1') [643]  (2.11 ns)
	'add' operation ('add_ln1118_10') [648]  (3.79 ns)

 <State 119>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1') [650]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_bckwd/main.cpp:37 [660]  (3.25 ns)

 <State 120>: 4.3ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_bckwd/main.cpp:37 [660]  (3.25 ns)
	'mul' operation of DSP[669] ('mul_ln1192_1') [668]  (1.05 ns)

 <State 121>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[645] ('add_ln1118_9') [645]  (2.1 ns)
	'getelementptr' operation ('xbuf_V_addr_1') [647]  (0 ns)
	'load' operation ('xbuf_V_load') on array 'xbuf.V', conv_bckwd/main.cpp:36 [652]  (3.25 ns)

 <State 122>: 6.16ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load_1') on array 'dxbuf.V', conv_bckwd/main.cpp:80 [664]  (3.25 ns)
	'select' operation ('lhs') [666]  (0.805 ns)
	'add' operation of DSP[669] ('ret.V') [669]  (2.1 ns)

 <State 123>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[669] ('ret.V') [669]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dxbuf.V', conv_bckwd/main.cpp:80 [671]  (3.25 ns)

 <State 124>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', conv_bckwd/main.cpp:81 [654]  (3.25 ns)

 <State 125>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[657] ('ret.V') [657]  (2.1 ns)

 <State 126>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[657] ('ret.V') [657]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln8' on array 'dwbuf.V', conv_bckwd/main.cpp:81 [659]  (3.25 ns)

 <State 127>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln703') [679]  (2.08 ns)

 <State 128>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound121', conv_bckwd/main.cpp:110) [693]  (6.91 ns)

 <State 129>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:104) [696]  (6.98 ns)

 <State 130>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:104) [696]  (6.98 ns)

 <State 131>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:104) [696]  (6.98 ns)

 <State 132>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:104) [696]  (6.98 ns)

 <State 133>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:104) [696]  (6.98 ns)

 <State 134>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_bckwd/main.cpp:128) with incoming values : ('select_ln128_2', conv_bckwd/main.cpp:128) [701]  (0 ns)
	'mul' operation ('empty_93', conv_bckwd/main.cpp:128) [706]  (6.91 ns)

 <State 135>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_93', conv_bckwd/main.cpp:128) [706]  (6.91 ns)

 <State 136>: 3.77ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten124', conv_bckwd/main.cpp:129) with incoming values : ('select_ln129_4', conv_bckwd/main.cpp:129) [702]  (0 ns)
	'icmp' operation ('icmp_ln129', conv_bckwd/main.cpp:129) [715]  (2.78 ns)
	'select' operation ('select_ln128_5', conv_bckwd/main.cpp:128) [730]  (0.993 ns)

 <State 137>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1135', conv_bckwd/main.cpp:128) [717]  (6.91 ns)

 <State 138>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1135', conv_bckwd/main.cpp:128) [717]  (6.91 ns)

 <State 139>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln128', conv_bckwd/main.cpp:128) [716]  (0.698 ns)
	'add' operation ('add_ln129', conv_bckwd/main.cpp:129) [731]  (2.55 ns)
	'add' operation ('tmp6_mid1', conv_bckwd/main.cpp:129) [736]  (2.52 ns)
	'select' operation ('select_ln129_1', conv_bckwd/main.cpp:129) [737]  (0.733 ns)

 <State 140>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln129', conv_bckwd/main.cpp:129) [738]  (6.91 ns)

 <State 141>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln129', conv_bckwd/main.cpp:129) [738]  (6.91 ns)

 <State 142>: 3.5ns
The critical path consists of the following:
	'or' operation ('or_ln129', conv_bckwd/main.cpp:129) [733]  (0 ns)
	'select' operation ('select_ln129', conv_bckwd/main.cpp:129) [734]  (0.978 ns)
	'add' operation ('tmp8', conv_bckwd/main.cpp:130) [750]  (2.52 ns)

 <State 143>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_97', conv_bckwd/main.cpp:130) [751]  (6.91 ns)

 <State 144>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_97', conv_bckwd/main.cpp:130) [751]  (6.91 ns)

 <State 145>: 4.73ns
The critical path consists of the following:
	'add' operation ('add_ln132_2', conv_bckwd/main.cpp:132) [746]  (1.64 ns)
	'add' operation ('add_ln132_3', conv_bckwd/main.cpp:132) [762]  (1.55 ns)
	'add' operation ('add_ln132_4', conv_bckwd/main.cpp:132) [766]  (1.55 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:131) [759]  (7.3 ns)

 <State 147>: 4.8ns
The critical path consists of the following:
	'phi' operation ('l', conv_bckwd/main.cpp:131) with incoming values : ('add_ln131', conv_bckwd/main.cpp:131) [769]  (0 ns)
	'add' operation ('add_ln132_5', conv_bckwd/main.cpp:132) [779]  (1.55 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_bckwd/main.cpp:132) [781]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_bckwd/main.cpp:132) on array 'dwbuf.V', conv_bckwd/main.cpp:81 [782]  (3.25 ns)

 <State 148>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_bckwd/main.cpp:132) on array 'dwbuf.V', conv_bckwd/main.cpp:81 [782]  (3.25 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:132) [783]  (7.3 ns)

 <State 150>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:130) [786]  (7.3 ns)

 <State 151>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:130) [786]  (7.3 ns)

 <State 152>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:130) [786]  (7.3 ns)

 <State 153>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:130) [786]  (7.3 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:130) [786]  (7.3 ns)

 <State 155>: 3.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten160', conv_bckwd/main.cpp:138) with incoming values : ('add_ln138_1', conv_bckwd/main.cpp:138) [798]  (0 ns)
	'add' operation ('add_ln138_1', conv_bckwd/main.cpp:138) [801]  (3.52 ns)

 <State 156>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln138', conv_bckwd/main.cpp:138) [811]  (6.91 ns)

 <State 157>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln138', conv_bckwd/main.cpp:138) [811]  (6.91 ns)

 <State 158>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_103', conv_bckwd/main.cpp:139) [819]  (2.52 ns)
	'add' operation ('empty_104', conv_bckwd/main.cpp:139) [821]  (2.55 ns)

 <State 159>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:140) [827]  (7.3 ns)

 <State 160>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[832] ('mul_ln140', conv_bckwd/main.cpp:140) [832]  (1.05 ns)

 <State 161>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', conv_bckwd/main.cpp:140) with incoming values : ('add_ln140', conv_bckwd/main.cpp:140) [835]  (1.59 ns)

 <State 162>: 5.36ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:140) with incoming values : ('add_ln140', conv_bckwd/main.cpp:140) [835]  (0 ns)
	'add' operation ('add_ln141_1', conv_bckwd/main.cpp:141) [845]  (2.11 ns)
	'getelementptr' operation ('dxbuf_V_addr_1', conv_bckwd/main.cpp:141) [847]  (0 ns)
	'load' operation ('dxbuf_V_load', conv_bckwd/main.cpp:141) on array 'dxbuf.V', conv_bckwd/main.cpp:80 [848]  (3.25 ns)

 <State 163>: 3.25ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load', conv_bckwd/main.cpp:141) on array 'dxbuf.V', conv_bckwd/main.cpp:80 [848]  (3.25 ns)

 <State 164>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:141) [849]  (7.3 ns)

 <State 165>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:139) [852]  (7.3 ns)

 <State 166>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:139) [852]  (7.3 ns)

 <State 167>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:139) [852]  (7.3 ns)

 <State 168>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:139) [852]  (7.3 ns)

 <State 169>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:139) [852]  (7.3 ns)

 <State 170>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:147) [864]  (7.3 ns)

 <State 171>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_bckwd/main.cpp:147) with incoming values : ('add_ln147', conv_bckwd/main.cpp:147) [867]  (0 ns)
	'add' operation ('add_ln147', conv_bckwd/main.cpp:147) [868]  (2.52 ns)

 <State 172>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_2', conv_bckwd/main.cpp:148) on array 'dbbuf.V', conv_bckwd/main.cpp:82 [878]  (2.32 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:148) [879]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:152) [882]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:152) [882]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:152) [882]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:152) [882]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:152) [882]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
