$date
	Mon May 24 18:32:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! flag_zero $end
$var wire 1 " flag_sign $end
$var wire 1 # flag_overflow $end
$var wire 1 $ flag_lcarry $end
$var wire 1 % flag_acarry $end
$var wire 8 & bus_out [7:0] $end
$var wire 1 ' bus_en $end
$var reg 1 ( assert_bus $end
$var reg 1 ) clk $end
$var reg 8 * lhs_in [7:0] $end
$var reg 4 + operation [3:0] $end
$var reg 8 , rhs_in [7:0] $end
$scope module alu1 $end
$var wire 1 ( assert_bus $end
$var wire 1 ' bus_en $end
$var wire 1 ) clk $end
$var wire 1 $ flag_lcarry $end
$var wire 1 # flag_overflow $end
$var wire 8 - lhs_in [7:0] $end
$var wire 4 . operation [3:0] $end
$var wire 8 / rhs_in [7:0] $end
$var wire 8 0 rhs_out [7:0] $end
$var wire 9 1 result [8:0] $end
$var wire 8 2 lhs_out [7:0] $end
$var wire 1 3 lhs_carry_out $end
$var wire 1 ! flag_zero $end
$var wire 1 " flag_sign $end
$var wire 1 % flag_acarry $end
$var wire 1 4 carry $end
$var wire 8 5 bus_out [7:0] $end
$var wire 2 6 aluop_shift_select [1:0] $end
$var wire 4 7 aluop_logic_op [3:0] $end
$var wire 2 8 aluop_carry_select [1:0] $end
$var wire 1 9 alu_clk $end
$var reg 1 : lhs_carry_in $end
$var reg 1 ; prev_carry $end
$scope module alu_op1 $end
$var wire 1 9 alu_clk $end
$var wire 1 ) clk $end
$var wire 8 < current_op [7:0] $end
$var wire 4 = operation [3:0] $end
$var wire 2 > shift_select [1:0] $end
$var wire 1 ? select0 $end
$var wire 4 @ logic_op [3:0] $end
$var wire 2 A carry_select [1:0] $end
$upscope $end
$scope module lhs1 $end
$var wire 1 9 alu_clk $end
$var wire 1 : carry_in $end
$var wire 1 ) clk $end
$var wire 8 B in [7:0] $end
$var wire 2 C operation [1:0] $end
$var reg 1 3 carry_out $end
$var reg 8 D out [7:0] $end
$upscope $end
$scope module rhs1 $end
$var wire 1 9 alu_clk $end
$var wire 1 ) clk $end
$var wire 8 E lhs_in [7:0] $end
$var wire 4 F operation [3:0] $end
$var wire 8 G rhs_in [7:0] $end
$var reg 8 H out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
1?
b0 >
b0 =
b0 <
0;
0:
09
b0 8
b0 7
b0 6
b0 5
04
03
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
x(
x'
b0 &
0%
0$
0#
0"
1!
$end
#1000
1)
#2000
0)
#3000
19
1)
b1000 7
b1000 @
b1000 F
b11 6
b11 >
b11 C
b111000 <
0?
b1010 +
b1010 .
b1010 =
b10101010 ,
b10101010 /
b10101010 G
b1010101 *
b1010101 -
b1010101 B
b1010101 E
#4000
09
0)
#5000
1)
b0 7
b0 @
b0 F
b0 6
b0 >
b0 C
b0 <
1?
b0 +
b0 .
b0 =
#6000
0)
#7000
b11111111 &
b11111111 5
0!
1"
b11111111 1
b11111111 0
b11111111 H
19
1)
b1110 7
b1110 @
b1110 F
b11 6
b11 >
b11 C
b111110 <
0?
b1011 +
b1011 .
b1011 =
#8000
09
0)
#9000
1)
b0 7
b0 @
b0 F
b0 6
b0 >
b0 C
b0 <
1?
b0 +
b0 .
b0 =
#10000
0)
#11000
1%
b1000 &
b1000 5
0"
b11001000 2
b11001000 D
b100001000 1
b1000000 0
b1000000 H
19
1)
b1100 7
b1100 @
b1100 F
b1000000 ,
b1000000 /
b1000000 G
b11001000 *
b11001000 -
b11001000 B
b11001000 E
b1100 <
0?
b11 +
b11 .
b11 =
#12000
09
0)
#13000
1)
b0 7
b0 @
b0 F
b0 <
1?
b0 +
b0 .
b0 =
#14000
0)
#15000
0%
b0 0
b0 H
b0 2
b0 D
b1 &
b1 5
b1 1
14
1;
19
1)
b1100 7
b1100 @
b1100 F
b1 8
b1 A
b0 ,
b0 /
b0 G
b0 *
b0 -
b0 B
b0 E
b1001100 <
0?
b100 +
b100 .
b100 =
#16000
09
0)
#17000
1)
b0 &
b0 5
1!
b0 1
04
b0 7
b0 @
b0 F
b0 8
b0 A
b0 <
1?
b0 +
b0 .
b0 =
#18000
0)
#19000
0;
19
1)
b0 &
b0 5
1!
b0 1
04
b1100 7
b1100 @
b1100 F
b1 8
b1 A
b1001100 <
0?
b100 +
b100 .
b100 =
#20000
09
0)
#21000
1)
b0 7
b0 @
b0 F
b0 8
b0 A
b0 <
1?
b0 +
b0 .
b0 =
#22000
0)
#23000
1#
1"
b1111110 0
b1111110 H
b1 2
b1 D
19
1)
b10000000 &
b10000000 5
0!
b10000000 1
14
b11 7
b11 @
b11 F
b10 8
b10 A
b10000001 ,
b10000001 /
b10000001 G
b1 *
b1 -
b1 B
b1 E
b10000011 <
0?
b111 +
b111 .
b111 =
#24000
09
0)
#25000
1)
0#
b1111111 &
b1111111 5
0"
b1111111 1
04
b0 7
b0 @
b0 F
b0 8
b0 A
b0 <
1?
b0 +
b0 .
b0 =
#26000
0)
#27000
1)
#28000
0)
#29000
1)
#30000
0)
#31000
1)
#32000
0)
#33000
1)
#34000
0)
#35000
1)
