<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3586" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3586{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3586{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3586{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3586{left:207px;bottom:1068px;letter-spacing:0.11px;word-spacing:0.02px;}
#t5_3586{left:293px;bottom:1068px;letter-spacing:0.13px;}
#t6_3586{left:323px;bottom:1049px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_3586{left:74px;bottom:1030px;letter-spacing:-0.15px;}
#t8_3586{left:173px;bottom:1030px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t9_3586{left:227px;bottom:1030px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#ta_3586{left:366px;bottom:1030px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tb_3586{left:74px;bottom:1007px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_3586{left:74px;bottom:990px;letter-spacing:-0.14px;}
#td_3586{left:109px;bottom:997px;}
#te_3586{left:173px;bottom:1007px;letter-spacing:-0.11px;}
#tf_3586{left:74px;bottom:967px;letter-spacing:-0.11px;}
#tg_3586{left:74px;bottom:950px;letter-spacing:-0.13px;}
#th_3586{left:173px;bottom:967px;letter-spacing:-0.16px;}
#ti_3586{left:227px;bottom:967px;letter-spacing:-0.14px;}
#tj_3586{left:366px;bottom:967px;letter-spacing:-0.14px;}
#tk_3586{left:173px;bottom:927px;letter-spacing:-0.13px;}
#tl_3586{left:227px;bottom:927px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_3586{left:227px;bottom:910px;letter-spacing:-0.13px;}
#tn_3586{left:366px;bottom:927px;letter-spacing:-0.13px;}
#to_3586{left:366px;bottom:906px;letter-spacing:-0.14px;}
#tp_3586{left:366px;bottom:885px;letter-spacing:-0.14px;}
#tq_3586{left:366px;bottom:863px;letter-spacing:-0.13px;}
#tr_3586{left:366px;bottom:842px;letter-spacing:-0.13px;}
#ts_3586{left:366px;bottom:820px;letter-spacing:-0.14px;}
#tt_3586{left:366px;bottom:797px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tu_3586{left:366px;bottom:776px;letter-spacing:-0.14px;}
#tv_3586{left:366px;bottom:755px;letter-spacing:-0.14px;}
#tw_3586{left:366px;bottom:733px;letter-spacing:-0.13px;}
#tx_3586{left:366px;bottom:712px;letter-spacing:-0.14px;}
#ty_3586{left:366px;bottom:689px;letter-spacing:-0.13px;}
#tz_3586{left:366px;bottom:668px;letter-spacing:-0.13px;}
#t10_3586{left:366px;bottom:646px;letter-spacing:-0.14px;}
#t11_3586{left:366px;bottom:625px;letter-spacing:-0.14px;}
#t12_3586{left:366px;bottom:603px;letter-spacing:-0.13px;}
#t13_3586{left:366px;bottom:580px;letter-spacing:-0.13px;}
#t14_3586{left:366px;bottom:559px;letter-spacing:-0.13px;}
#t15_3586{left:366px;bottom:538px;letter-spacing:-0.13px;}
#t16_3586{left:366px;bottom:516px;letter-spacing:-0.13px;}
#t17_3586{left:366px;bottom:495px;letter-spacing:-0.14px;}
#t18_3586{left:366px;bottom:472px;letter-spacing:-0.13px;}
#t19_3586{left:366px;bottom:451px;letter-spacing:-0.13px;}
#t1a_3586{left:366px;bottom:429px;letter-spacing:-0.13px;}
#t1b_3586{left:173px;bottom:406px;letter-spacing:-0.11px;}
#t1c_3586{left:227px;bottom:406px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1d_3586{left:366px;bottom:406px;letter-spacing:-0.11px;}
#t1e_3586{left:366px;bottom:385px;letter-spacing:-0.12px;}
#t1f_3586{left:366px;bottom:364px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_3586{left:173px;bottom:341px;letter-spacing:-0.13px;}
#t1h_3586{left:227px;bottom:341px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1i_3586{left:366px;bottom:341px;letter-spacing:-0.11px;}
#t1j_3586{left:173px;bottom:318px;letter-spacing:-0.12px;}
#t1k_3586{left:227px;bottom:318px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_3586{left:366px;bottom:318px;letter-spacing:-0.11px;}
#t1m_3586{left:173px;bottom:295px;letter-spacing:-0.07px;}
#t1n_3586{left:227px;bottom:295px;letter-spacing:-0.11px;}
#t1o_3586{left:366px;bottom:295px;letter-spacing:-0.1px;}
#t1p_3586{left:173px;bottom:272px;letter-spacing:-0.09px;}
#t1q_3586{left:227px;bottom:272px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_3586{left:366px;bottom:272px;letter-spacing:-0.1px;}
#t1s_3586{left:74px;bottom:249px;letter-spacing:-0.12px;}
#t1t_3586{left:74px;bottom:232px;letter-spacing:-0.12px;}
#t1u_3586{left:173px;bottom:249px;letter-spacing:-0.16px;}
#t1v_3586{left:227px;bottom:249px;letter-spacing:-0.14px;}
#t1w_3586{left:366px;bottom:249px;letter-spacing:-0.14px;}
#t1x_3586{left:173px;bottom:209px;letter-spacing:-0.14px;}
#t1y_3586{left:227px;bottom:209px;letter-spacing:-0.11px;}
#t1z_3586{left:227px;bottom:192px;letter-spacing:-0.11px;}
#t20_3586{left:366px;bottom:209px;letter-spacing:-0.11px;}
#t21_3586{left:173px;bottom:169px;letter-spacing:-0.18px;}
#t22_3586{left:227px;bottom:169px;letter-spacing:-0.14px;}
#t23_3586{left:366px;bottom:169px;letter-spacing:-0.13px;}
#t24_3586{left:173px;bottom:147px;letter-spacing:-0.13px;}
#t25_3586{left:227px;bottom:147px;letter-spacing:-0.12px;}
#t26_3586{left:366px;bottom:147px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t27_3586{left:545px;bottom:147px;}
#t28_3586{left:548px;bottom:147px;letter-spacing:-0.12px;}
#t29_3586{left:366px;bottom:130px;letter-spacing:-0.11px;}
#t2a_3586{left:366px;bottom:113px;letter-spacing:-0.11px;}

.s1_3586{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3586{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3586{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3586{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_3586{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3586{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3586{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3586" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3586Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3586" style="-webkit-user-select: none;"><object width="935" height="1210" data="3586/3586.svg" type="image/svg+xml" id="pdf3586" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3586" class="t s1_3586">17-4 </span><span id="t2_3586" class="t s1_3586">Vol. 3B </span>
<span id="t3_3586" class="t s2_3586">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3586" class="t s3_3586">Table 17-4. </span><span id="t5_3586" class="t s3_3586">Incremental Bus Error Codes of Machine Check for Processors </span>
<span id="t6_3586" class="t s3_3586">Based on Intel® Core™ Microarchitecture </span>
<span id="t7_3586" class="t s4_3586">Type </span><span id="t8_3586" class="t s4_3586">Bit No. </span><span id="t9_3586" class="t s4_3586">Bit Function </span><span id="ta_3586" class="t s4_3586">Bit Description </span>
<span id="tb_3586" class="t s5_3586">MCA Error </span>
<span id="tc_3586" class="t s5_3586">Codes </span>
<span id="td_3586" class="t s6_3586">1 </span>
<span id="te_3586" class="t s5_3586">15:0 </span>
<span id="tf_3586" class="t s5_3586">Model Specific </span>
<span id="tg_3586" class="t s5_3586">Errors </span>
<span id="th_3586" class="t s5_3586">18:16 </span><span id="ti_3586" class="t s5_3586">Reserved </span><span id="tj_3586" class="t s5_3586">Reserved </span>
<span id="tk_3586" class="t s5_3586">24:19 </span><span id="tl_3586" class="t s5_3586">Bus Queue Request </span>
<span id="tm_3586" class="t s5_3586">Type </span>
<span id="tn_3586" class="t s5_3586">‘000001: BQ_PREF_READ_TYPE error. </span>
<span id="to_3586" class="t s5_3586">000000: BQ_DCU_READ_TYPE error. </span>
<span id="tp_3586" class="t s5_3586">000010: BQ_IFU_DEMAND_TYPE error </span>
<span id="tq_3586" class="t s5_3586">000011: BQ_IFU_DEMAND_NC_TYPE error. </span>
<span id="tr_3586" class="t s5_3586">000100: BQ_DCU_RFO_TYPE error. </span>
<span id="ts_3586" class="t s5_3586">000101: BQ_DCU_RFO_LOCK_TYPE error. </span>
<span id="tt_3586" class="t s5_3586">000110: BQ_DCU_ITOM_TYPE error. </span>
<span id="tu_3586" class="t s5_3586">001000: BQ_DCU_WB_TYPE error. </span>
<span id="tv_3586" class="t s5_3586">001010: BQ_DCU_WCEVICT_TYPE error. </span>
<span id="tw_3586" class="t s5_3586">001011: BQ_DCU_WCLINE_TYPE error. </span>
<span id="tx_3586" class="t s5_3586">001100: BQ_DCU_BTM_TYPE error. </span>
<span id="ty_3586" class="t s5_3586">001101: BQ_DCU_INTACK_TYPE error. </span>
<span id="tz_3586" class="t s5_3586">001110: BQ_DCU_INVALL2_TYPE error. </span>
<span id="t10_3586" class="t s5_3586">001111: BQ_DCU_FLUSHL2_TYPE error. </span>
<span id="t11_3586" class="t s5_3586">010000: BQ_DCU_PART_RD_TYPE error. </span>
<span id="t12_3586" class="t s5_3586">010010: BQ_DCU_PART_WR_TYPE error. </span>
<span id="t13_3586" class="t s5_3586">010100: BQ_DCU_SPEC_CYC_TYPE error. </span>
<span id="t14_3586" class="t s5_3586">011000: BQ_DCU_IO_RD_TYPE error. </span>
<span id="t15_3586" class="t s5_3586">011001: BQ_DCU_IO_WR_TYPE error. </span>
<span id="t16_3586" class="t s5_3586">011100: BQ_DCU_LOCK_RD_TYPE error. </span>
<span id="t17_3586" class="t s5_3586">011110: BQ_DCU_SPLOCK_RD_TYPE error. </span>
<span id="t18_3586" class="t s5_3586">011101: BQ_DCU_LOCK_WR_TYPE error. </span>
<span id="t19_3586" class="t s5_3586">100100: BQ_L2_WI_RFO_TYPE error. </span>
<span id="t1a_3586" class="t s5_3586">100110: BQ_L2_WI_ITOM_TYPE error. </span>
<span id="t1b_3586" class="t s5_3586">27:25 </span><span id="t1c_3586" class="t s5_3586">Bus Queue Error Type </span><span id="t1d_3586" class="t s5_3586">‘001: Address Parity Error. </span>
<span id="t1e_3586" class="t s5_3586">‘010: Response Hard Error. </span>
<span id="t1f_3586" class="t s5_3586">‘011: Response Parity Error. </span>
<span id="t1g_3586" class="t s5_3586">28 </span><span id="t1h_3586" class="t s5_3586">MCE Driven </span><span id="t1i_3586" class="t s5_3586">1 if MCE is driven. </span>
<span id="t1j_3586" class="t s5_3586">29 </span><span id="t1k_3586" class="t s5_3586">MCE Observed </span><span id="t1l_3586" class="t s5_3586">1 if MCE is observed. </span>
<span id="t1m_3586" class="t s5_3586">30 </span><span id="t1n_3586" class="t s5_3586">Internal BINIT </span><span id="t1o_3586" class="t s5_3586">1 if BINIT driven for this processor. </span>
<span id="t1p_3586" class="t s5_3586">31 </span><span id="t1q_3586" class="t s5_3586">BINIT Observed </span><span id="t1r_3586" class="t s5_3586">1 if BINIT is observed for this processor. </span>
<span id="t1s_3586" class="t s5_3586">Other </span>
<span id="t1t_3586" class="t s5_3586">Information </span>
<span id="t1u_3586" class="t s5_3586">33:32 </span><span id="t1v_3586" class="t s5_3586">Reserved </span><span id="t1w_3586" class="t s5_3586">Reserved </span>
<span id="t1x_3586" class="t s5_3586">34 </span><span id="t1y_3586" class="t s5_3586">PIC and FSB Data </span>
<span id="t1z_3586" class="t s5_3586">Parity </span>
<span id="t20_3586" class="t s5_3586">Data Parity detected on either PIC or FSB access. </span>
<span id="t21_3586" class="t s5_3586">35 </span><span id="t22_3586" class="t s5_3586">Reserved </span><span id="t23_3586" class="t s5_3586">Reserved </span>
<span id="t24_3586" class="t s5_3586">36 </span><span id="t25_3586" class="t s5_3586">Response Parity Error </span><span id="t26_3586" class="t s5_3586">This bit is asserted in IA32_MC</span><span id="t27_3586" class="t s7_3586">i</span><span id="t28_3586" class="t s5_3586">_STATUS if this component has received a parity </span>
<span id="t29_3586" class="t s5_3586">error on the RS[2:0]# pins for a response transaction. The RS signals are checked </span>
<span id="t2a_3586" class="t s5_3586">by the RSP# external pin. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
