{
	"cts__timing__setup__tns__pre_repair": -162035,
	"cts__timing__setup__ws__pre_repair": -347.566,
	"cts__clock__skew__setup__pre_repair": 251.792,
	"cts__clock__skew__hold__pre_repair": 251.77,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.000827723,
	"cts__timing__drv__max_slew__pre_repair": 7,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0242428,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1019,
	"cts__timing__drv__hold_violation_count__pre_repair": 958,
	"cts__power__internal__total__pre_repair": 0.00689702,
	"cts__power__switching__total__pre_repair": 0.00752694,
	"cts__power__leakage__total__pre_repair": 2.19786e-06,
	"cts__power__total__pre_repair": 0.0144262,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 6501.56,
	"cts__design__core__area__pre_repair": 5827.17,
	"cts__design__instance__count__pre_repair": 19640,
	"cts__design__instance__area__pre_repair": 2352.1,
	"cts__design__instance__count__stdcell__pre_repair": 19640,
	"cts__design__instance__area__stdcell__pre_repair": 2352.1,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.403644,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.403644,
	"cts__timing__setup__tns__post_repair": -162035,
	"cts__timing__setup__ws__post_repair": -347.566,
	"cts__clock__skew__setup__post_repair": 251.792,
	"cts__clock__skew__hold__post_repair": 251.77,
	"cts__timing__drv__max_slew_limit__post_repair": -0.000827723,
	"cts__timing__drv__max_slew__post_repair": 7,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0242428,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1019,
	"cts__timing__drv__hold_violation_count__post_repair": 958,
	"cts__power__internal__total__post_repair": 0.00689702,
	"cts__power__switching__total__post_repair": 0.00752694,
	"cts__power__leakage__total__post_repair": 2.19786e-06,
	"cts__power__total__post_repair": 0.0144262,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 6501.56,
	"cts__design__core__area__post_repair": 5827.17,
	"cts__design__instance__count__post_repair": 19640,
	"cts__design__instance__area__post_repair": 2352.1,
	"cts__design__instance__count__stdcell__post_repair": 19640,
	"cts__design__instance__area__stdcell__post_repair": 2352.1,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.403644,
	"cts__design__instance__utilization__stdcell__post_repair": 0.403644,
	"cts__design__instance__displacement__total": 113,
	"cts__design__instance__displacement__mean": 0.005,
	"cts__design__instance__displacement__max": 1.836,
	"cts__route__wirelength__estimated": 65641,
	"cts__design__instance__count__setup_buffer": 160,
	"cts__design__instance__count__hold_buffer": 1158,
	"cts__design__instance__displacement__total": 3901.84,
	"cts__design__instance__displacement__mean": 0.186,
	"cts__design__instance__displacement__max": 8.694,
	"cts__route__wirelength__estimated": 70959,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -104.057,
	"cts__timing__setup__ws": -3.49287,
	"cts__clock__skew__setup": 251.066,
	"cts__clock__skew__hold": 251.043,
	"cts__timing__drv__max_slew_limit": 0.0486796,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.023598,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 61,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00693367,
	"cts__power__switching__total": 0.007414,
	"cts__power__leakage__total": 2.32251e-06,
	"cts__power__total": 0.01435,
	"cts__design__io": 264,
	"cts__design__die__area": 6501.56,
	"cts__design__core__area": 5827.17,
	"cts__design__instance__count": 20958,
	"cts__design__instance__area": 2452.28,
	"cts__design__instance__count__stdcell": 20958,
	"cts__design__instance__area__stdcell": 2452.28,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.420836,
	"cts__design__instance__utilization__stdcell": 0.420836
}