

================================================================
== Vitis HLS Report for 'load_vec'
================================================================
* Date:           Sat Sep 27 23:15:27 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.562 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |      768|      768|         2|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       96|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       36|     -|
|Register             |        -|      -|       17|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       17|      152|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U239  |sparsemux_17_3_32_1_1  |        0|   0|  0|  96|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  96|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_205_p2         |         +|   0|  0|  10|          10|           1|
    |ap_condition_166           |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_211_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  20|          23|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |  16|          2|   10|         20|
    |i_fu_82                  |  16|          2|   10|         20|
    |real_start               |   1|          2|    1|          2|
    |vector_stream_blk_n      |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_82                  |  10|   0|   10|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |trunc_ln12_reg_338       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|       load_vec|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|       load_vec|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|       load_vec|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|       load_vec|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|       load_vec|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|       load_vec|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|       load_vec|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|       load_vec|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|       load_vec|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|       load_vec|  return value|
|vector_stream_din             |  out|   32|     ap_fifo|  vector_stream|       pointer|
|vector_stream_full_n          |   in|    1|     ap_fifo|  vector_stream|       pointer|
|vector_stream_write           |  out|    1|     ap_fifo|  vector_stream|       pointer|
|vector_stream_num_data_valid  |   in|   32|     ap_fifo|  vector_stream|       pointer|
|vector_stream_fifo_cap        |   in|   32|     ap_fifo|  vector_stream|       pointer|
|i_vec_0_address0              |  out|    7|   ap_stable|        i_vec_0|         array|
|i_vec_0_ce0                   |  out|    1|   ap_stable|        i_vec_0|         array|
|i_vec_0_q0                    |   in|   32|   ap_stable|        i_vec_0|         array|
|i_vec_1_address0              |  out|    7|   ap_stable|        i_vec_1|         array|
|i_vec_1_ce0                   |  out|    1|   ap_stable|        i_vec_1|         array|
|i_vec_1_q0                    |   in|   32|   ap_stable|        i_vec_1|         array|
|i_vec_2_address0              |  out|    7|   ap_stable|        i_vec_2|         array|
|i_vec_2_ce0                   |  out|    1|   ap_stable|        i_vec_2|         array|
|i_vec_2_q0                    |   in|   32|   ap_stable|        i_vec_2|         array|
|i_vec_3_address0              |  out|    7|   ap_stable|        i_vec_3|         array|
|i_vec_3_ce0                   |  out|    1|   ap_stable|        i_vec_3|         array|
|i_vec_3_q0                    |   in|   32|   ap_stable|        i_vec_3|         array|
|i_vec_4_address0              |  out|    7|   ap_stable|        i_vec_4|         array|
|i_vec_4_ce0                   |  out|    1|   ap_stable|        i_vec_4|         array|
|i_vec_4_q0                    |   in|   32|   ap_stable|        i_vec_4|         array|
|i_vec_5_address0              |  out|    7|   ap_stable|        i_vec_5|         array|
|i_vec_5_ce0                   |  out|    1|   ap_stable|        i_vec_5|         array|
|i_vec_5_q0                    |   in|   32|   ap_stable|        i_vec_5|         array|
|i_vec_6_address0              |  out|    7|   ap_stable|        i_vec_6|         array|
|i_vec_6_ce0                   |  out|    1|   ap_stable|        i_vec_6|         array|
|i_vec_6_q0                    |   in|   32|   ap_stable|        i_vec_6|         array|
|i_vec_7_address0              |  out|    7|   ap_stable|        i_vec_7|         array|
|i_vec_7_ce0                   |  out|    1|   ap_stable|        i_vec_7|         array|
|i_vec_7_q0                    |   in|   32|   ap_stable|        i_vec_7|         array|
+------------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:12]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_7, i1 1, void @p_str"   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_6, i1 1, void @p_str"   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_5, i1 1, void @p_str"   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_4, i1 1, void @p_str"   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_3, i1 1, void @p_str"   --->   Operation 10 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_2, i1 1, void @p_str"   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_1, i1 1, void @p_str"   --->   Operation 12 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_0, i1 1, void @p_str"   --->   Operation 13 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.39ns)   --->   "%store_ln12 = store i10 0, i10 %i" [kernel_MatMul.cpp:12]   --->   Operation 15 'store' 'store_ln12' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [kernel_MatMul.cpp:12]   --->   Operation 16 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [kernel_MatMul.cpp:12]   --->   Operation 17 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%add_ln12 = add i10 %i_2, i10 1" [kernel_MatMul.cpp:12]   --->   Operation 18 'add' 'add_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%icmp_ln12 = icmp_eq  i10 %i_2, i10 768" [kernel_MatMul.cpp:12]   --->   Operation 19 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.end" [kernel_MatMul.cpp:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i10 %i_2" [kernel_MatMul.cpp:12]   --->   Operation 21 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_2, i32 3, i32 9" [kernel_MatMul.cpp:12]   --->   Operation 22 'partselect' 'lshr_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %lshr_ln" [kernel_MatMul.cpp:12]   --->   Operation 23 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_vec_0_addr = getelementptr i32 %i_vec_0, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 24 'getelementptr' 'i_vec_0_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_vec_1_addr = getelementptr i32 %i_vec_1, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 25 'getelementptr' 'i_vec_1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_vec_2_addr = getelementptr i32 %i_vec_2, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 26 'getelementptr' 'i_vec_2_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_vec_3_addr = getelementptr i32 %i_vec_3, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 27 'getelementptr' 'i_vec_3_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_vec_4_addr = getelementptr i32 %i_vec_4, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 28 'getelementptr' 'i_vec_4_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_vec_5_addr = getelementptr i32 %i_vec_5, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 29 'getelementptr' 'i_vec_5_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_vec_6_addr = getelementptr i32 %i_vec_6, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 30 'getelementptr' 'i_vec_6_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_vec_7_addr = getelementptr i32 %i_vec_7, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 31 'getelementptr' 'i_vec_7_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_0_load = muxlogic i7 %i_vec_0_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_i_vec_0_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 33 [2/2] (0.72ns) (share mux size 3)   --->   "%i_vec_0_load = load i7 %i_vec_0_addr" [kernel_MatMul.cpp:15]   --->   Operation 33 'load' 'i_vec_0_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 34 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_1_load = muxlogic i7 %i_vec_1_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_i_vec_1_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 35 [2/2] (0.72ns) (share mux size 3)   --->   "%i_vec_1_load = load i7 %i_vec_1_addr" [kernel_MatMul.cpp:15]   --->   Operation 35 'load' 'i_vec_1_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 36 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_2_load = muxlogic i7 %i_vec_2_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_i_vec_2_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 37 [2/2] (0.72ns) (share mux size 3)   --->   "%i_vec_2_load = load i7 %i_vec_2_addr" [kernel_MatMul.cpp:15]   --->   Operation 37 'load' 'i_vec_2_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_3_load = muxlogic i7 %i_vec_3_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_i_vec_3_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 39 [2/2] (0.72ns) (share mux size 3)   --->   "%i_vec_3_load = load i7 %i_vec_3_addr" [kernel_MatMul.cpp:15]   --->   Operation 39 'load' 'i_vec_3_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 40 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_4_load = muxlogic i7 %i_vec_4_addr"   --->   Operation 40 'muxlogic' 'muxLogicRAMAddr_to_i_vec_4_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 41 [2/2] (0.72ns) (share mux size 3)   --->   "%i_vec_4_load = load i7 %i_vec_4_addr" [kernel_MatMul.cpp:15]   --->   Operation 41 'load' 'i_vec_4_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 42 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_5_load = muxlogic i7 %i_vec_5_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_i_vec_5_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 43 [2/2] (0.72ns) (share mux size 3)   --->   "%i_vec_5_load = load i7 %i_vec_5_addr" [kernel_MatMul.cpp:15]   --->   Operation 43 'load' 'i_vec_5_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 44 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_6_load = muxlogic i7 %i_vec_6_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_i_vec_6_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 45 [2/2] (0.72ns) (share mux size 3)   --->   "%i_vec_6_load = load i7 %i_vec_6_addr" [kernel_MatMul.cpp:15]   --->   Operation 45 'load' 'i_vec_6_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 46 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_7_load = muxlogic i7 %i_vec_7_addr"   --->   Operation 46 'muxlogic' 'muxLogicRAMAddr_to_i_vec_7_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 47 [2/2] (0.72ns) (share mux size 3)   --->   "%i_vec_7_load = load i7 %i_vec_7_addr" [kernel_MatMul.cpp:15]   --->   Operation 47 'load' 'i_vec_7_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%store_ln12 = store i10 %add_ln12, i10 %i" [kernel_MatMul.cpp:12]   --->   Operation 48 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.39>
ST_1 : Operation 65 [1/1] (0.28ns)   --->   "%ret_ln17 = ret" [kernel_MatMul.cpp:17]   --->   Operation 65 'ret' 'ret_ln17' <Predicate = (icmp_ln12)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113" [kernel_MatMul.cpp:13]   --->   Operation 49 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MatMul.cpp:14]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_106" [kernel_MatMul.cpp:12]   --->   Operation 51 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%i_vec_0_load = load i7 %i_vec_0_addr" [kernel_MatMul.cpp:15]   --->   Operation 52 'load' 'i_vec_0_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 53 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%i_vec_1_load = load i7 %i_vec_1_addr" [kernel_MatMul.cpp:15]   --->   Operation 53 'load' 'i_vec_1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 54 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%i_vec_2_load = load i7 %i_vec_2_addr" [kernel_MatMul.cpp:15]   --->   Operation 54 'load' 'i_vec_2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 55 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%i_vec_3_load = load i7 %i_vec_3_addr" [kernel_MatMul.cpp:15]   --->   Operation 55 'load' 'i_vec_3_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 56 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%i_vec_4_load = load i7 %i_vec_4_addr" [kernel_MatMul.cpp:15]   --->   Operation 56 'load' 'i_vec_4_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 57 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%i_vec_5_load = load i7 %i_vec_5_addr" [kernel_MatMul.cpp:15]   --->   Operation 57 'load' 'i_vec_5_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 58 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%i_vec_6_load = load i7 %i_vec_6_addr" [kernel_MatMul.cpp:15]   --->   Operation 58 'load' 'i_vec_6_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 59 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 3)   --->   "%i_vec_7_load = load i7 %i_vec_7_addr" [kernel_MatMul.cpp:15]   --->   Operation 59 'load' 'i_vec_7_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %i_vec_0_load, i3 1, i32 %i_vec_1_load, i3 2, i32 %i_vec_2_load, i3 3, i32 %i_vec_3_load, i3 4, i32 %i_vec_4_load, i3 5, i32 %i_vec_5_load, i3 6, i32 %i_vec_6_load, i3 7, i32 %i_vec_7_load, i32 <undef>, i3 %trunc_ln12" [kernel_MatMul.cpp:15]   --->   Operation 60 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %tmp" [kernel_MatMul.cpp:15]   --->   Operation 61 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln15 = muxlogic i32 %bitcast_ln15"   --->   Operation 62 'muxlogic' 'muxLogicFIFOData_to_write_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vector_stream, i32 %bitcast_ln15" [kernel_MatMul.cpp:15]   --->   Operation 63 'write' 'write_ln15' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [kernel_MatMul.cpp:12]   --->   Operation 64 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_vec_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vector_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                               (alloca           ) [ 010]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specinterface_ln0               (specinterface    ) [ 000]
store_ln12                      (store            ) [ 000]
br_ln12                         (br               ) [ 000]
i_2                             (load             ) [ 000]
add_ln12                        (add              ) [ 000]
icmp_ln12                       (icmp             ) [ 010]
br_ln12                         (br               ) [ 000]
trunc_ln12                      (trunc            ) [ 011]
lshr_ln                         (partselect       ) [ 000]
zext_ln12                       (zext             ) [ 000]
i_vec_0_addr                    (getelementptr    ) [ 011]
i_vec_1_addr                    (getelementptr    ) [ 011]
i_vec_2_addr                    (getelementptr    ) [ 011]
i_vec_3_addr                    (getelementptr    ) [ 011]
i_vec_4_addr                    (getelementptr    ) [ 011]
i_vec_5_addr                    (getelementptr    ) [ 011]
i_vec_6_addr                    (getelementptr    ) [ 011]
i_vec_7_addr                    (getelementptr    ) [ 011]
muxLogicRAMAddr_to_i_vec_0_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_1_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_2_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_3_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_4_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_5_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_6_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_7_load (muxlogic         ) [ 000]
store_ln12                      (store            ) [ 000]
specpipeline_ln13               (specpipeline     ) [ 000]
speclooptripcount_ln14          (speclooptripcount) [ 000]
specloopname_ln12               (specloopname     ) [ 000]
i_vec_0_load                    (load             ) [ 000]
i_vec_1_load                    (load             ) [ 000]
i_vec_2_load                    (load             ) [ 000]
i_vec_3_load                    (load             ) [ 000]
i_vec_4_load                    (load             ) [ 000]
i_vec_5_load                    (load             ) [ 000]
i_vec_6_load                    (load             ) [ 000]
i_vec_7_load                    (load             ) [ 000]
tmp                             (sparsemux        ) [ 000]
bitcast_ln15                    (bitcast          ) [ 000]
muxLogicFIFOData_to_write_ln15  (muxlogic         ) [ 000]
write_ln15                      (write            ) [ 000]
br_ln12                         (br               ) [ 000]
ret_ln17                        (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_vec_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_vec_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_vec_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_vec_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_vec_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_vec_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i_vec_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="i_vec_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vector_stream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_stream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_113"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_106"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln15_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_vec_0_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="7" slack="0"/>
<pin id="97" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_0_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_vec_1_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="7" slack="0"/>
<pin id="104" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_1_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_vec_2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_2_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_vec_3_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_3_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_vec_4_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_4_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_vec_5_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_5_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_vec_6_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_6_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_vec_7_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_7_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_0_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_1_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_2_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_3_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_4_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_5_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_6_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_7_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln12_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_2_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln12_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln12_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="10" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln12_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="lshr_ln_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="10" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="0" index="3" bw="5" slack="0"/>
<pin id="226" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln12_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="muxLogicRAMAddr_to_i_vec_0_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_0_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="muxLogicRAMAddr_to_i_vec_1_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_1_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="muxLogicRAMAddr_to_i_vec_2_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_2_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="muxLogicRAMAddr_to_i_vec_3_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_3_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="muxLogicRAMAddr_to_i_vec_4_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_4_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="muxLogicRAMAddr_to_i_vec_5_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_5_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="muxLogicRAMAddr_to_i_vec_6_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_6_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="muxLogicRAMAddr_to_i_vec_7_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_7_load/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln12_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="0" index="3" bw="3" slack="0"/>
<pin id="285" dir="0" index="4" bw="32" slack="0"/>
<pin id="286" dir="0" index="5" bw="3" slack="0"/>
<pin id="287" dir="0" index="6" bw="32" slack="0"/>
<pin id="288" dir="0" index="7" bw="3" slack="0"/>
<pin id="289" dir="0" index="8" bw="32" slack="0"/>
<pin id="290" dir="0" index="9" bw="3" slack="0"/>
<pin id="291" dir="0" index="10" bw="32" slack="0"/>
<pin id="292" dir="0" index="11" bw="3" slack="0"/>
<pin id="293" dir="0" index="12" bw="32" slack="0"/>
<pin id="294" dir="0" index="13" bw="3" slack="0"/>
<pin id="295" dir="0" index="14" bw="32" slack="0"/>
<pin id="296" dir="0" index="15" bw="3" slack="0"/>
<pin id="297" dir="0" index="16" bw="32" slack="0"/>
<pin id="298" dir="0" index="17" bw="32" slack="0"/>
<pin id="299" dir="0" index="18" bw="3" slack="1"/>
<pin id="300" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln15_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="muxLogicFIFOData_to_write_ln15_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln15/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="338" class="1005" name="trunc_ln12_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_vec_0_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="1"/>
<pin id="345" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_0_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_vec_1_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_1_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_vec_2_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="1"/>
<pin id="355" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_2_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_vec_3_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="1"/>
<pin id="360" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_3_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_vec_4_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="1"/>
<pin id="365" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_4_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_vec_5_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_5_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="i_vec_6_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="1"/>
<pin id="375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_6_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="i_vec_7_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="1"/>
<pin id="380" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="80" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="93" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="100" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="107" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="114" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="121" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="128" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="135" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="142" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="202" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="202" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="234"><net_src comp="221" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="242"><net_src comp="231" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="246"><net_src comp="93" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="100" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="107" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="114" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="121" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="128" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="135" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="142" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="205" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="303"><net_src comp="149" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="305"><net_src comp="155" pin="3"/><net_sink comp="280" pin=4"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="280" pin=5"/></net>

<net id="307"><net_src comp="161" pin="3"/><net_sink comp="280" pin=6"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="280" pin=7"/></net>

<net id="309"><net_src comp="167" pin="3"/><net_sink comp="280" pin=8"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="280" pin=9"/></net>

<net id="311"><net_src comp="173" pin="3"/><net_sink comp="280" pin=10"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="280" pin=11"/></net>

<net id="313"><net_src comp="179" pin="3"/><net_sink comp="280" pin=12"/></net>

<net id="314"><net_src comp="74" pin="0"/><net_sink comp="280" pin=13"/></net>

<net id="315"><net_src comp="185" pin="3"/><net_sink comp="280" pin=14"/></net>

<net id="316"><net_src comp="76" pin="0"/><net_sink comp="280" pin=15"/></net>

<net id="317"><net_src comp="191" pin="3"/><net_sink comp="280" pin=16"/></net>

<net id="318"><net_src comp="78" pin="0"/><net_sink comp="280" pin=17"/></net>

<net id="322"><net_src comp="280" pin="19"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="82" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="341"><net_src comp="217" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="280" pin=18"/></net>

<net id="346"><net_src comp="93" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="351"><net_src comp="100" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="356"><net_src comp="107" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="361"><net_src comp="114" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="366"><net_src comp="121" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="371"><net_src comp="128" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="376"><net_src comp="135" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="381"><net_src comp="142" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_vec_0 | {}
	Port: i_vec_1 | {}
	Port: i_vec_2 | {}
	Port: i_vec_3 | {}
	Port: i_vec_4 | {}
	Port: i_vec_5 | {}
	Port: i_vec_6 | {}
	Port: i_vec_7 | {}
	Port: vector_stream | {2 }
 - Input state : 
	Port: load_vec : i_vec_0 | {1 2 }
	Port: load_vec : i_vec_1 | {1 2 }
	Port: load_vec : i_vec_2 | {1 2 }
	Port: load_vec : i_vec_3 | {1 2 }
	Port: load_vec : i_vec_4 | {1 2 }
	Port: load_vec : i_vec_5 | {1 2 }
	Port: load_vec : i_vec_6 | {1 2 }
	Port: load_vec : i_vec_7 | {1 2 }
  - Chain level:
	State 1
		store_ln12 : 1
		i_2 : 1
		add_ln12 : 2
		icmp_ln12 : 2
		br_ln12 : 3
		trunc_ln12 : 2
		lshr_ln : 2
		zext_ln12 : 3
		i_vec_0_addr : 4
		i_vec_1_addr : 4
		i_vec_2_addr : 4
		i_vec_3_addr : 4
		i_vec_4_addr : 4
		i_vec_5_addr : 4
		i_vec_6_addr : 4
		i_vec_7_addr : 4
		muxLogicRAMAddr_to_i_vec_0_load : 5
		i_vec_0_load : 5
		muxLogicRAMAddr_to_i_vec_1_load : 5
		i_vec_1_load : 5
		muxLogicRAMAddr_to_i_vec_2_load : 5
		i_vec_2_load : 5
		muxLogicRAMAddr_to_i_vec_3_load : 5
		i_vec_3_load : 5
		muxLogicRAMAddr_to_i_vec_4_load : 5
		i_vec_4_load : 5
		muxLogicRAMAddr_to_i_vec_5_load : 5
		i_vec_5_load : 5
		muxLogicRAMAddr_to_i_vec_6_load : 5
		i_vec_6_load : 5
		muxLogicRAMAddr_to_i_vec_7_load : 5
		i_vec_7_load : 5
		store_ln12 : 3
	State 2
		tmp : 1
		bitcast_ln15 : 2
		muxLogicFIFOData_to_write_ln15 : 3
		write_ln15 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
| sparsemux|               tmp_fu_280               |    0    |    96   |
|----------|----------------------------------------|---------|---------|
|    add   |             add_ln12_fu_205            |    0    |    10   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln12_fu_211            |    0    |    4    |
|----------|----------------------------------------|---------|---------|
|   write  |         write_ln15_write_fu_86         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |            trunc_ln12_fu_217           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|partselect|             lshr_ln_fu_221             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   zext   |            zext_ln12_fu_231            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          | muxLogicRAMAddr_to_i_vec_0_load_fu_243 |    0    |    0    |
|          | muxLogicRAMAddr_to_i_vec_1_load_fu_247 |    0    |    0    |
|          | muxLogicRAMAddr_to_i_vec_2_load_fu_251 |    0    |    0    |
|          | muxLogicRAMAddr_to_i_vec_3_load_fu_255 |    0    |    0    |
| muxlogic | muxLogicRAMAddr_to_i_vec_4_load_fu_259 |    0    |    0    |
|          | muxLogicRAMAddr_to_i_vec_5_load_fu_263 |    0    |    0    |
|          | muxLogicRAMAddr_to_i_vec_6_load_fu_267 |    0    |    0    |
|          | muxLogicRAMAddr_to_i_vec_7_load_fu_271 |    0    |    0    |
|          |  muxLogicFIFOData_to_write_ln15_fu_324 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   110   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_328     |   10   |
|i_vec_0_addr_reg_343|    7   |
|i_vec_1_addr_reg_348|    7   |
|i_vec_2_addr_reg_353|    7   |
|i_vec_3_addr_reg_358|    7   |
|i_vec_4_addr_reg_363|    7   |
|i_vec_5_addr_reg_368|    7   |
|i_vec_6_addr_reg_373|    7   |
|i_vec_7_addr_reg_378|    7   |
| trunc_ln12_reg_338 |    3   |
+--------------------+--------+
|        Total       |   69   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_149 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_155 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_161 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_167 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_173 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_179 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_185 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_191 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   112  ||   2.88  ||    0    ||    64   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   64   |
|  Register |    -   |   69   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   69   |   174  |
+-----------+--------+--------+--------+
