---
layout: post
title: FPGA Boards and Programming the Numato Mimas V2
date: '2019-05-18T17:45:00.000-07:00'
author: gojimmypi
tags:
- Xilinx
- FPGA
- Spartan6
- Mimas V2
- Numato
- Pano Logic
- JTAG. ISE
modified_time: '2019-05-19T17:14:33.697-07:00'
thumbnail: https://3.bp.blogspot.com/-F_rsveAgotQ/XOAY6gGBb9I/AAAAAAAACBc/3oS0resKpWInmFN37LkhD3Hpo3RsPSEqACLcBGAs/s72-c/numato%2Bpic%2Bcropped.jpg
blogger_id: tag:blogger.com,1999:blog-4109066286647243251.post-5728290207286684377
blogger_orig_url: https://gojimmypi.blogspot.com/2019/05/fpga-boards-and-programming-numato.html
---

I've been learning about FPGA devices... recording my thoughts, experiences, and technical notes here on this blog. In the span of just a few weeks - two different devices caught my attention. One is the&nbsp;<a href="https://numato.com/product/mimas-v2-spartan-6-fpga-development-board-with-ddr-sdram">Numato Mimas V2 Spartan 6 FPGA Development Board with DDR SDRAM</a>&nbsp;complete with audio, video, SD slot, 7-segment display, on-board LEDs, and more... for about 50 bucks.<br /><br /><table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody><tr><td style="text-align: center;"><a href="https://3.bp.blogspot.com/-F_rsveAgotQ/XOAY6gGBb9I/AAAAAAAACBc/3oS0resKpWInmFN37LkhD3Hpo3RsPSEqACLcBGAs/s1600/numato%2Bpic%2Bcropped.jpg" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" data-original-height="1110" data-original-width="890" height="320" src="https://3.bp.blogspot.com/-F_rsveAgotQ/XOAY6gGBb9I/AAAAAAAACBc/3oS0resKpWInmFN37LkhD3Hpo3RsPSEqACLcBGAs/s320/numato%2Bpic%2Bcropped.jpg" width="255" /></a></td></tr><tr><td class="tr-caption" style="text-align: center;">Numato Mimas-V2 FPGA Development Board with demo code running</td></tr></tbody></table><div class="separator" style="clear: both; text-align: center;"></div><br />The other is the old, now obsolete but excellent new learning opportunity&nbsp;<a href="http://mimas%20v2%20spartan%206%20fpga%20development%20board%20with%20ddr%20sdram/">Pano Logic</a>&nbsp;zero client that happen to also have a Xilinx(TM) chip on board:<br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://4.bp.blogspot.com/-Z7MS4dRpyDk/XOAZY6UHKFI/AAAAAAAACBk/UyM3m41lIjYDFZY5mbMqfVirLnKJeMaVQCLcBGAs/s1600/Pano.jpg" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="675" data-original-width="1200" height="180" src="https://4.bp.blogspot.com/-Z7MS4dRpyDk/XOAZY6UHKFI/AAAAAAAACBk/UyM3m41lIjYDFZY5mbMqfVirLnKJeMaVQCLcBGAs/s320/Pano.jpg" width="320" /></a></div><br />In particular, Tom Verbeure has these impressive&nbsp;<a href="https://github.com/tomverbeure/panologic">Pano Logic Zero Logic G1</a>&nbsp;and&nbsp;<a href="https://github.com/tomverbeure/panologic-g2">G2</a>&nbsp;GitHub repositories&nbsp;(see also&nbsp;<a href="https://hackaday.io/project/136227-pano-logic-zero-client-g1">this Hackaday project</a>).<br /><br />Last year, I bought one of those Altera Cylone IV boards on ebay, and wrote a little <a href="{{ site.baseurl }}{% post_url 2018-02-03-first-fpga-test-drive-with-altera %}">blog</a> about it. Setup was a long and tedious process. I never ended up doing much with that board.<br /><br />More recently - I've been tinkering with the Lattice iCE40 chips, such as the one found in the awesome <a href="https://tinyfpga.com/bx/guide.html">tinyFPGA BX</a> board and the somewhat rare but much more feature-rich <a href="https://radiona.org/new-fpga-board-ulx3s/">ULX3S</a> board (which is also in the running to hopefully take first place in the <a href="https://prize.supplyframe.com/">Hackaday Contest</a>, vote for it <a href="https://hackaday.io/project/159108-ulx3s-powerful-ecp5-board-for-open-source-fpga">here</a>). I'm also awaiting my first <a href="https://www.crowdsupply.com/1bitsquared/icebreaker-fpga">iCEBreaker</a> board from <a href="https://1bitsquared.com/">1bitsquared</a> that certainly looks interesting.<br /><br />I have several blog posts on the iCE40 FPGA, including&nbsp;<a href="{{ site.baseurl }}{% post_url 2019-01-02-tinyfpga-bx-using-tinyprog-in-wsl %}">using the tinyFPGA on WSL</a>, loading up a soft&nbsp;<a href="{{ site.baseurl }}{% post_url 2019-01-04-risc-v-on-fpga-tinyfpga-via-wsl %}">RISC-V on the tinyFPGA</a>, and more recently some ULX3S topics:&nbsp;<a href="{{ site.baseurl }}{% post_url 2019-02-09-ulx3s-day-1 %}">first day</a>&nbsp;more on&nbsp;<a href="{{ site.baseurl }}{% post_url 2019-02-12-ulx3s-ujprog-on-windows-wsl-or-minggw %}">using WSL</a>, some&nbsp;<a href="{{ site.baseurl }}{% post_url 2019-03-31-ulx3s-fpga-examples %}">samples and walk-through examples</a>&nbsp;and most recently my&nbsp;<a href="{{ site.baseurl }}{% post_url 2019-03-31-ulx3s-sdr-with-alinx-adda %}">AD/DA with the ULX3S</a>.<br /><br />In addition to proprietary vendor tools - I've been using <a href="https://github.com/YosysHQ/yosys">yosys</a> &amp; <a href="https://github.com/YosysHQ/nextpnr">nextpnr</a> open source FPGA programming tools. The community is really awesome, with people impressively helpful and patient despite my sometimes clearly newbie questions. Although I have a background in Electronic Engineering, I work at the Day Job as a Senior Software Engineer (mainly C#, SQL). Learning FPGA is something I've wanted to do for quite some time. This has been quite a humbling and interesting experience.<br /><br />Certainly one of the interesting topics related to FPGA programming is Formal Verification. I've been reading a lot about this, but many of the examples have been with quite complex systems. Fortunately <a href="https://twitter.com/zipcpu">@zipcpu</a> published <a href="http://zipcpu.com/blog/2018/03/10/induction-exercise.html">An Exercise in using Formal Induction</a>: a small and focused walk-though that illustrates the concepts of Formal Verification with a relatively simple FPGA shift register.<br /><br />I've had some reservations about the Xilinx chips - not the least concern of which was the story earlier this year where <a href="https://www.eevblog.com/forum/chat/xilinx-sends-lawyers-after-online-educators/">Xilinx sent lawyers after online educators</a>. Additionally, their <a href="https://www.xilinx.com/products/design-tools/vivado.html#buy">Vivado software costs thousands of dollars</a>, making the kitchen-table learning experience quite a bit less desirable. Still, one cannot deny they are a major player in the FPGA world. Despite the <a href="https://www.fool.com/investing/2019/04/25/why-xilinx-stock-tumbled-today.aspx">sharp drop on April 24/25</a> - their stock appears to still be <a href="https://www.google.com/search?q=xilinx+stock&amp;rlz=1C1DKCZ_enUS775US775&amp;oq=xilinx+stock&amp;aqs=chrome..69i57j0l5.2502j0j7&amp;sourceid=chrome&amp;ie=UTF-8">doing well</a> over the course of the last year. Further, the <a href="https://twitter.com/tom_verbeure/status/1125096019333603328?s=20">SPARTAN-6 chips do not require Vivado</a>&nbsp;(glad I learned that before downloading the full 18+ gig app! )<br /><blockquote class="tr_bq">"<a href="https://twitter.com/fpga_dave/status/1125093631436754947?s=20" target="_blank">Spartan-6 needs ISE, not Vivado - Vivado is only for 7-series and newer</a>"<br />&nbsp; &nbsp; -- @fpga_dave</blockquote>I'm downloading the&nbsp;<a href="https://www.xilinx.com/products/design-tools/ise-design-suite.html">ISE</a>&nbsp;which is considerably smaller, but still gigs in size. Any discussion on the ISE should certainly include this&nbsp;<a href="https://www.jann.cc/2014/09/08/installing_xilinx_ise_inside_a_docker_container.html">blog on Installing Xilinx ISE inside a Docker Container</a>.&nbsp; I think I'll try a normal install before venturing into Docker territory.<br /><br />Further, the Xilinx chips do not seem to be supported by the open source&nbsp;<a href="https://github.com/YosysHQ/yosys">yosys</a>&nbsp;&amp;&nbsp;<a href="https://github.com/YosysHQ/nextpnr">nextpnr</a>&nbsp;the way the iCE40 chips are. So it appears we are&nbsp; locked in to proprietary vendor tools for the Spartan-6 FPGA development.<br /><br />The MimasV2 board has a Xilinx&nbsp;<a href="https://www.xilinx.com/support/documentation/data_sheets/ds160.pdf">SPARTAN XC6SLX9 CSG324 FPGA</a>, which appears to be the second-to-lowest-end device with 9,152 logic cells and 106 user IOs. Still, this is probably more than adequate for a learning / development board.<br /><br /><table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody><tr><td style="text-align: center;"><a href="https://3.bp.blogspot.com/-Pe7jh8AE9GI/XM9NB01vlqI/AAAAAAAAB_o/UvUljPtIhi0zpkC9AfaTRp-1wAx4jQbFACLcBGAs/s1600/Spartan6%2BFeature%2BComparison.PNG" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" data-original-height="375" data-original-width="735" height="203" src="https://3.bp.blogspot.com/-Pe7jh8AE9GI/XM9NB01vlqI/AAAAAAAAB_o/UvUljPtIhi0zpkC9AfaTRp-1wAx4jQbFACLcBGAs/s400/Spartan6%2BFeature%2BComparison.PNG" width="400" /></a></td></tr><tr><td class="tr-caption" style="text-align: center;">Excerpt from Xilinx(TM) Spartan-6 Family Overview PDF&nbsp;&nbsp;</td></tr></tbody></table><br />My first experience with latest ISE was really horrible. The "Windows version" is actually an Oracle VirtuaBox linux VM. The Xilinx software might be ok, but the VM in which is runs is not cool. Perhaps I am just used to the clean and effective VM machines provided by the folks at VMWare. But in my case, the mouse controls were simply horrible &amp; lagged.&nbsp; The keyboard control is wonky: hold down the right-ctrl key. I am right handed, my right hand is usually on the mouse; super annoying to switch between the VM and my host. The list goes on.&nbsp; (Update: after a Windows reboot, the laggy mouse in the VirtualBox seems to have been resolved. Other operations are still wonky)<br /><br />In short, I highly recommend an older version of the ISE to run natively on Windows. The official version that was supported was Windows 7. So ymmv in Windows 10. I'm using the <strike>13.1 version</strike> (Update - There's a non-VM version 14.7 of the ISE) that can be downloaded from the <a href="https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools/archive.html">Xilinx archive</a>. Yes, you'll need an account to login and the free license will still be node-locked to your MAC address. Some of the ebay vendors include a disk with software.<br /><br />UPDATE: It appears that the VirtualBox version was probably created because of an apparent problem with JTAG drivers in Windows 10, given an "The Platform Cable USB is not detected" error like this:<br /><br /><pre><code>Enumerating cables. Please wait.<br />PROGRESS_START - Starting Operation.<br />Connecting to cable (Usb Port - USB21).<br />Checking cable driver.<br /> Source driver files not found.<br />The Platform Cable USB is not detected. Please connect a cable.If a cable is connected, please disconnect<br />and reconnect to the usb port, follow the instructions in the 'Found New Hardware Wizard', then retry<br />the Cable Setup operation.<br />PROGRESS_END - End Operation.<br />Elapsed time =      1 sec.<br /></code></pre><br />I found that running iMPACT as Administrator in Windows solved this problem for me:<br /><br /><table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody><tr><td style="text-align: center;"><a href="https://4.bp.blogspot.com/-wvLacmHorG4/XOHv9S-HgjI/AAAAAAAACFI/qlb-aoU_sR8G0LWwndku60Oke6olyANlACLcBGAs/s1600/iMPACT_RunAsAdmin.png" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" data-original-height="444" data-original-width="517" height="275" src="https://4.bp.blogspot.com/-wvLacmHorG4/XOHv9S-HgjI/AAAAAAAACFI/qlb-aoU_sR8G0LWwndku60Oke6olyANlACLcBGAs/s320/iMPACT_RunAsAdmin.png" width="320" /></a></td></tr><tr><td class="tr-caption" style="text-align: center;">Run iMPACT as Administrator to resolve USB&nbsp; JTAG device problems.</td></tr></tbody></table><br /><br />There are a bunch of apps that get installed with the Xilinx software. The development environment of interest is the ISE, listed under either 32bit or 64bit "Project Navigator". Although I have a 64 bit machine, the 32 bit software seemed to be more reliable.<br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://4.bp.blogspot.com/-0GXQiBKUJPM/XNjBj-gRfrI/AAAAAAAACAI/dqWd9UNF5a8-wyD_VpkbAv-MnV77DUySwCLcBGAs/s1600/ProjectNavigator.png" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="221" data-original-width="299" src="https://4.bp.blogspot.com/-0GXQiBKUJPM/XNjBj-gRfrI/AAAAAAAACAI/dqWd9UNF5a8-wyD_VpkbAv-MnV77DUySwCLcBGAs/s1600/ProjectNavigator.png" /></a></div><br />If you try to open a&nbsp;<a href="https://github.com/numato/samplecode/blob/master/FPGA/MimasV2/mimasV2Demo/mimasV2Demo.xise">Xilinx project file such as the Numato demo</a>, and the ISE just blinks and exits, it may be because the project file was created with a newer version. I found that simply editing the project file with your favorite text editor seems to work. Edit the version here:<br /><br /><table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody><tr><td><a href="https://4.bp.blogspot.com/-ZHMN6QH7ysw/XOCKaZrTr4I/AAAAAAAACCg/0hv9HiOh1NswSgdq2dbRoA2Az1xmwugJQCLcBGAs/s1600/MimasProjectVersion.png" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" data-original-height="431" data-original-width="814" height="168" src="https://4.bp.blogspot.com/-ZHMN6QH7ysw/XOCKaZrTr4I/AAAAAAAACCg/0hv9HiOh1NswSgdq2dbRoA2Az1xmwugJQCLcBGAs/s320/MimasProjectVersion.png" width="320" /></a></td></tr><tr><td class="tr-caption" style="font-size: 12.8px;">xise version setting</td></tr></tbody></table>If the ISE still exits immediately when double-clicking on an xise file, then the 64-bit version is probably launching. When I launch the 32 bit version, then manually open the xise project file, all seemed to go much more smoothly. I'm not sure why the 64 bit version is unhappy on my 64 bit Windows 10.<br /><br />Numato has a&nbsp;<a href="https://github.com/numato/samplecode">bunch of sample code on GitHub</a>, including the&nbsp;<a href="https://github.com/numato/samplecode/tree/master/FPGA/MimasV2/mimasV2Demo">demo source code</a>&nbsp;and an interesting&nbsp;<a href="https://github.com/numato/samplecode/tree/master/FPGA/ExpansionModules/IP4776CZ38HDMITransmitter">HDMI driver</a>. Here, I'm looking at the project demo in:<br /><br /><pre><code>./FPGA/MimasV2/mimasV2Demo/mimasV2Demo.xise</code></pre><br />The Numato sample code <a href="https://github.com/numato/samplecode/blob/master/FPGA/MimasV2/mimasV2Demo/readme.txt" target="_blank">README</a> indicates that to create a binary file in the ISE:<br /><blockquote><i>Right click on the "Generate Programming Files" process in the process window and select "Rerun all".</i></blockquote>That's great - if you can find the "Generate Programming Files":<br /><br /><table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody><tr><td style="text-align: center;"><a href="https://3.bp.blogspot.com/-nopfNXHHR-A/XOCUiss0V-I/AAAAAAAACC4/w1Rwus9-6GgBwkKsQXKdg3n-kcEH_gXLwCLcBGAs/s1600/mimasv2demo-1.PNG" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" data-original-height="582" data-original-width="576" height="400" src="https://3.bp.blogspot.com/-nopfNXHHR-A/XOCUiss0V-I/AAAAAAAACC4/w1Rwus9-6GgBwkKsQXKdg3n-kcEH_gXLwCLcBGAs/s400/mimasv2demo-1.PNG" width="393" /></a></td></tr><tr><td class="tr-caption" style="text-align: center;">By default, the "Generate Programming Files" is not visible.</td></tr></tbody></table><br />In order to actually create the binary file, click on the&nbsp;MimasV2TopModuleLX9 filename in the Hierarchy window, then the Generate Programming Files will appear in the lower pane:<br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://1.bp.blogspot.com/-5qbE_IbnK6s/XOCVUugpS6I/AAAAAAAACDA/VZE8sWGz1-ASAicdJuV1NdLDNcx36pcQQCLcBGAs/s1600/mimasv2demo-2.PNG" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="576" data-original-width="567" height="400" src="https://1.bp.blogspot.com/-5qbE_IbnK6s/XOCVUugpS6I/AAAAAAAACDA/VZE8sWGz1-ASAicdJuV1NdLDNcx36pcQQCLcBGAs/s400/mimasv2demo-2.PNG" width="392" /></a></div><br /><br />Unlike Visual Studio, that indicates at compile time where the binary files are... there was no indication in the ISE where the bit and bin files ended up. They ended up in the same directory as the xise file. Perhaps not exactly the best organization of files, but at least easy to find:<br /><br /><table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody><tr><td style="text-align: center;"><a href="https://2.bp.blogspot.com/-5GcgQrjkvD4/XOCWljokkCI/AAAAAAAACDM/LVEbmfmHLY0gtEDu8y-qO1CpmozK5NjcACLcBGAs/s1600/mimasV2%2Bbinary%2Bfiles.PNG" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" data-original-height="516" data-original-width="657" height="313" src="https://2.bp.blogspot.com/-5GcgQrjkvD4/XOCWljokkCI/AAAAAAAACDM/LVEbmfmHLY0gtEDu8y-qO1CpmozK5NjcACLcBGAs/s400/mimasV2%2Bbinary%2Bfiles.PNG" width="400" /></a></td></tr><tr><td class="tr-caption" style="text-align: center;">MimasV2 sample code bin and bit files.</td></tr></tbody></table>The bin and bit files are different sizes. I used the bin file.<br /><br />Poking around at things, I saw this message when clicking on "Module Level Utilization":<br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://1.bp.blogspot.com/-8Wu8QKmpjaM/XOCXznbfJII/AAAAAAAACDk/yg5LYae6u_8lhaXA8adD_pdmU4ebtyQGQCLcBGAs/s1600/Module%2BUtilization.PNG" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="229" data-original-width="787" height="184" src="https://1.bp.blogspot.com/-8Wu8QKmpjaM/XOCXznbfJII/AAAAAAAACDk/yg5LYae6u_8lhaXA8adD_pdmU4ebtyQGQCLcBGAs/s640/Module%2BUtilization.PNG" width="640" /></a></div><br />I read that about 5 times while trying to find where, exactly it was referring to. I'm glad I saved the snip of that, as after closing it, future clicks on the "Module Level Utilization" no longer gave the information.<br /><br />The actual location is found under "Implement Design". Right-click on "Map" and select "Process Properties":<br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://2.bp.blogspot.com/-8pFoAv6TL0o/XOCagPsyNGI/AAAAAAAACEQ/6kN9E2newFM__oBrG-blNFqn_aLdDNrsQCLcBGAs/s1600/ISE%2BMap.PNG" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="421" data-original-width="470" height="356" src="https://2.bp.blogspot.com/-8pFoAv6TL0o/XOCagPsyNGI/AAAAAAAACEQ/6kN9E2newFM__oBrG-blNFqn_aLdDNrsQCLcBGAs/s400/ISE%2BMap.PNG" width="400" /></a></div><div class="separator" style="clear: both; text-align: center;"></div><br />Then check this box:<br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://4.bp.blogspot.com/-zMPMHXGbWlw/XOCamP-Wu0I/AAAAAAAACEU/AD9Oz8wbSiUG-1uYAOFLoU3BFTqdDMkEwCLcBGAs/s1600/Generate%2BDetailed%2BMAP%2BReport.PNG" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="457" data-original-width="980" height="182" src="https://4.bp.blogspot.com/-zMPMHXGbWlw/XOCamP-Wu0I/AAAAAAAACEU/AD9Oz8wbSiUG-1uYAOFLoU3BFTqdDMkEwCLcBGAs/s400/Generate%2BDetailed%2BMAP%2BReport.PNG" width="400" /></a></div><br />Re-run the Map (right click, re-run)... and indeed the Module Level Utilization is now available:<br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://3.bp.blogspot.com/-gV4bp5ncwXM/XOCbudMCiPI/AAAAAAAACEk/uHgdqLqtdKYuZzlsxNseg-77iC9-7h73gCLcBGAs/s1600/Module%2BLevel%2BUtilization.PNG" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="573" data-original-width="1366" height="167" src="https://3.bp.blogspot.com/-gV4bp5ncwXM/XOCbudMCiPI/AAAAAAAACEk/uHgdqLqtdKYuZzlsxNseg-77iC9-7h73gCLcBGAs/s400/Module%2BLevel%2BUtilization.PNG" width="400" /></a></div><br />One thing in particular to the ISE newbie, is how to actually get binary data onto the FPGA. Tools - Program? No, of course not. There's something called "iMPACT" that is used for that. :/&nbsp; Clearly someone needs to hire a better UI/UX expert.<br /><br />Before attempting to program the Numato board, ensure Windows has the proper USB drivers installed. Although Windows will try to auto-install drivers for the Numato board, custom drivers are needed. This too can be downloaded from the Numato site&nbsp;<a href="https://productdata.numato.com/assets/downloads/common/numato_lab_usb_cdc_driver.zip">here</a>. Curiously, the Numato drivers are only two small files: a cat and inf.<br /><br />Note that several times after bringing my computer out of sleep mode, Windows 10 would "forget" the drivers for the Numato board and give a warning on how a USB device is configured properly. Simply unplugging and re-plugging the USB cable seems to resolve this. Device manager should show something like this:<br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://3.bp.blogspot.com/-9xnOo0ZhIVo/XOAfrL0AVdI/AAAAAAAACCI/QKSHuAh7qRABECNpq41RDYWOmoB74Q-AgCLcBGAs/s1600/Numato%2BDevice%2BManager.PNG" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="96" data-original-width="425" height="71" src="https://3.bp.blogspot.com/-9xnOo0ZhIVo/XOAfrL0AVdI/AAAAAAAACCI/QKSHuAh7qRABECNpq41RDYWOmoB74Q-AgCLcBGAs/s320/Numato%2BDevice%2BManager.PNG" width="320" /></a></div><div><br /></div><br />The folks at Numato have put together a quite nice&nbsp;<a href="https://numato.com/docs/mimas-v2-spartan-6-fpga-development-board-with-ddr-sdram/">Mimas-2 Getting Started Walk-Through</a>&nbsp;that is really quite helpful. The article is clean, clear and well written.<br /><br />The&nbsp;<a href="https://numato.com/docs/mimas-v2-spartan-6-fpga-development-board-with-ddr-sdram/">Numato Walk-Thru</a>&nbsp;has a section on&nbsp;<a href="https://numato.com/docs/mimas-v2-spartan-6-fpga-development-board-with-ddr-sdram/">Configuring MIMAS V2 Using Configuration Tool</a>. This tool is vastly easier and more intuitive to get up and running with code on their FPGA board. Clearly they realized that the ISE iMPACT was a bit wonky, and created their own, easy-to-upload&nbsp;<a href="https://productdata.numato.com/assets/downloads/fpga/mimasv2/mimasv2_configuration_tool_windows.exe">applet</a>. They should have included a link to that in the walk-through. Still, it was easy to find by clicking on the "downloads" link on the&nbsp;<a href="https://numato.com/product/mimas-v2-spartan-6-fpga-development-board-with-ddr-sdram">MimasV2 Product Page</a>. This makes flashing firmware onto the Numato FPGA board a breeze:<br /><br /><table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody><tr><td><a href="https://3.bp.blogspot.com/-0RxkSuS9iTQ/XOAXtPHVuJI/AAAAAAAACBI/lfeD_p_idywCmvpQ_3ytTskWrxa5hETzQCLcBGAs/s1600/Mimas%2BConfig%2BTool.png" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" data-original-height="440" data-original-width="433" height="320" src="https://3.bp.blogspot.com/-0RxkSuS9iTQ/XOAXtPHVuJI/AAAAAAAACBI/lfeD_p_idywCmvpQ_3ytTskWrxa5hETzQCLcBGAs/s320/Mimas%2BConfig%2BTool.png" width="314" /></a></td></tr><tr><td class="tr-caption" style="font-size: 12.8px;">Numato Mimas V2 Config tool uploading binary code to FPGA flash.</td></tr></tbody></table>My only suggestion might be to make it open source, and/or provide a command-line version. It also might have been nice to limit the com port selection to those actually found on the computer. The most important thing is that it works: simple to use and seems to work well.<br /><br />If for some reason the sample code does not run properly. Numato provides a <a href="https://productdata.numato.com/assets/downloads/fpga/mimasv2/mimasv2_sample_bin_file.bin" target="_blank">sample bin file</a> on the download page.<br /><br />I did purchase a JTAG FPGA Programmer from ebay, like&nbsp;<a href="https://www.ebay.com/sch/m.html?_ssn=alice1101983&amp;LH_PrefLoc=&amp;_from=R40&amp;_trksid=m570.l1313&amp;_nkw=Xilinx+Platform+USB+Download+Cable+Jtag+Programmer+FPGA+CPLD+C-Mod+XC2C64A+M102&amp;_sacat=0">this one.</a>&nbsp;Some vendors sell a CD with the software. This is certainly handy if you don't want to download gigs of software. You'll still need to get a license file from the Xilinx web site. Note that the Numato board <i>can</i> be programmed with a JTAG device, but does not <i>require</i> one.<br /><br />In looking at the Pano devices, such as the <a href="https://github.com/tomverbeure/panologic-g2">G2 from Tom Verbeure</a>, the first thing to do is get rid of the dash in&nbsp; the filename. Otherwise the ISE will complain about "The directory path is not valid and cannot be used"<br /><br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://3.bp.blogspot.com/-SBN99gSavHs/XNjGrx2UB3I/AAAAAAAACAg/8mcjAKCgwAwk7D2HCXzx_drtEQU4h60zgCLcBGAs/s1600/BadPath.png" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="190" data-original-width="323" height="187" src="https://3.bp.blogspot.com/-SBN99gSavHs/XNjGrx2UB3I/AAAAAAAACAg/8mcjAKCgwAwk7D2HCXzx_drtEQU4h60zgCLcBGAs/s320/BadPath.png" width="320" /></a></div><br />Navigate to the blink\ise directory and open the ise.xise file:<br /><br /><div class="separator" style="clear: both; text-align: center;"><a href="https://1.bp.blogspot.com/-tvCv4zf8zQU/XNjHuwAO_7I/AAAAAAAACAs/g_TOSQPMaH4a8s0e8n385kICfDd3omZywCLcBGAs/s1600/Blink_ISE.PNG" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="311" data-original-width="675" height="146" src="https://1.bp.blogspot.com/-tvCv4zf8zQU/XNjHuwAO_7I/AAAAAAAACAs/g_TOSQPMaH4a8s0e8n385kICfDd3omZywCLcBGAs/s320/Blink_ISE.PNG" width="320" /></a></div><br /><br />Disclosure: I am not affiliated with any of the entities mentioned in this blog. All opinions are my own and do not reflect that of my employer. The kind folks at Numato sent me a free Mimas-2 board stating: "<i>in exchange of a small publication of your thoughts about it on your website</i>".&nbsp; I was not compensated in any other way.<br /><br /><br />Xilinx(TM) are is a registered trademark of <a href="https://www.xilinx.com/">Xilinx</a>. Content in this blog is purely my personal experience and is in no way related to Xilinx the company, or any other organization. I am not endorsing or recommending for or against any product. For more Xilinx legal information see <a href="https://www.xilinx.com/about/legal.html#trademarks">this link</a>.<br /><br /><br />Resources, Inspiration, Credits, and Other Links:<br /><br /><ul><li><a href="https://numato.com/product/mimas-v2-spartan-6-fpga-development-board-with-ddr-sdram">Numato Mimas v2 spartan 6 FPGA Development Board</a></li><li><a href="https://numato.com/docs/mimas-v2-spartan-6-fpga-development-board-with-ddr-sdram/">Numato Mimas v2 Spartan 6 - Getting Started</a></li></ul><br /><br />