// Seed: 2056038596
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout id_11;
  inout id_10;
  inout id_9;
  inout id_8;
  input id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  reg id_11;
  type_14(
      1, id_4 - 1'd0, id_7 < 1
  );
  initial begin
    id_10 <= id_7;
    if (id_9 || id_11) begin
      id_9 <= 1;
    end
    id_8 <= 1;
    id_1 = id_10;
    id_6 = 1;
  end
  logic id_12;
  assign id_11 = id_2 ? id_11 : id_9 ? 1'b0 : id_11 ? 1 : 1 ? 1 : id_9;
endmodule
module module_1 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    output id_10
);
  assign id_7 = 1;
  always @(posedge id_4) if (id_0 == 1 && id_4) id_11 <= id_8 < 1;
endmodule
