// Seed: 185592470
module module_0 (
    input wire id_0,
    input wire id_1,
    input uwire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri0 id_5
    , id_7
);
  wire id_8;
  generate
    assign id_7 = id_5;
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1
);
  wire [(  1  ) : 1] id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
program module_3 #(
    parameter id_3 = 32'd35,
    parameter id_6 = 32'd37
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  output logic [7:0] id_5;
  output wire id_4;
  input wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7[id_3 : -1 'h0];
  id_8(
      "", id_3
  );
  logic id_9;
  ;
  initial id_9 <= -1'b0;
  wire  id_10;
  logic id_11;
  wire  id_12;
  ;
  wire [(  -1  ) : 1] id_13;
  logic [id_6 : -1 'b0] id_14, id_15;
  assign id_11 = 1;
  assign id_5[-1] = id_7;
  always
  fork
    $signed(73);
    ;
  join
  module_2 modCall_1 (
      id_12,
      id_12,
      id_8
  );
endprogram
