// Seed: 2294123405
module module_0;
  assign module_3.type_81 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor  id_4;
  wire id_5;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  nor primCall (id_1, id_2, id_3);
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output tri1 id_7,
    input tri id_8,
    output wor id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    output tri id_13,
    input wand id_14,
    input wire id_15,
    input wor id_16,
    output supply0 id_17,
    output supply0 id_18,
    output supply1 id_19,
    output tri1 id_20,
    input tri id_21,
    input wand id_22,
    output supply0 id_23,
    input wand id_24,
    input wor id_25,
    output wire id_26,
    input wire id_27,
    output tri0 id_28,
    input supply1 id_29,
    output supply0 id_30,
    input supply1 id_31,
    output tri0 id_32,
    input tri0 id_33,
    input tri1 id_34,
    input tri0 id_35,
    input tri id_36,
    input tri id_37,
    output uwire id_38,
    input uwire id_39,
    output wire id_40,
    input supply1 id_41,
    input wand id_42,
    output supply1 id_43,
    output supply0 id_44,
    input supply1 id_45,
    input tri id_46,
    input wor id_47,
    input tri1 id_48,
    output tri id_49,
    input wand id_50,
    output supply1 id_51,
    input wand id_52,
    input wire id_53,
    output wand id_54
);
  assign id_23 = -1;
  module_0 modCall_1 ();
endmodule
