#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 29 18:06:20 2023
# Process ID: 29336
# Current directory: G:/vi_project/keshe/HelinCPU/CH9-5_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25232 G:\vi_project\keshe\HelinCPU\CH9-5_CPU\CH9-5_CPU.xpr
# Log file: G:/vi_project/keshe/HelinCPU/CH9-5_CPU/vivado.log
# Journal file: G:/vi_project/keshe/HelinCPU/CH9-5_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/vi_project/keshe/HelinCPU/CH9-5_CPU/CH9-5_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 724.980 ; gain = 93.590
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/defines.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/vi_project/keshe/HelinCPU/CH9-5_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
"xelab -wto f220553fc2734004915e2e50c9d44938 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f220553fc2734004915e2e50c9d44938 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ram_ce_o' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_ce_o' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips.v:406]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc.v" Line 40. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips.v" Line 35. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/pc_reg.v" Line 35. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/if_id.v" Line 35. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/id.v" Line 35. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/regfile.v" Line 35. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/id_ex.v" Line 35. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v" Line 35. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem_wb.v" Line 35. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/hilo_reg.v" Line 35. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/inst_rom.v" Line 35. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/data_ram.v" Line 35. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {G:/vi_project/keshe/HelinCPU/CH9-5_CPU/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config G:/vi_project/keshe/HelinCPU/CH9-5_CPU/openmips_min_sopc_tb_behav.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 787.746 ; gain = 2.805
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: openmips_min_sopc_tb
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1265.043 ; gain = 227.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc_tb' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc_tb.v:36]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc_tb.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc_tb.v:53]
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc.v:40]
INFO: [Synth 8-6157] synthesizing module 'openmips' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips.v:35]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/pc_reg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/pc_reg.v:35]
INFO: [Synth 8-6157] synthesizing module 'if_id' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/if_id.v:35]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (2#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/if_id.v:35]
INFO: [Synth 8-6157] synthesizing module 'id' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/id.v:35]
INFO: [Synth 8-6155] done synthesizing module 'id' (3#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/id.v:35]
INFO: [Synth 8-6157] synthesizing module 'regfile' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/regfile.v:35]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/regfile.v:35]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/id_ex.v:35]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (5#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/id_ex.v:35]
INFO: [Synth 8-6157] synthesizing module 'ex' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ex.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ex' (6#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ex.v:35]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ex_mem.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (7#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ex_mem.v:35]
INFO: [Synth 8-6157] synthesizing module 'mem' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v:35]
INFO: [Synth 8-226] default block is never used [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v:106]
INFO: [Synth 8-226] default block is never used [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v:132]
INFO: [Synth 8-226] default block is never used [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v:202]
INFO: [Synth 8-226] default block is never used [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v:225]
INFO: [Synth 8-226] default block is never used [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v:248]
INFO: [Synth 8-226] default block is never used [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v:294]
INFO: [Synth 8-226] default block is never used [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v:320]
INFO: [Synth 8-6155] done synthesizing module 'mem' (8#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem.v:35]
WARNING: [Synth 8-689] width (4) of port connection 'mem_ce_o' does not match port width (1) of module 'mem' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips.v:406]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem_wb.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (9#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/mem_wb.v:35]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/hilo_reg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (10#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/hilo_reg.v:35]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ctrl.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (11#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/ctrl.v:35]
INFO: [Synth 8-6157] synthesizing module 'div' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/div.v:35]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/div.v:75]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/div.v:80]
INFO: [Synth 8-6155] done synthesizing module 'div' (12#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/div.v:35]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (13#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips.v:35]
WARNING: [Synth 8-689] width (1) of port connection 'ram_ce_o' does not match port width (4) of module 'openmips' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc.v:72]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/inst_rom.v:35]
INFO: [Synth 8-3876] $readmem data file 'G:/vi_project/keshe/OpenMIPS/OpenMIPS.srcs/sources_1/new/inst_rom.data' is read successfully [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/inst_rom.v:46]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (14#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/inst_rom.v:35]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/data_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (15#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/data_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (16#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc.v:40]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc_tb' (17#1) [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc_tb.v:36]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[1]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[0]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[31]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[30]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[29]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[28]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[27]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[26]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[25]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[24]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[23]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[22]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[21]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[20]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[19]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[1]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design ex has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1392.535 ; gain = 355.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1392.535 ; gain = 355.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1392.535 ; gain = 355.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1392.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1505.414 ; gain = 468.328
46 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1505.414 ; gain = 717.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 18:13:16 2023...
