{"status": "active", "title_thumb_img": "https://static.wanted.co.kr/images/company/27943/pe6ochi6rugzau8v__400_400.jpg", "is_newbie": false, "currency": "KRW", "logo_thumb_img": "https://static.wanted.co.kr/images/wdes/0_5.61637ed2.jpg", "logo_img": "https://static.wanted.co.kr/images/wdes/0_4.61637ed2.jpg", "address": {"country": "\ud55c\uad6d", "id": 42309, "location": "\uacbd\uae30"}, "confirm_time": "2022-11-07T16:35:28", "id": 91552, "category": "IT", "main_tasks": "- RTL Simulation \ubc0f Verification \n- FPGA \ud504\ub85c\ud1a0 \ud0c0\uc785 \uac1c\ubc1c \ubc0f \uac80\uc99d\n- \ub77c\uc774\ub2e4 \ubb3c\ub9ac \uacc4\uce35 \uc2e0\ud638 \ucc98\ub9ac IP \uc124\uacc4 \ubc0f \uac80\uc99d", "requirements": "- \ud559\uc0ac : 3\ub144 ~ 15\ub144\n- \uc11d\ubc15\uc0ac : \uc2e0\uc785 ~ 15\ub144\n\n[\uae30\ubcf8 \uc694\uad6c \ub2a5\ub825]\n- \uc804\uae30\uc804\uc790/\ucef4\ud4e8\ud130/\uc815\ubcf4\ud1b5\uc2e0 \ub4f1 \uad00\ub828 \uacf5\ud559\uacc4\uc5f4\n- Verilog-HDL \uae30\ubc18 RTL \uc124\uacc4\n- Simulation Model \ubc0f Testbench \uc124\uacc4\n- RTL Simulation \ubc0f Verification", "job_country": "KR", "industry": "\uc81c\uc870", "company_id": 27943, "title_img": "https://static.wanted.co.kr/images/company/27943/pe6ochi6rugzau8v__1080_790.jpg", "due_time": null, "location": "\uacbd\uae30\ub3c4 \uc131\ub0a8\uc2dc \uc218\uc815\uad6c \uae08\ud1a0\ub85c 80\ubc88\uae38 11 \ud310\uad50\uc774\ub178\ubca0\uc774\uc158\ub7a9(\uc9c0\uc2dd\uc0b0\uc5c5\uc13c\ud130) 305\ud638", "is_expert": true, "sub_categories": ["Front-end Engineer", "\ud504\ub860\ud2b8\uc5d4\ub4dc \uac1c\ubc1c\uc790"], "position": "FPGA \ub85c\uc9c1 \uac1c\ubc1c \uc5d4\uc9c0\ub2c8\uc5b4", "reward": 1000000, "jd": "\uc548\ub155\ud558\uc138\uc694.\n\uc790\uc728\uc8fc\ud589 \ub77c\uc774\ub2e4\ub97c \uac1c\ubc1c\ud558\ub294 \uc624\ud1a0\uc5d8\uc5d0\uc11c RTL \uc124\uacc4 \uc5d4\uc9c0\ub2c8\uc5b4\ubd84\uc744 \ucc3e\uc2b5\ub2c8\ub2e4.\n\n\uc624\ud1a0\uc5d8\uc740 \uc790\ub3d9\ucc28 \uc790\uc728\uc8fc\ud589\uc6a9 \ubc0f \ubb3c\ub958\ub85c\ubd07\uc6a9 \ub77c\uc774\ub2e4\ub97c \uac1c\ubc1c\ud558\ub294 \ud68c\uc0ac\uc785\ub2c8\ub2e4.\n\ud604\ub300\uc790\ub3d9\ucc28 \uc911\uc559\uc5f0\uad6c\uc18c \ubc0f \uc0ac\ub0b4\ubca4\ucc98\ud300\uc5d0\uc11c \uc790\uccb4 \uac1c\ubc1c\uc744 \uc9c4\ud589\ud558\uace0, `21\ub1445\uc6d4 \uc2a4\ud540\uc624\ud504\ud558\uc5ec, \uc62c\ud574 \ud604\ub300/\uae30\uc544\uc790\ub3d9\ucc28\uc5d0\uc11c 15%\uc758 \uc9c0\ubd84 \ucd9c\uc790\ub85c  6\uc6d4\uc5d0 \ucc3d\uc5c5\ud55c \ud68c\uc0ac\uc785\ub2c8\ub2e4.\n\n\ucc3d\uc5c5\uc790\ub4e4\uc740 \ud604\ub300\uc790\ub3d9\ucc28 \uc120\ud589 \uac1c\ubc1c \ubc0f \uc124\uacc4\ud300\uc5d0\uc11c\uc758 \uc9e7\uac8c\ub294 10\ub144\uc5d0\uc11c \uae38\uac8c\ub294 30\ub144\uac04\uc758 \uac1c\ubc1c \uacbd\ud5d8\uc744 \uae30\ubc18\uc73c\ub85c \uc790\ub3d9\ucc28 \ubd80\ud488 \ubc0f \ud658\uacbd\uc5d0 \ub300\ud55c \uc774\ud574\ub3c4\uac00 \ub192\uc73c\uba70, \uc774\ub97c \uae30\ubc18\uc73c\ub85c \uc790\ub3d9\ucc28\uc758 \uc790\uc728\uc8fc\ud589\uc744 \uc704\ud55c \ub77c\uc774\ub2e4\uc758 \ud544\uc694 \uc870\uac74\uc5d0 \ub300\ud574 \uc218\ub144\uac04 \ub9ce\uc740 \uace0\ubbfc\uc744 \ud574\uc654\uc2b5\ub2c8\ub2e4. \n\uc774\uc5d0 \ud604\uc7ac\ub294 \uc790\ub3d9\ucc28\uc5d0 \uc801\uc6a9\ub418\ub294 \ub77c\uc774\ub2e4\uc758 \uc591\uc0b0\uc744 \uc704\ud574 \uc131\ub2a5\uc740 \uc6b0\uc218\ud558\uba74\uc11c \uc0ac\uc774\uc988\ub294 \ucef4\ud329\ud2b8\ud558\uace0, \uac00\uaca9 \uacbd\uc7c1\ub825\uacfc \uc790\ub3d9\ucc28\uc5d0\uc11c \uc694\uad6c\ud558\ub294 \ub192\uc740 \ub0b4\uad6c \uc2e0\ub8b0\uc131\uc744 \ub9cc\uc871\ud558\ub294 \ub77c\uc774\ub2e4 \uc81c\ud488\uc744 \uac1c\ubc1c\ud558\uace0 \ud3c9\uac00 \uc9c4\ud589\ud558\uace0 \uc788\uc2b5\ub2c8\ub2e4.\n\ub2f9\uc0ac\ub294 \ud604\uc7ac 2\uac1c\uc758 \uc790\uc728\uc8fc\ud589\uc6a9 \ub77c\uc774\ub2e4 \ub77c\uc778\uc5c5\uc744 \ubcf4\uc720\ud558\uace0 \uc788\uc73c\uba70, \ud604\uc7ac B \ub2e8\uacc4 \uc0d8\ud50c \uac1c\ubc1c\uc774 \uc644\ub8cc\ub41c \uc0c1\ud0dc\uc785\ub2c8\ub2e4. \uc0d8\ud50c \ud310\ub9e4\uc640 \ubcd1\ud589\ud574\uc11c `24\ub144\ub9d0\uc5d0\ub294 \uc790\ub3d9\ucc28\uc0ac\uc5d0 \uacf5\uae09\ud558\ub294 \uacc4\ud68d\uc744 \ubaa9\ud45c\ub85c \uac1c\ubc1c \uc9c4\ud589 \uc911\uc785\ub2c8\ub2e4.\n\n\ubb3c\ub958\ub85c\ubd07\uc6a9 \ub77c\uc774\ub2e4\ub294 \uc790\ub3d9\ucc28 \uc0b0\uc5c5\uacfc \ubcc4\ub3c4\ub85c \ud3ed\uc99d\ud558\ub294 \ubb3c\ub958\ub85c\ubd07 \uc790\ub3d9\ud654 \uc2dc\uc7a5\uc5d0 \ub300\uc751\ud558\uae30 \uc704\ud574 \ud604\uc7ac \uac1c\ubc1c \uc9c4\ud589\uc911\uc785\ub2c8\ub2e4.\n\ud604\uc7ac CV \uc81c\ud488\uc5d0 \ub300\ud55c \uac1c\ubc1c\uc744 \uc2dc\uc791\uc73c\ub85c \ub0b4\ub144 \ud504\ub85c\ud1a0 \uc81c\ud488\uc744 \uac1c\ubc1c\ud558\uace0, `23\ub144\ubd80\ud130 \uc591\uc0b0\uc744 \ubaa9\ud45c\ub85c \uac1c\ubc1c \uc9c4\ud589 \uc911\uc785\ub2c8\ub2e4.\n\n\ud68c\uc0ac\uc758 \uc8fc\uc694 \uac1c\ubc1c \ud30c\ud2b8\ub294 \ud68c\ub85c \uc124\uacc4 / FPGA \ub85c\uc9c1 \uc124\uacc4 / \uc18c\ud504\ud2b8\uc6e8\uc5b4 \uc124\uacc4 / \uad11\ud559 \uc124\uacc4 / \uae30\uad6c \uc124\uacc4 / \ud3c9\uac00 \ubd84\uc57c\ub85c \uad6c\ubd84\ub429\ub2c8\ub2e4.\n\n`21\ub14412\uc6d4 \uae30\uc900 \uad6c\uc131\uc6d0 12\uba85 \uc911 \ub300\ud45c\ub97c \uc81c\uc678\ud55c 11\uba85\uc774 \ubaa8\ub450 \uc5f0\uad6c\uac1c\ubc1c\uc778\ub825\uc774\uba70, \uc704 \ubd84\uc57c\uc5d0 \ub300\ud55c \uc804\ubb38 \uc5ed\ub7c9\uc744 \ubcf4\uc720\ud558\uc2e0 \ubd84\ub4e4\uacfc \ud568\uaed8 \uadfc\ubb34\ud558\uace0\uc790 \ud569\ub2c8\ub2e4.\n\n\uc785\uc0ac \uc2dc, \uc790\uc728\uc8fc\ud589 \ucc28\ub7c9\uc6a9 \ub77c\uc774\ub2e4\uc640 \ubb3c\ub958 \ub85c\ubd07\uc6a9 \ub77c\uc774\ub2e4\uc758 RTL \uac1c\ubc1c \ubc0f \uac80\uc99d \uc5c5\ubb34\ub97c \uc8fc\ub85c \ub2f4\ub2f9\ud558\uac8c \ub429\ub2c8\ub2e4.\n\n\n\uc8fc\uc694\uc5c5\ubb34\n- RTL Simulation \ubc0f Verification \n- FPGA \ud504\ub85c\ud1a0 \ud0c0\uc785 \uac1c\ubc1c \ubc0f \uac80\uc99d\n- \ub77c\uc774\ub2e4 \ubb3c\ub9ac \uacc4\uce35 \uc2e0\ud638 \ucc98\ub9ac IP \uc124\uacc4 \ubc0f \uac80\uc99d\n\n\uc790\uaca9\uc694\uac74\n- \ud559\uc0ac : 3\ub144 ~ 15\ub144\n- \uc11d\ubc15\uc0ac : \uc2e0\uc785 ~ 15\ub144\n\n[\uae30\ubcf8 \uc694\uad6c \ub2a5\ub825]\n- \uc804\uae30\uc804\uc790/\ucef4\ud4e8\ud130/\uc815\ubcf4\ud1b5\uc2e0 \ub4f1 \uad00\ub828 \uacf5\ud559\uacc4\uc5f4\n- Verilog-HDL \uae30\ubc18 RTL \uc124\uacc4\n- Simulation Model \ubc0f Testbench \uc124\uacc4\n- RTL Simulation \ubc0f Verification\n\n\uc6b0\ub300\uc0ac\ud56d\n- \uc6d0\ud65c\ud55c \ucee4\ubba4\ub2c8\ucf00\uc774\uc158 \ub2a5\ub825 \n- \uc804\uae30\uc804\uc790/\ucef4\ud4e8\ud130/\uc815\ubcf4\ud1b5\uc2e0 \ub4f1 \uad00\ub828 \uacf5\ud559\uacc4\uc5f4\n- Xilinx FPGA \uc0ac\uc6a9 \uacbd\ud5d8 \n- Verilog-HDL \uae30\ubc18 RTL \uc124\uacc4\n\n\ud61c\ud0dd \ubc0f \ubcf5\uc9c0\n\u2022 \uc810\uc2ec\uc2dd\uc0ac\ube44 \uc81c\uacf5, \uc74c\ub8cc\uc81c\uacf5(\ucc28, \ucee4\ud53c)\n\u2022 \ud734\uac8c\uc2e4, \uc218\uba74\uc2e4, \ud68c\uc758\uc2e4, \uce74\ud398\ud14c\ub9ac\uc544, \uc0ac\ubb34\uc6a9\ud488 \uc9c0\uae09\n\u2022 \uc720\uc5f0 \uadfc\ubb34\uc81c (10\uc2dc~3\uc2dc \ucf54\uc5b4 \uadfc\ubb34 \ud0c0\uc784) \ubc0f \uc5ec\ub984\ud734\uac00 \uc81c\ub3c4\n\n", "company_name": "\uc624\ud1a0\uc5d8(AutoL)", "lang": "ko", "gps_x": "127.085353833074", "gps_y": "37.4061232192454", "tags": ["#\uc778\uc6d0\uae09\uc131\uc7a5", "#50\uba85\uc774\ud558", "#\uc124\ub9bd3\ub144\uc774\ud558", "#\uc720\uc5f0\uadfc\ubb34", "#\uc2a4\ud0c0\ud2b8\uc5c5", "#\uc74c\ub8cc", "#\ucee4\ud53c", "#\uc218\uba74\uc2e4", "#\uc81c\uc870"], "tools": ["C#", "C", "C++", "FPGA", "\uad11\ud559", "\ud68c\ub85c \uc124\uacc4", "Embedded Linux", "ORCAD", "Xilinx", "Embedded C", "PADS", "LiDAR", "\ud68c\ub85c \uc2dc\ubbac\ub808\uc774\uc158", "Xilinx ISE", "FPGA \ud504\ub85c\ud1a0 \ud0c0\uc774\ud551", "\ud68c\ub85c \ud14c\uc2a4\ud2b8", "PADS Layout"]}