Analysis & Synthesis report for vector06cc
Sat Mar 24 23:23:23 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |vector06cc|jtag_top:tigertiger|CMD_Decode:u5|mSR_ST
 11. State Machine - |vector06cc|I2C_AV_Config:u7|mSetup_ST
 12. State Machine - |vector06cc|floppy:flappy|uart_state
 13. State Machine - |vector06cc|floppy:flappy|spi:sd0|state
 14. State Machine - |vector06cc|floppy:flappy|cpu65xx_en:cpu|cpuCycle
 15. State Machine - |vector06cc|pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state
 16. State Machine - |vector06cc|pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus|read_state
 17. State Machine - |vector06cc|pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus|read_state
 18. State Machine - |vector06cc|vectorkeys:kbdmatrix|state
 19. State Machine - |vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver|state
 20. State Machine - |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp
 21. State Machine - |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp
 22. State Machine - |vector06cc|converter:converter_inst|coordinator:coordinator_inst|cs
 23. State Machine - |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs
 24. State Machine - |vector06cc|video:vidi|vga_refresh:refresher|scanxx_state
 25. State Machine - |vector06cc|video:vidi|vga_refresh:refresher|scanyy_state
 26. Registers Protected by Synthesis
 27. User-Specified and Inferred Latches
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Registers Packed Into Inferred Megafunctions
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for lpm_rom0:bootrom|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated
 35. Source assignments for palette_ram:paletteram|altsyncram:altsyncram_component|altsyncram_gaa1:auto_generated
 36. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component
 37. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated
 38. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p
 39. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_7fc:wrptr_g1p
 40. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp
 41. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram
 42. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5
 43. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr
 44. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp
 45. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp
 46. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp
 47. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7
 48. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp
 49. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp
 50. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 51. Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10
 52. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component
 53. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated
 54. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p
 55. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_7fc:wrptr_g1p
 56. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp
 57. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram
 58. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5
 59. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr
 60. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp
 61. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp
 62. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp
 63. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7
 64. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp
 65. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp
 66. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 67. Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10
 68. Source assignments for floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated
 69. Source assignments for floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component|altsyncram_ikb1:auto_generated
 70. Source assignments for floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component|altsyncram_9nb1:auto_generated
 71. Source assignments for textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component|altsyncram_0b92:auto_generated
 72. Source assignments for textmode:osd|chargen:chrom0|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated
 73. Source assignments for video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0|altsyncram_utg1:auto_generated
 74. Source assignments for video:vidi|rambuffer:line2|altsyncram:pixelram_rtl_0|altsyncram_utg1:auto_generated
 75. Parameter Settings for User Entity Instance: Top-level Entity: |vector06cc
 76. Parameter Settings for User Entity Instance: clockster:clockmaker|mclk24mhz2:vector_xtal|altpll:altpll_component
 77. Parameter Settings for User Entity Instance: soundcodec:soundnik
 78. Parameter Settings for User Entity Instance: soundcodec:soundnik|audio_io:audioio
 79. Parameter Settings for User Entity Instance: T8080se:CPU
 80. Parameter Settings for User Entity Instance: T8080se:CPU|T80:u0
 81. Parameter Settings for User Entity Instance: T8080se:CPU|T80:u0|T80_MCode:mcode
 82. Parameter Settings for User Entity Instance: T8080se:CPU|T80:u0|T80_ALU:alu
 83. Parameter Settings for User Entity Instance: lpm_rom0:bootrom|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: video:vidi
 85. Parameter Settings for User Entity Instance: video:vidi|vga_refresh:refresher
 86. Parameter Settings for User Entity Instance: video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr
 87. Parameter Settings for User Entity Instance: video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr
 88. Parameter Settings for User Entity Instance: video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr
 89. Parameter Settings for User Entity Instance: video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr
 90. Parameter Settings for User Entity Instance: video:vidi|oneshot:lineos0
 91. Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum0
 92. Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum1
 93. Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum2
 94. Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum3
 95. Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum4
 96. Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum5
 97. Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum6
 98. Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum7
 99. Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum1
100. Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum2
101. Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum3
102. Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum4
103. Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum5
104. Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum6
105. Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum7
106. Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum8
107. Parameter Settings for User Entity Instance: palette_ram:paletteram|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: mclk50mhz:pll_for_sdram_0|altpll:altpll_component
109. Parameter Settings for User Entity Instance: converter:converter_inst
110. Parameter Settings for User Entity Instance: converter:converter_inst|vga_reader:vga_reader_inst
111. Parameter Settings for User Entity Instance: converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component
112. Parameter Settings for User Entity Instance: converter:converter_inst|sdram_cntr:sdram_cntr_inst
113. Parameter Settings for User Entity Instance: converter:converter_inst|vga_writer:vga_writer_inst
114. Parameter Settings for User Entity Instance: converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync
115. Parameter Settings for User Entity Instance: converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component
116. Parameter Settings for User Entity Instance: oneshot:retrace_delay
117. Parameter Settings for User Entity Instance: oneshot:retrace_irq
118. Parameter Settings for User Entity Instance: vectorkeys:kbdmatrix|oneshot:shitshot
119. Parameter Settings for User Entity Instance: pit8253:vi53|pit8253_counterunit:cu0
120. Parameter Settings for User Entity Instance: pit8253:vi53|pit8253_counterunit:cu1
121. Parameter Settings for User Entity Instance: pit8253:vi53|pit8253_counterunit:cu2
122. Parameter Settings for User Entity Instance: floppy:flappy
123. Parameter Settings for User Entity Instance: floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component
124. Parameter Settings for User Entity Instance: floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component
126. Parameter Settings for User Entity Instance: floppy:flappy|timer100hz:timer1
127. Parameter Settings for User Entity Instance: floppy:flappy|timer100hz:timer2
128. Parameter Settings for User Entity Instance: floppy:flappy|dma_rw:pump0
129. Parameter Settings for User Entity Instance: floppy:flappy|wd1793:vg93
130. Parameter Settings for User Entity Instance: floppy:flappy|wd1793:vg93|watchdog:dogbert
131. Parameter Settings for User Entity Instance: textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component
132. Parameter Settings for User Entity Instance: textmode:osd|chargen:chrom0|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: specialkeys:skeys|oneshot:blksbr
134. Parameter Settings for User Entity Instance: I2C_AV_Config:u7
135. Parameter Settings for User Entity Instance: jtag_top:tigertiger|CMD_Decode:u5
136. Parameter Settings for Inferred Entity Instance: video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0
137. Parameter Settings for Inferred Entity Instance: video:vidi|rambuffer:line2|altsyncram:pixelram_rtl_0
138. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum0|lpm_mult:Mult0
139. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum0|lpm_mult:Mult1
140. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum2|lpm_mult:Mult1
141. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum2|lpm_mult:Mult0
142. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum4|lpm_mult:Mult1
143. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum4|lpm_mult:Mult0
144. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum6|lpm_mult:Mult0
145. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum6|lpm_mult:Mult1
146. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum3|lpm_mult:Mult0
147. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum5|lpm_mult:Mult0
148. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum5|lpm_mult:Mult1
149. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum1|lpm_mult:Mult1
150. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum1|lpm_mult:Mult0
151. Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum7|lpm_mult:Mult0
152. Parameter Settings for Inferred Entity Instance: video:vidi|lpm_mult:Mult0
153. altpll Parameter Settings by Entity Instance
154. altsyncram Parameter Settings by Entity Instance
155. dcfifo Parameter Settings by Entity Instance
156. lpm_mult Parameter Settings by Entity Instance
157. Port Connectivity Checks: "jtag_top:tigertiger|CMD_Decode:u5"
158. Port Connectivity Checks: "jtag_top:tigertiger|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component"
159. Port Connectivity Checks: "I2C_AV_Config:u7|I2C_Controller:u0"
160. Port Connectivity Checks: "specialkeys:skeys"
161. Port Connectivity Checks: "ayglue:shrieker|YM2149:digeridoo"
162. Port Connectivity Checks: "ayglue:shrieker"
163. Port Connectivity Checks: "textmode:osd|screenbuffer:ram0"
164. Port Connectivity Checks: "textmode:osd|textmode_counter:tcu"
165. Port Connectivity Checks: "textmode:osd"
166. Port Connectivity Checks: "floppy:flappy|wd1793:vg93"
167. Port Connectivity Checks: "floppy:flappy|dma_rw:pump0"
168. Port Connectivity Checks: "floppy:flappy|spi:sd0"
169. Port Connectivity Checks: "floppy:flappy|ram512x8a:zeropa"
170. Port Connectivity Checks: "floppy:flappy|floppyram:flopramnik"
171. Port Connectivity Checks: "floppy:flappy|cpu65xx_en:cpu"
172. Port Connectivity Checks: "floppy:flappy"
173. Port Connectivity Checks: "pit8253:vi53|pit8253_counterunit:cu2"
174. Port Connectivity Checks: "pit8253:vi53|pit8253_counterunit:cu1"
175. Port Connectivity Checks: "pit8253:vi53|pit8253_counterunit:cu0"
176. Port Connectivity Checks: "pit8253:vi53"
177. Port Connectivity Checks: "I82C55:vv55int"
178. Port Connectivity Checks: "vectorkeys:kbdmatrix|ps2k:ps2driver"
179. Port Connectivity Checks: "converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo"
180. Port Connectivity Checks: "converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync"
181. Port Connectivity Checks: "converter:converter_inst|sdram_cntr:sdram_cntr_inst"
182. Port Connectivity Checks: "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo"
183. Port Connectivity Checks: "converter:converter_inst|vga_reader:vga_reader_inst"
184. Port Connectivity Checks: "video:vidi|uvsum:uwsum8"
185. Port Connectivity Checks: "video:vidi|uvsum:uwsum7"
186. Port Connectivity Checks: "video:vidi|uvsum:uwsum6"
187. Port Connectivity Checks: "video:vidi|uvsum:uwsum5"
188. Port Connectivity Checks: "video:vidi|uvsum:uwsum4"
189. Port Connectivity Checks: "video:vidi|uvsum:uwsum3"
190. Port Connectivity Checks: "video:vidi|uvsum:uwsum2"
191. Port Connectivity Checks: "video:vidi|uvsum:uwsum1"
192. Port Connectivity Checks: "video:vidi|uvsum:uvsum7"
193. Port Connectivity Checks: "video:vidi|uvsum:uvsum6"
194. Port Connectivity Checks: "video:vidi|uvsum:uvsum5"
195. Port Connectivity Checks: "video:vidi|uvsum:uvsum4"
196. Port Connectivity Checks: "video:vidi|uvsum:uvsum3"
197. Port Connectivity Checks: "video:vidi|uvsum:uvsum2"
198. Port Connectivity Checks: "video:vidi|uvsum:uvsum1"
199. Port Connectivity Checks: "video:vidi|uvsum:uvsum0"
200. Port Connectivity Checks: "video:vidi|sinrom:sinB"
201. Port Connectivity Checks: "video:vidi|sinrom:sinA"
202. Port Connectivity Checks: "video:vidi|oneshot:lineos0"
203. Port Connectivity Checks: "video:vidi|rambuffer:line2"
204. Port Connectivity Checks: "video:vidi|rambuffer:line1"
205. Port Connectivity Checks: "video:vidi|framebuffer:winrar"
206. Port Connectivity Checks: "video:vidi|vga_refresh:refresher"
207. Port Connectivity Checks: "video:vidi"
208. Port Connectivity Checks: "kvaz:ramdisk"
209. Port Connectivity Checks: "lpm_rom0:bootrom"
210. Port Connectivity Checks: "T8080se:CPU|T80:u0"
211. Port Connectivity Checks: "T8080se:CPU"
212. Port Connectivity Checks: "soundcodec:soundnik|audio_io:audioio"
213. Port Connectivity Checks: "clockster:clockmaker|mclk24mhz2:vector_xtal"
214. Elapsed Time Per Partition
215. Analysis & Synthesis Messages
216. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 24 23:23:22 2018           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; vector06cc                                      ;
; Top-level Entity Name              ; vector06cc                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 7,191                                           ;
;     Total combinational functions  ; 6,343                                           ;
;     Dedicated logic registers      ; 2,495                                           ;
; Total registers                    ; 2495                                            ;
; Total pins                         ; 238                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 205,952                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; vector06cc         ; vector06cc         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; ../verilog-osx/fifo_256x12.v     ; yes             ; User Wizard-Generated File             ; Z:/workspace/verilog-osx/fifo_256x12.v                                    ;         ;
; ../verilog-osx/vga_writer.v      ; yes             ; User Verilog HDL File                  ; Z:/workspace/verilog-osx/vga_writer.v                                     ;         ;
; ../verilog-osx/vga_sync.v        ; yes             ; User Verilog HDL File                  ; Z:/workspace/verilog-osx/vga_sync.v                                       ;         ;
; ../verilog-osx/vga_reader.v      ; yes             ; User Verilog HDL File                  ; Z:/workspace/verilog-osx/vga_reader.v                                     ;         ;
; ../verilog-osx/sdram_cntr.v      ; yes             ; User Verilog HDL File                  ; Z:/workspace/verilog-osx/sdram_cntr.v                                     ;         ;
; ../verilog-osx/coordinator.v     ; yes             ; User Verilog HDL File                  ; Z:/workspace/verilog-osx/coordinator.v                                    ;         ;
; ../verilog-osx/converter.v       ; yes             ; User Verilog HDL File                  ; Z:/workspace/verilog-osx/converter.v                                      ;         ;
; src/vector06cc.v                 ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/vector06cc.v                                  ;         ;
; src/floppy/floppy.v              ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/floppy/floppy.v                               ;         ;
; src/floppy/floppyram.v           ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/floppy/floppyram.v                            ;         ;
; src/floppy/uart/txd.vhd          ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/floppy/uart/txd.vhd                           ;         ;
; src/floppy/wd1793.v              ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/floppy/wd1793.v                               ;         ;
; src/floppy/ram512x8a.v           ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/floppy/ram512x8a.v                            ;         ;
; src/floppy/ram1024x8a.v          ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/floppy/ram1024x8a.v                           ;         ;
; src/floppy/spi.v                 ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/floppy/spi.v                                  ;         ;
; src/floppy/dma_rw.v              ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/floppy/dma_rw.v                               ;         ;
; src/floppy/timer100hz.v          ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/floppy/timer100hz.v                           ;         ;
; src/floppy/65c02/cpu65xx_en.vhd  ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/floppy/65c02/cpu65xx_en.vhd                   ;         ;
; src/ramdisk/kvaz.v               ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/ramdisk/kvaz.v                                ;         ;
; src/lpm_rom0.v                   ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/lpm_rom0.v                                    ;         ;
; src/clockster.v                  ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/clockster.v                                   ;         ;
; src/sram_map.v                   ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/sram_map.v                                    ;         ;
; src/singleclockster.v            ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/singleclockster.v                             ;         ;
; src/oneshot.v                    ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/oneshot.v                                     ;         ;
; src/specialkeys.v                ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/specialkeys.v                                 ;         ;
; src/video/video.v                ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/video/video.v                                 ;         ;
; src/video/framebuffer.v          ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/video/framebuffer.v                           ;         ;
; src/video/shiftreg2.v            ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/video/shiftreg2.v                             ;         ;
; src/video/rambuffer.v            ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/video/rambuffer.v                             ;         ;
; src/video/vga_refresh.v          ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/video/vga_refresh.v                           ;         ;
; src/i82c55/i82c55.vhd            ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/i82c55/i82c55.vhd                             ;         ;
; src/i8253/8253.v                 ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/i8253/8253.v                                  ;         ;
; src/keyboard/scan2matrix.v       ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/keyboard/scan2matrix.v                        ;         ;
; src/keyboard/ps2k.v              ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/keyboard/ps2k.v                               ;         ;
; src/keyboard/vectorkeys.v        ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/keyboard/vectorkeys.v                         ;         ;
; src/altmodules/palette_ram.v     ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/altmodules/palette_ram.v                      ;         ;
; src/DE1/I2C_AV_Config.v          ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/DE1/I2C_AV_Config.v                           ;         ;
; src/DE1/USB_JTAG.v               ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/DE1/USB_JTAG.v                                ;         ;
; src/DE1/CMD_Decode.v             ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/DE1/CMD_Decode.v                              ;         ;
; src/DE1/I2C_Controller.v         ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/DE1/I2C_Controller.v                          ;         ;
; src/DE1/CLK_LOCK.v               ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/DE1/CLK_LOCK.v                                ;         ;
; src/DE1/SEG7_LUT.v               ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/DE1/SEG7_LUT.v                                ;         ;
; src/DE1/audio_io.v               ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/DE1/audio_io.v                                ;         ;
; src/DE1/soundcodec.v             ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/DE1/soundcodec.v                              ;         ;
; src/T80/T80.vhd                  ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/T80/T80.vhd                                   ;         ;
; src/T80/T80_ALU.vhd              ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/T80/T80_ALU.vhd                               ;         ;
; src/T80/T80_MCode.vhd            ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/T80/T80_MCode.vhd                             ;         ;
; src/T80/T80_Pack.vhd             ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/T80/T80_Pack.vhd                              ;         ;
; src/T80/T80_Reg.vhd              ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/T80/T80_Reg.vhd                               ;         ;
; src/T80/T8080se.vhd              ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/T80/T8080se.vhd                               ;         ;
; src/jtag/jtag_top.v              ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/jtag/jtag_top.v                               ;         ;
; src/ay/ayglue.v                  ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/ay/ayglue.v                                   ;         ;
; src/ay/YM2149_linmix.vhd         ; yes             ; User VHDL File                         ; Z:/workspace/vector06cc/src/ay/YM2149_linmix.vhd                          ;         ;
; src/osd/textmode.v               ; yes             ; User Verilog HDL File                  ; Z:/workspace/vector06cc/src/osd/textmode.v                                ;         ;
; src/osd/chargen.v                ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/osd/chargen.v                                 ;         ;
; src/osd/screenbuffer.v           ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/osd/screenbuffer.v                            ;         ;
; src/altmodules/ayclkdrv.v        ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/altmodules/ayclkdrv.v                         ;         ;
; src/altmodules/mclk24mhz2.v      ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/altmodules/mclk24mhz2.v                       ;         ;
; src/altmodules/mclk50mhz.v       ; yes             ; User Wizard-Generated File             ; Z:/workspace/vector06cc/src/altmodules/mclk50mhz.v                        ;         ;
; src/de1/rs232_command.h          ; yes             ; Auto-Found Unspecified File            ; Z:/workspace/vector06cc/src/de1/rs232_command.h                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_tb81.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_tb81.tdf                            ;         ;
; src/zagr512.hex                  ; yes             ; Auto-Found Memory Initialization File  ; Z:/workspace/vector06cc/src/zagr512.hex                                   ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_joi.tdf                  ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/cntr_joi.tdf                                   ;         ;
; db/altsyncram_gaa1.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_gaa1.tdf                            ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_02i1.tdf               ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/dcfifo_02i1.tdf                                ;         ;
; db/a_gray2bin_ccb.tdf            ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/a_gray2bin_ccb.tdf                             ;         ;
; db/a_graycounter_g86.tdf         ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/a_graycounter_g86.tdf                          ;         ;
; db/a_graycounter_7fc.tdf         ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/a_graycounter_7fc.tdf                          ;         ;
; db/a_graycounter_6fc.tdf         ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/a_graycounter_6fc.tdf                          ;         ;
; db/altsyncram_vo61.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_vo61.tdf                            ;         ;
; db/altsyncram_bve1.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_bve1.tdf                            ;         ;
; db/dffpipe_ngh.tdf               ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/dffpipe_ngh.tdf                                ;         ;
; db/dffpipe_cdc.tdf               ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/dffpipe_cdc.tdf                                ;         ;
; db/alt_synch_pipe_kcb.tdf        ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/alt_synch_pipe_kcb.tdf                         ;         ;
; db/dffpipe_kd9.tdf               ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/dffpipe_kd9.tdf                                ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/dffpipe_gd9.tdf                                ;         ;
; db/alt_synch_pipe_oc8.tdf        ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/alt_synch_pipe_oc8.tdf                         ;         ;
; db/dffpipe_ld9.tdf               ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/dffpipe_ld9.tdf                                ;         ;
; db/cmpr_t16.tdf                  ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/cmpr_t16.tdf                                   ;         ;
; db/altsyncram_nge1.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_nge1.tdf                            ;         ;
; disk.hex                         ; yes             ; Auto-Found Memory Initialization File  ; Z:/workspace/vector06cc/disk.hex                                          ;         ;
; db/decode_6oa.tdf                ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/decode_6oa.tdf                                 ;         ;
; db/mux_mib.tdf                   ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/mux_mib.tdf                                    ;         ;
; db/altsyncram_ikb1.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_ikb1.tdf                            ;         ;
; db/altsyncram_9nb1.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_9nb1.tdf                            ;         ;
; db/altsyncram_0b92.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_0b92.tdf                            ;         ;
; src/osd/testtext.mif             ; yes             ; Auto-Found Memory Initialization File  ; Z:/workspace/vector06cc/src/osd/testtext.mif                              ;         ;
; db/altsyncram_dd81.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_dd81.tdf                            ;         ;
; src/osd/e5x7.mif                 ; yes             ; Auto-Found Memory Initialization File  ; Z:/workspace/vector06cc/src/osd/e5x7.mif                                  ;         ;
; db/altsyncram_utg1.tdf           ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/altsyncram_utg1.tdf                            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_pfh.tdf               ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/add_sub_pfh.tdf                                ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_ofh.tdf               ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/add_sub_ofh.tdf                                ;         ;
; db/add_sub_geh.tdf               ; yes             ; Auto-Generated Megafunction            ; Z:/workspace/vector06cc/db/add_sub_geh.tdf                                ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,191                                                                     ;
;                                             ;                                                                           ;
; Total combinational functions               ; 6343                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 3459                                                                      ;
;     -- 3 input functions                    ; 1409                                                                      ;
;     -- <=2 input functions                  ; 1475                                                                      ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 5126                                                                      ;
;     -- arithmetic mode                      ; 1217                                                                      ;
;                                             ;                                                                           ;
; Total registers                             ; 2495                                                                      ;
;     -- Dedicated logic registers            ; 2495                                                                      ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 238                                                                       ;
; Total memory bits                           ; 205952                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                         ;
; Total PLLs                                  ; 2                                                                         ;
;     -- PLLs                                 ; 2                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; clockster:clockmaker|mclk24mhz2:vector_xtal|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1922                                                                      ;
; Total fan-out                               ; 31489                                                                     ;
; Average fan-out                             ; 3.42                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                      ; Library Name ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vector06cc                                                          ; 6343 (320)        ; 2495 (94)    ; 205952      ; 0            ; 0       ; 0         ; 238  ; 0            ; |vector06cc                                                                                                                                                                              ; work         ;
;    |I2C_AV_Config:u7|                                                ; 88 (45)           ; 59 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|I2C_AV_Config:u7                                                                                                                                                             ; work         ;
;       |I2C_Controller:u0|                                            ; 43 (43)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|I2C_AV_Config:u7|I2C_Controller:u0                                                                                                                                           ; work         ;
;    |I82C55:vv55int|                                                  ; 82 (82)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|I82C55:vv55int                                                                                                                                                               ; work         ;
;    |SEG7_LUT_4:seg7display|                                          ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|SEG7_LUT_4:seg7display                                                                                                                                                       ; work         ;
;       |SEG7_LUT:u0|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|SEG7_LUT_4:seg7display|SEG7_LUT:u0                                                                                                                                           ; work         ;
;       |SEG7_LUT:u1|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|SEG7_LUT_4:seg7display|SEG7_LUT:u1                                                                                                                                           ; work         ;
;       |SEG7_LUT:u2|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|SEG7_LUT_4:seg7display|SEG7_LUT:u2                                                                                                                                           ; work         ;
;       |SEG7_LUT:u3|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|SEG7_LUT_4:seg7display|SEG7_LUT:u3                                                                                                                                           ; work         ;
;    |T8080se:CPU|                                                     ; 1167 (5)          ; 233 (9)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|T8080se:CPU                                                                                                                                                                  ; work         ;
;       |T80:u0|                                                       ; 1162 (627)        ; 224 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|T8080se:CPU|T80:u0                                                                                                                                                           ; work         ;
;          |T80_ALU:alu|                                               ; 124 (124)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|T8080se:CPU|T80:u0|T80_ALU:alu                                                                                                                                               ; work         ;
;          |T80_MCode:mcode|                                           ; 305 (305)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|T8080se:CPU|T80:u0|T80_MCode:mcode                                                                                                                                           ; work         ;
;          |T80_Reg:Regs|                                              ; 106 (106)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|T8080se:CPU|T80:u0|T80_Reg:Regs                                                                                                                                              ; work         ;
;    |ayglue:shrieker|                                                 ; 483 (8)           ; 236 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|ayglue:shrieker                                                                                                                                                              ; work         ;
;       |YM2149:digeridoo|                                             ; 475 (475)         ; 236 (236)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|ayglue:shrieker|YM2149:digeridoo                                                                                                                                             ; work         ;
;    |clockster:clockmaker|                                            ; 71 (71)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|clockster:clockmaker                                                                                                                                                         ; work         ;
;       |ayclkdrv:clkbuf14mhz|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|clockster:clockmaker|ayclkdrv:clkbuf14mhz                                                                                                                                    ; work         ;
;          |ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|clockster:clockmaker|ayclkdrv:clkbuf14mhz|ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component                                                                          ; work         ;
;       |ayclkdrv:clkbuf18mhz|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|clockster:clockmaker|ayclkdrv:clkbuf18mhz                                                                                                                                    ; work         ;
;          |ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|clockster:clockmaker|ayclkdrv:clkbuf18mhz|ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component                                                                          ; work         ;
;       |ayclkdrv:clkbufpalfsc|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|clockster:clockmaker|ayclkdrv:clkbufpalfsc                                                                                                                                   ; work         ;
;          |ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|clockster:clockmaker|ayclkdrv:clkbufpalfsc|ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component                                                                         ; work         ;
;       |mclk24mhz2:vector_xtal|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|clockster:clockmaker|mclk24mhz2:vector_xtal                                                                                                                                  ; work         ;
;          |altpll:altpll_component|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|clockster:clockmaker|mclk24mhz2:vector_xtal|altpll:altpll_component                                                                                                          ; work         ;
;    |converter:converter_inst|                                        ; 438 (0)           ; 370 (0)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst                                                                                                                                                     ; work         ;
;       |coordinator:coordinator_inst|                                 ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|coordinator:coordinator_inst                                                                                                                        ; work         ;
;       |sdram_cntr:sdram_cntr_inst|                                   ; 149 (149)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst                                                                                                                          ; work         ;
;       |vga_reader:vga_reader_inst|                                   ; 129 (51)          ; 125 (27)     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst                                                                                                                          ; work         ;
;          |fifo_256x12:fifo|                                          ; 78 (0)            ; 98 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo                                                                                                         ; work         ;
;             |dcfifo:dcfifo_component|                                ; 78 (0)            ; 98 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component                                                                                 ; work         ;
;                |dcfifo_02i1:auto_generated|                          ; 78 (20)           ; 98 (19)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated                                                      ; work         ;
;                   |a_gray2bin_ccb:rdptr_g_gray2bin|                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin                      ; work         ;
;                   |a_gray2bin_ccb:rs_dgwp_gray2bin|                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin                      ; work         ;
;                   |a_graycounter_6fc:wrptr_gp|                       ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp                           ; work         ;
;                   |a_graycounter_g86:rdptr_g1p|                      ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p                          ; work         ;
;                   |alt_synch_pipe_kcb:rs_dgwp|                       ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp                           ; work         ;
;                      |dffpipe_kd9:dffpipe7|                          ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7      ; work         ;
;                   |alt_synch_pipe_oc8:ws_dgrp|                       ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                           ; work         ;
;                      |dffpipe_ld9:dffpipe10|                         ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10     ; work         ;
;                   |altsyncram_vo61:fifo_ram|                         ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram                             ; work         ;
;                      |altsyncram_bve1:altsyncram5|                   ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5 ; work         ;
;                   |cmpr_t16:rdempty_eq_comp|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|cmpr_t16:rdempty_eq_comp                             ; work         ;
;                   |cmpr_t16:wrfull_eq_comp|                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|cmpr_t16:wrfull_eq_comp                              ; work         ;
;                   |dffpipe_cdc:rs_brp|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp                                   ; work         ;
;                   |dffpipe_cdc:rs_bwp|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp                                   ; work         ;
;                   |dffpipe_ngh:rdaclr|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr                                   ; work         ;
;       |vga_writer:vga_writer_inst|                                   ; 152 (0)           ; 132 (3)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst                                                                                                                          ; work         ;
;          |fifo_256x12:fifo|                                          ; 71 (0)            ; 98 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo                                                                                                         ; work         ;
;             |dcfifo:dcfifo_component|                                ; 71 (0)            ; 98 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component                                                                                 ; work         ;
;                |dcfifo_02i1:auto_generated|                          ; 71 (13)           ; 98 (19)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated                                                      ; work         ;
;                   |a_gray2bin_ccb:wrptr_g_gray2bin|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin                      ; work         ;
;                   |a_gray2bin_ccb:ws_dgrp_gray2bin|                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin                      ; work         ;
;                   |a_graycounter_6fc:wrptr_gp|                       ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp                           ; work         ;
;                   |a_graycounter_g86:rdptr_g1p|                      ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p                          ; work         ;
;                   |alt_synch_pipe_kcb:rs_dgwp|                       ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp                           ; work         ;
;                      |dffpipe_kd9:dffpipe7|                          ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7      ; work         ;
;                   |alt_synch_pipe_oc8:ws_dgrp|                       ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                           ; work         ;
;                      |dffpipe_ld9:dffpipe10|                         ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10     ; work         ;
;                   |altsyncram_vo61:fifo_ram|                         ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram                             ; work         ;
;                      |altsyncram_bve1:altsyncram5|                   ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5 ; work         ;
;                   |cmpr_t16:rdempty_eq_comp|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|cmpr_t16:rdempty_eq_comp                             ; work         ;
;                   |cmpr_t16:wrfull_eq_comp|                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|cmpr_t16:wrfull_eq_comp                              ; work         ;
;                   |dffpipe_gd9:ws_brp|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp                                   ; work         ;
;                   |dffpipe_gd9:ws_bwp|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp                                   ; work         ;
;                   |dffpipe_ngh:rdaclr|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr                                   ; work         ;
;          |vga_sync:sync|                                             ; 81 (81)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync                                                                                                            ; work         ;
;    |floppy:flappy|                                                   ; 1792 (213)        ; 424 (60)     ; 159744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy                                                                                                                                                                ; work         ;
;       |TXD:txda|                                                     ; 31 (31)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|TXD:txda                                                                                                                                                       ; work         ;
;       |cpu65xx_en:cpu|                                               ; 1024 (1024)       ; 113 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|cpu65xx_en:cpu                                                                                                                                                 ; work         ;
;       |dma_rw:pump0|                                                 ; 96 (96)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|dma_rw:pump0                                                                                                                                                   ; work         ;
;       |floppyram:flopramnik|                                         ; 26 (0)            ; 3 (0)        ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|floppyram:flopramnik                                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|                           ; 26 (0)            ; 3 (0)        ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component                                                                                                           ; work         ;
;             |altsyncram_nge1:auto_generated|                         ; 26 (0)            ; 3 (3)        ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated                                                                            ; work         ;
;                |decode_6oa:decode3|                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|decode_6oa:decode3                                                         ; work         ;
;                |decode_6oa:deep_decode|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|decode_6oa:deep_decode                                                     ; work         ;
;                |mux_mib:mux2|                                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|mux_mib:mux2                                                               ; work         ;
;       |ram1024x8a:bufpa|                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|ram1024x8a:bufpa                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component                                                                                                               ; work         ;
;             |altsyncram_9nb1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component|altsyncram_9nb1:auto_generated                                                                                ; work         ;
;       |ram512x8a:zeropa|                                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|ram512x8a:zeropa                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component                                                                                                               ; work         ;
;             |altsyncram_ikb1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component|altsyncram_ikb1:auto_generated                                                                                ; work         ;
;       |spi:sd0|                                                      ; 26 (26)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|spi:sd0                                                                                                                                                        ; work         ;
;       |timer100hz:timer1|                                            ; 46 (46)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|timer100hz:timer1                                                                                                                                              ; work         ;
;       |timer100hz:timer2|                                            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|timer100hz:timer2                                                                                                                                              ; work         ;
;       |wd1793:vg93|                                                  ; 319 (297)         ; 110 (94)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|wd1793:vg93                                                                                                                                                    ; work         ;
;          |watchdog:dogbert|                                          ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|floppy:flappy|wd1793:vg93|watchdog:dogbert                                                                                                                                   ; work         ;
;    |jtag_top:tigertiger|                                             ; 66 (0)            ; 178 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|jtag_top:tigertiger                                                                                                                                                          ; work         ;
;       |CLK_LOCK:p0|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|jtag_top:tigertiger|CLK_LOCK:p0                                                                                                                                              ; work         ;
;          |CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|jtag_top:tigertiger|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component                                                                                    ; work         ;
;       |CMD_Decode:u5|                                                ; 49 (49)           ; 141 (141)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|jtag_top:tigertiger|CMD_Decode:u5                                                                                                                                            ; work         ;
;       |USB_JTAG:u1|                                                  ; 17 (3)            ; 37 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|jtag_top:tigertiger|USB_JTAG:u1                                                                                                                                              ; work         ;
;          |JTAG_REC:u0|                                               ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0                                                                                                                                  ; work         ;
;          |JTAG_TRANS:u1|                                             ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1                                                                                                                                ; work         ;
;    |kvaz:ramdisk|                                                    ; 13 (13)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|kvaz:ramdisk                                                                                                                                                                 ; work         ;
;    |lpm_rom0:bootrom|                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|lpm_rom0:bootrom                                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|lpm_rom0:bootrom|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;          |altsyncram_tb81:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|lpm_rom0:bootrom|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated                                                                                              ; work         ;
;    |mclk50mhz:pll_for_sdram_0|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|mclk50mhz:pll_for_sdram_0                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|mclk50mhz:pll_for_sdram_0|altpll:altpll_component                                                                                                                            ; work         ;
;    |oneshot:retrace_delay|                                           ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|oneshot:retrace_delay                                                                                                                                                        ; work         ;
;    |oneshot:retrace_irq|                                             ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|oneshot:retrace_irq                                                                                                                                                          ; work         ;
;    |palette_ram:paletteram|                                          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|palette_ram:paletteram                                                                                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|                              ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|palette_ram:paletteram|altsyncram:altsyncram_component                                                                                                                       ; work         ;
;          |altsyncram_gaa1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|palette_ram:paletteram|altsyncram:altsyncram_component|altsyncram_gaa1:auto_generated                                                                                        ; work         ;
;    |pit8253:vi53|                                                    ; 267 (8)           ; 183 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53                                                                                                                                                                 ; work         ;
;       |pit8253_counterunit:cu0|                                      ; 86 (26)           ; 61 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu0                                                                                                                                         ; work         ;
;          |pit8253_downcounter:dctr|                                  ; 44 (44)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu0|pit8253_downcounter:dctr                                                                                                                ; work         ;
;          |readhelper:rbus|                                           ; 16 (16)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus                                                                                                                         ; work         ;
;       |pit8253_counterunit:cu1|                                      ; 86 (25)           ; 61 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu1                                                                                                                                         ; work         ;
;          |pit8253_downcounter:dctr|                                  ; 44 (44)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu1|pit8253_downcounter:dctr                                                                                                                ; work         ;
;          |readhelper:rbus|                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus                                                                                                                         ; work         ;
;       |pit8253_counterunit:cu2|                                      ; 87 (27)           ; 61 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu2                                                                                                                                         ; work         ;
;          |pit8253_downcounter:dctr|                                  ; 44 (44)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu2|pit8253_downcounter:dctr                                                                                                                ; work         ;
;          |readhelper:rbus|                                           ; 16 (16)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus                                                                                                                         ; work         ;
;    |singleclockster:keytapclock|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|singleclockster:keytapclock                                                                                                                                                  ; work         ;
;    |soundcodec:soundnik|                                             ; 79 (34)           ; 75 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|soundcodec:soundnik                                                                                                                                                          ; work         ;
;       |audio_io:audioio|                                             ; 45 (45)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|soundcodec:soundnik|audio_io:audioio                                                                                                                                         ; work         ;
;    |specialkeys:skeys|                                               ; 17 (2)            ; 15 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|specialkeys:skeys                                                                                                                                                            ; work         ;
;       |oneshot:blksbr|                                               ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|specialkeys:skeys|oneshot:blksbr                                                                                                                                             ; work         ;
;    |sram_map:sram_map|                                               ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|sram_map:sram_map                                                                                                                                                            ; work         ;
;    |textmode:osd|                                                    ; 94 (36)           ; 33 (7)       ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|textmode:osd                                                                                                                                                                 ; work         ;
;       |chargen:chrom0|                                               ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|textmode:osd|chargen:chrom0                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|textmode:osd|chargen:chrom0|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;             |altsyncram_dd81:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|textmode:osd|chargen:chrom0|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated                                                                                   ; work         ;
;       |screenbuffer:ram0|                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|textmode:osd|screenbuffer:ram0                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component                                                                                                               ; work         ;
;             |altsyncram_0b92:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component|altsyncram_0b92:auto_generated                                                                                ; work         ;
;       |textmode_counter:tcu|                                         ; 58 (58)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|textmode:osd|textmode_counter:tcu                                                                                                                                            ; work         ;
;    |vectorkeys:kbdmatrix|                                            ; 469 (208)         ; 185 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|vectorkeys:kbdmatrix                                                                                                                                                         ; work         ;
;       |oneshot:shitshot|                                             ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|vectorkeys:kbdmatrix|oneshot:shitshot                                                                                                                                        ; work         ;
;       |ps2k:ps2driver|                                               ; 65 (41)           ; 56 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver                                                                                                                                          ; work         ;
;          |ps2watchdog:ps2wd|                                         ; 24 (24)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver|ps2watchdog:ps2wd                                                                                                                        ; work         ;
;       |scan2matrix:scan2xy|                                          ; 181 (50)          ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|vectorkeys:kbdmatrix|scan2matrix:scan2xy                                                                                                                                     ; work         ;
;          |krom1:kromkrom1|                                           ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|vectorkeys:kbdmatrix|scan2matrix:scan2xy|krom1:kromkrom1                                                                                                                     ; work         ;
;          |krom2:kromshift|                                           ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|vectorkeys:kbdmatrix|scan2matrix:scan2xy|krom2:kromshift                                                                                                                     ; work         ;
;    |video:vidi|                                                      ; 786 (200)         ; 278 (52)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi                                                                                                                                                                   ; work         ;
;       |framebuffer:winrar|                                           ; 99 (16)           ; 93 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar                                                                                                                                                ; work         ;
;          |pipelinx:pipdx_0|                                          ; 20 (2)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_0                                                                                                                               ; work         ;
;             |shiftreg2:pipa|                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_0|shiftreg2:pipa                                                                                                                ; work         ;
;             |shiftreg2:pipb|                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_0|shiftreg2:pipb                                                                                                                ; work         ;
;          |pipelinx:pipdx_1|                                          ; 21 (3)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_1                                                                                                                               ; work         ;
;             |shiftreg2:pipa|                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_1|shiftreg2:pipa                                                                                                                ; work         ;
;             |shiftreg2:pipb|                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_1|shiftreg2:pipb                                                                                                                ; work         ;
;          |pipelinx:pipdx_2|                                          ; 21 (3)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_2                                                                                                                               ; work         ;
;             |shiftreg2:pipa|                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_2|shiftreg2:pipa                                                                                                                ; work         ;
;             |shiftreg2:pipb|                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_2|shiftreg2:pipb                                                                                                                ; work         ;
;          |pipelinx:pipdx_3|                                          ; 21 (2)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_3                                                                                                                               ; work         ;
;             |shiftreg2:pipa|                                         ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_3|shiftreg2:pipa                                                                                                                ; work         ;
;             |shiftreg2:pipb|                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_3|shiftreg2:pipb                                                                                                                ; work         ;
;       |lpm_mult:Mult0|                                               ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;          |multcore:mult_core|                                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|lpm_mult:Mult0|multcore:mult_core                                                                                                                                 ; work         ;
;       |oneshot:lineos0|                                              ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|oneshot:lineos0                                                                                                                                                   ; work         ;
;       |rambuffer:line1|                                              ; 20 (0)            ; 20 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line1                                                                                                                                                   ; work         ;
;          |altsyncram:pixelram_rtl_0|                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0                                                                                                                         ; work         ;
;             |altsyncram_utg1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0|altsyncram_utg1:auto_generated                                                                                          ; work         ;
;          |rdwrctr:c1|                                                ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line1|rdwrctr:c1                                                                                                                                        ; work         ;
;             |lpm_counter:ctr|                                        ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr                                                                                                                        ; work         ;
;                |cntr_joi:auto_generated|                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated                                                                                                ; work         ;
;          |rdwrctr:c2|                                                ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line1|rdwrctr:c2                                                                                                                                        ; work         ;
;             |lpm_counter:ctr|                                        ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr                                                                                                                        ; work         ;
;                |cntr_joi:auto_generated|                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated                                                                                                ; work         ;
;       |rambuffer:line2|                                              ; 20 (0)            ; 20 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line2                                                                                                                                                   ; work         ;
;          |altsyncram:pixelram_rtl_0|                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line2|altsyncram:pixelram_rtl_0                                                                                                                         ; work         ;
;             |altsyncram_utg1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line2|altsyncram:pixelram_rtl_0|altsyncram_utg1:auto_generated                                                                                          ; work         ;
;          |rdwrctr:c1|                                                ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line2|rdwrctr:c1                                                                                                                                        ; work         ;
;             |lpm_counter:ctr|                                        ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr                                                                                                                        ; work         ;
;                |cntr_joi:auto_generated|                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated                                                                                                ; work         ;
;          |rdwrctr:c2|                                                ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line2|rdwrctr:c2                                                                                                                                        ; work         ;
;             |lpm_counter:ctr|                                        ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr                                                                                                                        ; work         ;
;                |cntr_joi:auto_generated|                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated                                                                                                ; work         ;
;       |uvsum:uvsum0|                                                 ; 69 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum0                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                            ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum0|lpm_mult:Mult0                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum0|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; work         ;
;          |lpm_mult:Mult1|                                            ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum0|lpm_mult:Mult1                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum0|lpm_mult:Mult1|multcore:mult_core                                                                                                                    ; work         ;
;       |uvsum:uvsum1|                                                 ; 30 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum1                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum1|lpm_mult:Mult0                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum1|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; work         ;
;          |lpm_mult:Mult1|                                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum1|lpm_mult:Mult1                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum1|lpm_mult:Mult1|multcore:mult_core                                                                                                                    ; work         ;
;       |uvsum:uvsum2|                                                 ; 34 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum2                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum2|lpm_mult:Mult0                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum2|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; work         ;
;          |lpm_mult:Mult1|                                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum2|lpm_mult:Mult1                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum2|lpm_mult:Mult1|multcore:mult_core                                                                                                                    ; work         ;
;       |uvsum:uvsum3|                                                 ; 32 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum3                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum3|lpm_mult:Mult0                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum3|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; work         ;
;       |uvsum:uvsum4|                                                 ; 42 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum4                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum4|lpm_mult:Mult0                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum4|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; work         ;
;          |lpm_mult:Mult1|                                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum4|lpm_mult:Mult1                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum4|lpm_mult:Mult1|multcore:mult_core                                                                                                                    ; work         ;
;       |uvsum:uvsum5|                                                 ; 29 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum5                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum5|lpm_mult:Mult0                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum5|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; work         ;
;          |lpm_mult:Mult1|                                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum5|lpm_mult:Mult1                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum5|lpm_mult:Mult1|multcore:mult_core                                                                                                                    ; work         ;
;       |uvsum:uvsum6|                                                 ; 32 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum6                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                            ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum6|lpm_mult:Mult0                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum6|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; work         ;
;          |lpm_mult:Mult1|                                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum6|lpm_mult:Mult1                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum6|lpm_mult:Mult1|multcore:mult_core                                                                                                                    ; work         ;
;       |uvsum:uvsum7|                                                 ; 32 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum7                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum7|lpm_mult:Mult0                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uvsum7|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; work         ;
;       |uvsum:uwsum8|                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|uvsum:uwsum8                                                                                                                                                      ; work         ;
;       |vga_refresh:refresher|                                        ; 126 (126)         ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vector06cc|video:vidi|vga_refresh:refresher                                                                                                                                             ; work         ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; Name                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 12           ; 256          ; 12           ; 3072   ; None                   ;
; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 12           ; 256          ; 12           ; 3072   ; None                   ;
; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Single Port      ; 18432        ; 8            ; --           ; --           ; 147456 ; DISK.HEX               ;
; floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component|altsyncram_9nb1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192   ; None                   ;
; floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component|altsyncram_ikb1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096   ; None                   ;
; lpm_rom0:bootrom|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384  ; ../src/zagr512.hex     ;
; palette_ram:paletteram|altsyncram:altsyncram_component|altsyncram_gaa1:auto_generated|ALTSYNCRAM                                                                                        ; M4K  ; Single Port      ; 16           ; 8            ; --           ; --           ; 128    ; None                   ;
; textmode:osd|chargen:chrom0|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 1024         ; 5            ; --           ; --           ; 5120   ; ./src/osd/e5x7.mif     ;
; textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component|altsyncram_0b92:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048   ; ./src/osd/testtext.mif ;
; video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                   ;
; video:vidi|rambuffer:line2|altsyncram:pixelram_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                  ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+------------------------------------------------------+
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |vector06cc|lpm_rom0:bootrom                                                     ; Z:/workspace/vector06cc/src/lpm_rom0.v               ;
; Altera ; ALTCLKCTRL   ; N/A     ; N/A          ; N/A          ; |vector06cc|clockster:clockmaker|ayclkdrv:clkbuf14mhz                            ; Z:/workspace/vector06cc/src/altmodules/ayclkdrv.v    ;
; Altera ; ALTCLKCTRL   ; N/A     ; N/A          ; N/A          ; |vector06cc|clockster:clockmaker|ayclkdrv:clkbuf18mhz                            ; Z:/workspace/vector06cc/src/altmodules/ayclkdrv.v    ;
; Altera ; ALTCLKCTRL   ; N/A     ; N/A          ; N/A          ; |vector06cc|clockster:clockmaker|ayclkdrv:clkbufpalfsc                           ; Z:/workspace/vector06cc/src/altmodules/ayclkdrv.v    ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |vector06cc|clockster:clockmaker|mclk24mhz2:vector_xtal                          ; Z:/workspace/vector06cc/src/altmodules/mclk24mhz2.v  ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo ; Z:/workspace/verilog-osx/fifo_256x12.v               ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo ; Z:/workspace/verilog-osx/fifo_256x12.v               ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |vector06cc|floppy:flappy|ram1024x8a:bufpa                                       ; Z:/workspace/vector06cc/src/floppy/ram1024x8a.v      ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |vector06cc|floppy:flappy|floppyram:flopramnik                                   ; Z:/workspace/vector06cc/src/floppy/floppyram.v       ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |vector06cc|floppy:flappy|ram512x8a:zeropa                                       ; Z:/workspace/vector06cc/src/floppy/ram512x8a.v       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |vector06cc|textmode:osd|chargen:chrom0                                          ; Z:/workspace/vector06cc/src/osd/chargen.v            ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |vector06cc|textmode:osd|screenbuffer:ram0                                       ; Z:/workspace/vector06cc/src/osd/screenbuffer.v       ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |vector06cc|palette_ram:paletteram                                               ; Z:/workspace/vector06cc/src/altmodules/palette_ram.v ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |vector06cc|mclk50mhz:pll_for_sdram_0                                            ; Z:/workspace/vector06cc/src/altmodules/mclk50mhz.v   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|jtag_top:tigertiger|CMD_Decode:u5|mSR_ST                     ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; mSR_ST.101 ; mSR_ST.100 ; mSR_ST.011 ; mSR_ST.010 ; mSR_ST.001 ; mSR_ST.000 ;
+------------+------------+------------+------------+------------+------------+------------+
; mSR_ST.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; mSR_ST.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; mSR_ST.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; mSR_ST.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; mSR_ST.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; mSR_ST.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |vector06cc|I2C_AV_Config:u7|mSetup_ST    ;
+--------------+--------------+--------------+--------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01 ;
+--------------+--------------+--------------+--------------+
; mSetup_ST.00 ; 0            ; 0            ; 0            ;
; mSetup_ST.01 ; 1            ; 0            ; 1            ;
; mSetup_ST.10 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |vector06cc|floppy:flappy|uart_state                          ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; uart_state.00 ; uart_state.10 ; uart_state.01 ; uart_state.11 ;
+---------------+---------------+---------------+---------------+---------------+
; uart_state.11 ; 0             ; 0             ; 0             ; 0             ;
; uart_state.01 ; 0             ; 0             ; 1             ; 1             ;
; uart_state.10 ; 0             ; 1             ; 0             ; 1             ;
; uart_state.00 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |vector06cc|floppy:flappy|spi:sd0|state ;
+----------+----------+----------+------------------------+
; Name     ; state.00 ; state.10 ; state.01               ;
+----------+----------+----------+------------------------+
; state.00 ; 0        ; 0        ; 0                      ;
; state.01 ; 1        ; 0        ; 1                      ;
; state.10 ; 1        ; 1        ; 0                      ;
+----------+----------+----------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|floppy:flappy|cpu65xx_en:cpu|cpuCycle                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+----------------------------+-------------------------+------------------------+-----------------------+------------------------------+------------------+------------------+--------------------+--------------------+--------------------+-----------------+-----------------+-----------------+-----------------+----------------------+----------------------+
; Name                         ; cpuCycle.cycleReadStackEnd ; cpuCycle.cycleReadStack ; cpuCycle.cycleWriteEnd ; cpuCycle.cycleRwmCalc ; cpuCycle.cycleReadWriteOrEnd ; cpuCycle.readPch ; cpuCycle.readPcl ; cpuCycle.cycleBrk5 ; cpuCycle.cycleBrk4 ; cpuCycle.cycleBrk3 ; cpuCycle.cycle6 ; cpuCycle.cycle5 ; cpuCycle.cycle4 ; cpuCycle.cycle3 ; cpuCycle.opcodeFetch ; cpuCycle.secondFetch ;
+------------------------------+----------------------------+-------------------------+------------------------+-----------------------+------------------------------+------------------+------------------+--------------------+--------------------+--------------------+-----------------+-----------------+-----------------+-----------------+----------------------+----------------------+
; cpuCycle.secondFetch         ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ;
; cpuCycle.opcodeFetch         ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 1                    ; 1                    ;
; cpuCycle.cycle3              ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 1               ; 0                    ; 1                    ;
; cpuCycle.cycle4              ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 1               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycle5              ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 1               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycle6              ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 1               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycleBrk3           ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 1                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycleBrk4           ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 1                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycleBrk5           ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 1                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.readPcl             ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 1                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.readPch             ; 0                          ; 0                       ; 0                      ; 0                     ; 0                            ; 1                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycleReadWriteOrEnd ; 0                          ; 0                       ; 0                      ; 0                     ; 1                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycleRwmCalc        ; 0                          ; 0                       ; 0                      ; 1                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycleWriteEnd       ; 0                          ; 0                       ; 1                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycleReadStack      ; 0                          ; 1                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
; cpuCycle.cycleReadStackEnd   ; 1                          ; 0                       ; 0                      ; 0                     ; 0                            ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ;
+------------------------------+----------------------------+-------------------------+------------------------+-----------------------+------------------------------+------------------+------------------+--------------------+--------------------+--------------------+-----------------+-----------------+-----------------+-----------------+----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state ;
+----------------+----------------+----------------+------------------------------------------+
; Name           ; read_state.000 ; read_state.010 ; read_state.001                           ;
+----------------+----------------+----------------+------------------------------------------+
; read_state.000 ; 0              ; 0              ; 0                                        ;
; read_state.001 ; 1              ; 0              ; 1                                        ;
; read_state.010 ; 1              ; 1              ; 0                                        ;
+----------------+----------------+----------------+------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus|read_state ;
+----------------+----------------+----------------+------------------------------------------+
; Name           ; read_state.000 ; read_state.010 ; read_state.001                           ;
+----------------+----------------+----------------+------------------------------------------+
; read_state.000 ; 0              ; 0              ; 0                                        ;
; read_state.001 ; 1              ; 0              ; 1                                        ;
; read_state.010 ; 1              ; 1              ; 0                                        ;
+----------------+----------------+----------------+------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus|read_state ;
+----------------+----------------+----------------+------------------------------------------+
; Name           ; read_state.000 ; read_state.010 ; read_state.001                           ;
+----------------+----------------+----------------+------------------------------------------+
; read_state.000 ; 0              ; 0              ; 0                                        ;
; read_state.001 ; 1              ; 0              ; 1                                        ;
; read_state.010 ; 1              ; 1              ; 0                                        ;
+----------------+----------------+----------------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|vectorkeys:kbdmatrix|state                                                                                                    ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver|state ;
+----------+----------+----------+----------+---------------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00                  ;
+----------+----------+----------+----------+---------------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                         ;
; state.01 ; 0        ; 0        ; 1        ; 1                         ;
; state.10 ; 0        ; 1        ; 0        ; 1                         ;
; state.11 ; 1        ; 0        ; 0        ; 1                         ;
+----------+----------+----------+----------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp ;
+-------------------------+--------------------------------------------------------------------------------+
; Name                    ; v_cur_disp.v_disp                                                              ;
+-------------------------+--------------------------------------------------------------------------------+
; v_cur_disp.000000000000 ; 0                                                                              ;
; v_cur_disp.v_disp       ; 1                                                                              ;
+-------------------------+--------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp ;
+-------------------------+--------------------------------------------------------------------------------+
; Name                    ; h_cur_disp.h_disp                                                              ;
+-------------------------+--------------------------------------------------------------------------------+
; h_cur_disp.000000000000 ; 0                                                                              ;
; h_cur_disp.h_disp       ; 1                                                                              ;
+-------------------------+--------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |vector06cc|converter:converter_inst|coordinator:coordinator_inst|cs ;
+------------+----------+------------+-------------------------------------------------+
; Name       ; cs.s1_wr ; cs.s1_wait ; cs.s1_rd                                        ;
+------------+----------+------------+-------------------------------------------------+
; cs.s1_wait ; 0        ; 0          ; 0                                               ;
; cs.s1_rd   ; 0        ; 1          ; 1                                               ;
; cs.s1_wr   ; 1        ; 1          ; 0                                               ;
+------------+----------+------------+-------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs                                                                     ;
+-------------+-------------+-----------+------------+------------+-----------+------------+------------+-----------+-----------+-----------+------------+
; Name        ; cs.s0_NoDat ; cs.s0_Trp ; cs.s0_Trcd ; cs.s0_PALL ; cs.s0_PRE ; cs.s0_WRIT ; cs.s0_READ ; cs.s0_ACT ; cs.s0_MRS ; cs.s0_NOP ; cs.s0_idle ;
+-------------+-------------+-----------+------------+------------+-----------+------------+------------+-----------+-----------+-----------+------------+
; cs.s0_idle  ; 0           ; 0         ; 0          ; 0          ; 0         ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ;
; cs.s0_NOP   ; 0           ; 0         ; 0          ; 0          ; 0         ; 0          ; 0          ; 0         ; 0         ; 1         ; 1          ;
; cs.s0_MRS   ; 0           ; 0         ; 0          ; 0          ; 0         ; 0          ; 0          ; 0         ; 1         ; 0         ; 1          ;
; cs.s0_ACT   ; 0           ; 0         ; 0          ; 0          ; 0         ; 0          ; 0          ; 1         ; 0         ; 0         ; 1          ;
; cs.s0_READ  ; 0           ; 0         ; 0          ; 0          ; 0         ; 0          ; 1          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_WRIT  ; 0           ; 0         ; 0          ; 0          ; 0         ; 1          ; 0          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_PRE   ; 0           ; 0         ; 0          ; 0          ; 1         ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_PALL  ; 0           ; 0         ; 0          ; 1          ; 0         ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_Trcd  ; 0           ; 0         ; 1          ; 0          ; 0         ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_Trp   ; 0           ; 1         ; 0          ; 0          ; 0         ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_NoDat ; 1           ; 0         ; 0          ; 0          ; 0         ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ;
+-------------+-------------+-----------+------------+------------+-----------+------------+------------+-----------+-----------+-----------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|video:vidi|vga_refresh:refresher|scanxx_state                                                         ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; scanxx_state.state3 ; scanxx_state.state2 ; scanxx_state.state1 ; scanxx_state.state0 ; scanxx_state.state4 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; scanxx_state.state0 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; scanxx_state.state1 ; 0                   ; 0                   ; 1                   ; 1                   ; 0                   ;
; scanxx_state.state2 ; 0                   ; 1                   ; 0                   ; 1                   ; 0                   ;
; scanxx_state.state3 ; 1                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; scanxx_state.state4 ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vector06cc|video:vidi|vga_refresh:refresher|scanyy_state                                                                               ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; scanyy_state.state5 ; scanyy_state.state4 ; scanyy_state.state3 ; scanyy_state.state2 ; scanyy_state.state1 ; scanyy_state.state0 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; scanyy_state.state0 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; scanyy_state.state1 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; scanyy_state.state2 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; scanyy_state.state3 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; scanyy_state.state4 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; scanyy_state.state5 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                   ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------------+------------------------+
; ayglue:shrieker|q[0]                               ; ayglue:shrieker|YM2149:digeridoo|Mux1 ; yes                    ;
; ayglue:shrieker|q[1]                               ; ayglue:shrieker|YM2149:digeridoo|Mux1 ; yes                    ;
; ayglue:shrieker|q[2]                               ; ayglue:shrieker|YM2149:digeridoo|Mux1 ; yes                    ;
; ayglue:shrieker|q[3]                               ; ayglue:shrieker|YM2149:digeridoo|Mux1 ; yes                    ;
; ayglue:shrieker|q[4]                               ; ayglue:shrieker|YM2149:digeridoo|Mux1 ; yes                    ;
; ayglue:shrieker|q[5]                               ; ayglue:shrieker|YM2149:digeridoo|Mux1 ; yes                    ;
; ayglue:shrieker|q[6]                               ; ayglue:shrieker|YM2149:digeridoo|Mux1 ; yes                    ;
; ayglue:shrieker|q[7]                               ; ayglue:shrieker|YM2149:digeridoo|Mux1 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                                       ;                        ;
+----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; osd_colour[4,6]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                          ;
; video_b[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; osd_colour[3]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                          ;
; ayglue:shrieker|YM2149:digeridoo|ioa_inreg[0..7]                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; ayglue:shrieker|YM2149:digeridoo|iob_inreg[0..7]                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; textmode:osd|textmode_counter:tcu|text_base[0..4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                          ;
; floppy:flappy|cpu65xx_en:cpu|irqReg                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                          ;
; I82C55:vv55int|b_stb_l_t1                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                          ;
; vectorkeys:kbdmatrix|key_osd[5]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cke                                                                                               ; Stuck at VCC due to stuck port data_in                                                          ;
; video:vidi|framebuffer:winrar|sram_addr[15]                                                                                                           ; Stuck at VCC due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|OldNMI_n                                                                                                                           ; Lost fanout                                                                                     ;
; soundcodec:soundnik|ma_pulse[0..4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|audio_io:audioio|pulsebuf[0..4]                                                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; I82C55:vv55int|b_ack_l_t1                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                          ;
; floppy:flappy|cpu65xx_en:cpu|nmiReg                                                                                                                   ; Lost fanout                                                                                     ;
; T8080se:CPU|T80:u0|Ap[0..7]                                                                                                                           ; Lost fanout                                                                                     ;
; T8080se:CPU|T80:u0|Fp[0,2,4,6,7]                                                                                                                      ; Lost fanout                                                                                     ;
; breakpoint_condition                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|mI2C_DATA[22,23]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|mI2C_DATA[20,21]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|mI2C_DATA[19]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|mI2C_DATA[18]                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|mI2C_DATA[8,13..17]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[22,23]                                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[20,21]                                                                                                          ; Stuck at VCC due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[19]                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[18]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                          ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[8,13..17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                          ;
; floppy:flappy|cpu65xx_en:cpu|irqActive                                                                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; I82C55:vv55int|porta_ipreg[0,1]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                          ;
; I82C55:vv55int|portb_ipreg[0..7]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; I82C55:vv55int|porta_ipreg[2..7]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total[10,11]                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total[8,9]                                                                        ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total[6,7]                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total[5]                                                                          ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total[0..4]                                                                       ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total_half[9..11]                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total_half[7,8]                                                                   ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total_half[5,6]                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total_half[4]                                                                     ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total_half[0..3]                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_start[8..11]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_start[7]                                                                    ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_start[5,6]                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_start[4]                                                                    ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_start[0..3]                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_end[10,11]                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_end[8,9]                                                                    ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_end[5..7]                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_end[4]                                                                      ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_pixel_end[0..3]                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_sync_polarity                                                                     ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_pixel_start[6..11]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_pixel_start[1..5]                                                                 ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_pixel_start[0]                                                                    ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_pixel_end[0]                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_sync_polarity                                                                     ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_interlaced                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|ISet[0,1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|XY_State[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|NMI_s                                                                                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|IncDecZ                                                                                                                            ; Lost fanout                                                                                     ;
; T8080se:CPU|T80:u0|I[0..7]                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|R[0..7]                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|BTR_r                                                                                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|Z16_r                                                                                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|NMICycle                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|No_BTR                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|IntE_FF2                                                                                                                           ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[8] ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[8] ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[8] ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[8] ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_pixel_end[9..11]                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_total[10,11]                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_total[0]                                                                          ; Stuck at VCC due to stuck port data_in                                                          ;
; soundcodec:soundnik|ma_pulse[15]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[0][0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[0][1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[0][2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[0][3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[0][7]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|audio_io:audioio|pulsebuf[15]                                                                                                     ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_pixel_end[1]                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_total[1]                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[1][0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[1][1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[1][2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[1][3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[1][7]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_pixel_end[7,8]                                                                    ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_pixel_end[5,6]                                                                    ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_pixel_end[2..4]                                                                   ; Stuck at VCC due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[2][0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[2][1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[2][2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[2][3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[2][7]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[3][0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[3][1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[3][2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[3][3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[3][7]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_total[9]                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|sum[2,3]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_total[6..8]                                                                       ; Stuck at VCC due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_total[2..5]                                                                       ; Stuck at GND due to stuck port data_in                                                          ;
; osd_colour[0..2,5]                                                                                                                                    ; Merged with osd_colour[7]                                                                       ;
; pit8253:vi53|pit8253_counterunit:cu2|loading_msb                                                                                                      ; Merged with pit8253:vi53|pit8253_counterunit:cu2|counter_loading                                ;
; pit8253:vi53|pit8253_counterunit:cu1|loading_msb                                                                                                      ; Merged with pit8253:vi53|pit8253_counterunit:cu1|counter_loading                                ;
; pit8253:vi53|pit8253_counterunit:cu0|loading_msb                                                                                                      ; Merged with pit8253:vi53|pit8253_counterunit:cu0|counter_loading                                ;
; I2C_AV_Config:u7|mI2C_DATA[6]                                                                                                                         ; Merged with I2C_AV_Config:u7|mI2C_DATA[5]                                                       ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[6]                                                                                                              ; Merged with I2C_AV_Config:u7|I2C_Controller:u0|SD[5]                                            ;
; floppy:flappy|timer100hz:timer2|timerctr[0]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[0]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[1]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[1]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[2]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[2]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[3]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[3]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[4]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[4]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[5]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[5]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[6]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[6]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[7]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[7]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[8]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[8]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[9]                                                                                                           ; Merged with floppy:flappy|timer100hz:timer1|timerctr[9]                                         ;
; floppy:flappy|timer100hz:timer2|timerctr[10]                                                                                                          ; Merged with floppy:flappy|timer100hz:timer1|timerctr[10]                                        ;
; floppy:flappy|timer100hz:timer2|timerctr[11]                                                                                                          ; Merged with floppy:flappy|timer100hz:timer1|timerctr[11]                                        ;
; floppy:flappy|timer100hz:timer2|timerctr[12]                                                                                                          ; Merged with floppy:flappy|timer100hz:timer1|timerctr[12]                                        ;
; floppy:flappy|timer100hz:timer2|timerctr[13]                                                                                                          ; Merged with floppy:flappy|timer100hz:timer1|timerctr[13]                                        ;
; floppy:flappy|timer100hz:timer2|timerctr[14]                                                                                                          ; Merged with floppy:flappy|timer100hz:timer1|timerctr[14]                                        ;
; floppy:flappy|timer100hz:timer2|timerctr[15]                                                                                                          ; Merged with floppy:flappy|timer100hz:timer1|timerctr[15]                                        ;
; floppy:flappy|timer100hz:timer2|timerctr[16]                                                                                                          ; Merged with floppy:flappy|timer100hz:timer1|timerctr[16]                                        ;
; floppy:flappy|timer100hz:timer2|timerctr[17]                                                                                                          ; Merged with floppy:flappy|timer100hz:timer1|timerctr[17]                                        ;
; T8080se:CPU|T80:u0|IStatus[1]                                                                                                                         ; Merged with T8080se:CPU|T80:u0|IStatus[0]                                                       ;
; I82C55:vv55int|b_ibf                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|f0_to_f1                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; video:vidi|framebuffer:winrar|pipelinx:pipdx_3|shiftreg2:pipb|data[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; video:vidi|framebuffer:winrar|pipelinx:pipdx_3|shiftreg2:pipa|data[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; video:vidi|framebuffer:winrar|pipelinx:pipdx_2|shiftreg2:pipb|data[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; video:vidi|framebuffer:winrar|pipelinx:pipdx_2|shiftreg2:pipa|data[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; video:vidi|framebuffer:winrar|pipelinx:pipdx_1|shiftreg2:pipb|data[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; video:vidi|framebuffer:winrar|pipelinx:pipdx_1|shiftreg2:pipa|data[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; video:vidi|framebuffer:winrar|pipelinx:pipdx_0|shiftreg2:pipb|data[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; video:vidi|framebuffer:winrar|pipelinx:pipdx_0|shiftreg2:pipa|data[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|Alternate                                                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|RegAddrC[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|RegAddrB_r[2]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|RegAddrA_r[2]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][0]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][1]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][2]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][3]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][4]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][5]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][6]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][7]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][0]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][1]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][2]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][3]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][4]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][5]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][6]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][7]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][0]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][1]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][2]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][3]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][4]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][5]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][6]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][7]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][0]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][1]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][2]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][3]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][4]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][5]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][6]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][7]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][0]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][1]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][2]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][3]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][4]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][5]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][6]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][7]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][0]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][1]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][2]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][3]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][4]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][5]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][6]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][7]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][0]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][1]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][2]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][3]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][4]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][5]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][6]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][7]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][0]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][1]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][2]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][3]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][4]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][5]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][6]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][7]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_i_odd_frame                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; T8080se:CPU|T80:u0|IStatus[0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                     ;
; T8080se:CPU|T80:u0|Pre_XY_F_M[0..2]                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                     ;
; vectorkeys:kbdmatrix|slow_ce_ctr[0]                                                                                                                   ; Merged with ws_counter[0]                                                                       ;
; clockster:clockmaker|cophacc[0]                                                                                                                       ; Merged with clockster:clockmaker|pal_phase[2]                                                   ;
; clockster:clockmaker|qce12                                                                                                                            ; Merged with clockster:clockmaker|ctr[0]                                                         ;
; vectorkeys:kbdmatrix|slow_ce_ctr[1]                                                                                                                   ; Merged with ws_counter[1]                                                                       ;
; clockster:clockmaker|pal_phase[3]                                                                                                                     ; Merged with clockster:clockmaker|cophacc[1]                                                     ;
; vectorkeys:kbdmatrix|slow_ce_ctr[2]                                                                                                                   ; Merged with ws_counter[2]                                                                       ;
; vectorkeys:kbdmatrix|slow_ce_ctr[3]                                                                                                                   ; Merged with ws_counter[3]                                                                       ;
; vectorkeys:kbdmatrix|slow_ce_ctr[4]                                                                                                                   ; Merged with ws_counter[4]                                                                       ;
; video:vidi|tv_fieldctr[1,2]                                                                                                                           ; Lost fanout                                                                                     ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_mrs[0,1]                                                                                      ; Lost fanout                                                                                     ;
; T8080se:CPU|T80:u0|XY_Ind                                                                                                                             ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[0..5]                                                                       ; Lost fanout                                                                                     ;
; floppy:flappy|wd1793:vg93|boo[3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; floppy:flappy|wd1793:vg93|oCPU_REQUEST[3]                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; floppy:flappy|dma_rw:pump0|state[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[10,11]                                                                    ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[0][6]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[1][6]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[2][6]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; soundcodec:soundnik|pulses_sample[3][6]                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[9]                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[10]                                                                         ; Merged with converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[11]       ;
; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST~10                                                                                                           ; Lost fanout                                                                                     ;
; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST~11                                                                                                           ; Lost fanout                                                                                     ;
; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST~12                                                                                                           ; Lost fanout                                                                                     ;
; floppy:flappy|uart_state~8                                                                                                                            ; Lost fanout                                                                                     ;
; floppy:flappy|uart_state~9                                                                                                                            ; Lost fanout                                                                                     ;
; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state~6                                                                                     ; Lost fanout                                                                                     ;
; pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus|read_state~6                                                                                     ; Lost fanout                                                                                     ;
; pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus|read_state~6                                                                                     ; Lost fanout                                                                                     ;
; vectorkeys:kbdmatrix|state~13                                                                                                                         ; Lost fanout                                                                                     ;
; vectorkeys:kbdmatrix|state~14                                                                                                                         ; Lost fanout                                                                                     ;
; vectorkeys:kbdmatrix|state~15                                                                                                                         ; Lost fanout                                                                                     ;
; vectorkeys:kbdmatrix|state~16                                                                                                                         ; Lost fanout                                                                                     ;
; vectorkeys:kbdmatrix|ps2k:ps2driver|state~6                                                                                                           ; Lost fanout                                                                                     ;
; vectorkeys:kbdmatrix|ps2k:ps2driver|state~7                                                                                                           ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~6                                                                        ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~8                                                                        ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~9                                                                        ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~10                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~11                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~12                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~13                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~14                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~15                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~16                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp~17                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~6                                                                        ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~7                                                                        ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~8                                                                        ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~9                                                                        ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~10                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~11                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~12                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~14                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~15                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~16                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp~17                                                                       ; Lost fanout                                                                                     ;
; converter:converter_inst|coordinator:coordinator_inst|cs~9                                                                                            ; Lost fanout                                                                                     ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs~4                                                                                              ; Lost fanout                                                                                     ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs~5                                                                                              ; Lost fanout                                                                                     ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs~6                                                                                              ; Lost fanout                                                                                     ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs~7                                                                                              ; Lost fanout                                                                                     ;
; video:vidi|vga_refresh:refresher|scanxx_state~2                                                                                                       ; Lost fanout                                                                                     ;
; video:vidi|vga_refresh:refresher|scanxx_state~3                                                                                                       ; Lost fanout                                                                                     ;
; video:vidi|vga_refresh:refresher|scanyy_state~2                                                                                                       ; Lost fanout                                                                                     ;
; video:vidi|vga_refresh:refresher|scanyy_state~3                                                                                                       ; Lost fanout                                                                                     ;
; video:vidi|vga_refresh:refresher|scanyy_state~4                                                                                                       ; Lost fanout                                                                                     ;
; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state.001                                                                                   ; Lost fanout                                                                                     ;
; pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus|read_state.001                                                                                   ; Lost fanout                                                                                     ;
; pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus|read_state.001                                                                                   ; Lost fanout                                                                                     ;
; converter:converter_inst|coordinator:coordinator_inst|cs.s1_rd                                                                                        ; Lost fanout                                                                                     ;
; converter:converter_inst|coordinator:coordinator_inst|cs.s1_wr                                                                                        ; Lost fanout                                                                                     ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_cur_disp.v_disp                                                                   ; Merged with converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp ;
; floppy:flappy|uart_state.11                                                                                                                           ; Lost fanout                                                                                     ;
; soundcodec:soundnik|audio_io:audioio|BCK_DIV[3]                                                                                                       ; Stuck at GND due to stuck port data_in                                                          ;
; Total Number of Removed Registers = 435                                                                                                               ;                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                           ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; T8080se:CPU|T80:u0|ISet[1]                                                         ; Stuck at GND              ; T8080se:CPU|T80:u0|IncDecZ, T8080se:CPU|T80:u0|Z16_r, T8080se:CPU|T80:u0|NMICycle,   ;
;                                                                                    ; due to stuck port data_in ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][0],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][1],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][2],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][3],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][4],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][5],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][6],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[7][7],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][0],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][1],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][2],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][3],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][4],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][5],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][6],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[6][7],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][0],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][1],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][2],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][3],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][4],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][5],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][6],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[5][7],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][0],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][1],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][2],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][3],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][4],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][5],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][6],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsL[4][7],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][0],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][1],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][2],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][3],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][4],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][5],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][6],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[7][7],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][0],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][1],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][2],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][3],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][4],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][5],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][6],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[6][7],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][0],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][1],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][2],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][3],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][4],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][5],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][6],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[5][7],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][0],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][1],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][2],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][3],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][4],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][5],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][6],                                         ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|T80_Reg:Regs|RegsH[4][7], T8080se:CPU|T80:u0|Pre_XY_F_M[2],       ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|Pre_XY_F_M[1], T8080se:CPU|T80:u0|Pre_XY_F_M[0],                  ;
;                                                                                    ;                           ; T8080se:CPU|T80:u0|XY_Ind                                                            ;
; soundcodec:soundnik|pulses_sample[0][0]                                            ; Stuck at GND              ; soundcodec:soundnik|pulses_sample[1][0], soundcodec:soundnik|pulses_sample[2][0],    ;
;                                                                                    ; due to stuck port data_in ; soundcodec:soundnik|pulses_sample[3][0], soundcodec:soundnik|sum[2],                 ;
;                                                                                    ;                           ; soundcodec:soundnik|sum[3]                                                           ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_total_half[11] ; Stuck at GND              ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_i_odd_frame, ;
;                                                                                    ; due to stuck port data_in ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[10],     ;
;                                                                                    ;                           ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[11],     ;
;                                                                                    ;                           ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[9]       ;
; T8080se:CPU|T80:u0|XY_State[1]                                                     ; Stuck at GND              ; T8080se:CPU|T80:u0|RegAddrC[2], T8080se:CPU|T80:u0|RegAddrB_r[2],                    ;
;                                                                                    ; due to stuck port data_in ; T8080se:CPU|T80:u0|RegAddrA_r[2]                                                     ;
; soundcodec:soundnik|ma_pulse[2]                                                    ; Stuck at GND              ; soundcodec:soundnik|audio_io:audioio|pulsebuf[2]                                     ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|ma_pulse[3]                                                    ; Stuck at GND              ; soundcodec:soundnik|audio_io:audioio|pulsebuf[3]                                     ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|ma_pulse[4]                                                    ; Stuck at GND              ; soundcodec:soundnik|audio_io:audioio|pulsebuf[4]                                     ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[23]                                                     ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[23]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[22]                                                     ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[22]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[21]                                                     ; Stuck at VCC              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[21]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[20]                                                     ; Stuck at VCC              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[20]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[19]                                                     ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[19]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[18]                                                     ; Stuck at VCC              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[18]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[17]                                                     ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[17]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[16]                                                     ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[16]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[15]                                                     ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[15]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[14]                                                     ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[14]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[13]                                                     ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[13]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; I2C_AV_Config:u7|mI2C_DATA[8]                                                      ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[8]                                             ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; textmode:osd|textmode_counter:tcu|text_base[0]                                     ; Stuck at GND              ; floppy:flappy|cpu65xx_en:cpu|nmiReg                                                  ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; floppy:flappy|cpu65xx_en:cpu|irqReg                                                ; Stuck at VCC              ; floppy:flappy|cpu65xx_en:cpu|irqActive                                               ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|ma_pulse[0]                                                    ; Stuck at GND              ; soundcodec:soundnik|audio_io:audioio|pulsebuf[0]                                     ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|ma_pulse[15]                                                   ; Stuck at GND              ; soundcodec:soundnik|audio_io:audioio|pulsebuf[15]                                    ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|ma_pulse[1]                                                    ; Stuck at GND              ; soundcodec:soundnik|audio_io:audioio|pulsebuf[1]                                     ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|pulses_sample[0][1]                                            ; Stuck at GND              ; soundcodec:soundnik|pulses_sample[1][1]                                              ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|pulses_sample[0][2]                                            ; Stuck at GND              ; soundcodec:soundnik|pulses_sample[1][2]                                              ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|pulses_sample[0][3]                                            ; Stuck at GND              ; soundcodec:soundnik|pulses_sample[1][3]                                              ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|pulses_sample[0][7]                                            ; Stuck at GND              ; soundcodec:soundnik|pulses_sample[1][7]                                              ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|pulses_sample[2][1]                                            ; Stuck at GND              ; soundcodec:soundnik|pulses_sample[3][1]                                              ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|pulses_sample[2][2]                                            ; Stuck at GND              ; soundcodec:soundnik|pulses_sample[3][2]                                              ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|pulses_sample[2][3]                                            ; Stuck at GND              ; soundcodec:soundnik|pulses_sample[3][3]                                              ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; soundcodec:soundnik|pulses_sample[2][7]                                            ; Stuck at GND              ; soundcodec:soundnik|pulses_sample[3][7]                                              ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_mrs[1]                     ; Lost Fanouts              ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_mrs[0]                       ;
; floppy:flappy|wd1793:vg93|boo[3]                                                   ; Stuck at GND              ; floppy:flappy|wd1793:vg93|oCPU_REQUEST[3]                                            ;
;                                                                                    ; due to stuck port data_in ;                                                                                      ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2495  ;
; Number of registers using Synchronous Clear  ; 311   ;
; Number of registers using Synchronous Load   ; 278   ;
; Number of registers using Asynchronous Clear ; 790   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1767  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                      ; 1       ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[6]                                                                                      ; 1       ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                      ; 1       ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                      ; 1       ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[11]                                                                                     ; 1       ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                  ; 17      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                  ; 17      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                  ; 19      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                  ; 14      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                  ; 12      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                  ; 11      ;
; I82C55:vv55int|r_control[0]                                                                                                                                       ; 3       ;
; T8080se:CPU|T80:u0|MCycle[0]                                                                                                                                      ; 48      ;
; I82C55:vv55int|r_control[1]                                                                                                                                       ; 10      ;
; I82C55:vv55int|b_obf_l                                                                                                                                            ; 2       ;
; floppy:flappy|wd1793:vg93|disk_track[7]                                                                                                                           ; 3       ;
; floppy:flappy|wd1793:vg93|disk_track[6]                                                                                                                           ; 3       ;
; floppy:flappy|wd1793:vg93|disk_track[5]                                                                                                                           ; 3       ;
; floppy:flappy|wd1793:vg93|disk_track[4]                                                                                                                           ; 3       ;
; floppy:flappy|wd1793:vg93|disk_track[3]                                                                                                                           ; 3       ;
; floppy:flappy|wd1793:vg93|disk_track[2]                                                                                                                           ; 3       ;
; floppy:flappy|wd1793:vg93|disk_track[1]                                                                                                                           ; 3       ;
; floppy:flappy|wd1793:vg93|disk_track[0]                                                                                                                           ; 3       ;
; I82C55:vv55int|r_control[3]                                                                                                                                       ; 1       ;
; I82C55:vv55int|r_control[4]                                                                                                                                       ; 16      ;
; I82C55:vv55int|a_obf_l                                                                                                                                            ; 3       ;
; T8080se:CPU|WR_n                                                                                                                                                  ; 5       ;
; converter:converter_inst|vga_writer:vga_writer_inst|prev_hsync                                                                                                    ; 1       ;
; I2C_AV_Config:u7|I2C_Controller:u0|SCLK                                                                                                                           ; 3       ;
; floppy:flappy|sd_dat3                                                                                                                                             ; 2       ;
; video:vidi|tv_phase0[0]                                                                                                                                           ; 8       ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs_n                                                                                                          ; 1       ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                         ; 1       ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cas_n                                                                                                         ; 1       ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                          ; 1       ;
; I82C55:vv55int|mode_clear                                                                                                                                         ; 8       ;
; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                          ; 1       ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                    ; 3       ;
; I2C_AV_Config:u7|I2C_Controller:u0|END                                                                                                                            ; 5       ;
; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[0]                                                                                               ; 1       ;
; I2C_AV_Config:u7|I2C_Controller:u0|SDO                                                                                                                            ; 4       ;
; floppy:flappy|wd1793:vg93|oCPU_REQUEST[7]                                                                                                                         ; 4       ;
; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0 ; 1       ;
; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0 ; 1       ;
; converter:converter_inst|vga_reader:vga_reader_inst|curr_hsync                                                                                                    ; 2       ;
; converter:converter_inst|vga_reader:vga_reader_inst|prev_hsync                                                                                                    ; 1       ;
; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0 ; 1       ;
; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 48                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+---------------------------------------+-------------------------------------------+------+
; Register Name                         ; Megafunction                              ; Type ;
+---------------------------------------+-------------------------------------------+------+
; video:vidi|rambuffer:line1|dout[0..7] ; video:vidi|rambuffer:line1|pixelram_rtl_0 ; RAM  ;
; video:vidi|rambuffer:line2|dout[0..7] ; video:vidi|rambuffer:line2|pixelram_rtl_0 ; RAM  ;
+---------------------------------------+-------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[0]             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[2]             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vector06cc|video:vidi|vga_refresh:refresher|scanxx[3]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vector06cc|video:vidi|vga_refresh:refresher|scanxx[8]                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vector06cc|specialkeys:skeys|oneshot:blksbr|n_shot[6]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|MCycle[2]                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|oneshot:shitshot|n_shot[0]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vector06cc|kvaz:ramdisk|control_reg[0]                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vector06cc|oneshot:retrace_irq|n_shot[1]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vector06cc|floppy:flappy|TXD:txda|shift[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|floppy:flappy|TXD:txda|shift[2]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vector06cc|video:vidi|tv_halfline[8]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vector06cc|textmode:osd|pixelreg[1]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver|q[7]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|RegAddrC[0]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|addr[1]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vector06cc|oneshot:retrace_delay|n_shot[1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |vector06cc|floppy:flappy|TXD:txda|clkgen[6]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vector06cc|palette_wr_sim[2]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vector06cc|floppy:flappy|dma_blocks[1]                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_3|shiftreg2:pipa|data[2]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_2|shiftreg2:pipa|shiftout         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_1|shiftreg2:pipa|data[5]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_0|shiftreg2:pipa|data[6]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_3|shiftreg2:pipb|shiftout         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_2|shiftreg2:pipb|data[5]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_1|shiftreg2:pipb|shiftout         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_0|shiftreg2:pipb|data[7]          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vector06cc|video:vidi|oneshot:lineos0|n_shot[1]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|floppy:flappy|timer100hz:timer1|q[6]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|floppy:flappy|timer100hz:timer2|q[4]                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|v_counter[9]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|Read_To_Reg_r[3]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |vector06cc|I82C55:vv55int|r_control[5]                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|jtag_top:tigertiger|CMD_Decode:u5|timer[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[5]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|opcode[2]                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|video:vidi|vga_refresh:refresher|fb_row[4]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vector06cc|video:vidi|vga_refresh:refresher|realx[5]                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vector06cc|video:vidi|vga_refresh:refresher|tvy[2]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|DO[1]                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|IR[7]                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vector06cc|video_g[2]                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vector06cc|video_r[2]                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vector06cc|video:vidi|vga_refresh:refresher|scanyy[8]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vector06cc|video:vidi|vga_refresh:refresher|scanyy[1]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu0|pit8253_downcounter:dctr|counter[9]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu0|counter_load[14]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu0|counter_load[1]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu1|pit8253_downcounter:dctr|counter[2]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu1|counter_load[14]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu1|counter_load[6]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu2|pit8253_downcounter:dctr|counter[3]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu2|counter_load[11]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |vector06cc|pit8253:vi53|pit8253_counterunit:cu2|counter_load[3]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vector06cc|video:vidi|xcoloridx[0]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vector06cc|video:vidi|xcoloridx[3]                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vector06cc|textmode:osd|textmode_counter:tcu|tile_y[2]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[14][4]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[7][7]                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[15][0]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[0][3]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[1][0]                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[2][2]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[3][2]                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[4][6]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[5][1]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[6][2]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[8][1]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[9][4]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[10][1]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[11][1]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[12][5]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|reg[13][1]                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |vector06cc|I82C55:vv55int|r_porta[2]                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |vector06cc|I82C55:vv55int|r_portb[0]                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|watchdog:dogbert|timer[2]                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[0]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver|ps2watchdog:ps2wd|divctr[13]               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vector06cc|floppy:flappy|spi:sd0|shiftski[1]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|wdstat_datareg[2]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |vector06cc|textmode:osd|textmode_counter:tcu|state[0]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |vector06cc|textmode:osd|textmode_counter:tcu|line_counter[0]                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|TState[2]                                                   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |vector06cc|video:vidi|vga_refresh:refresher|fb_row_count[3]                               ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[5]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |vector06cc|textmode:osd|textmode_counter:tcu|text_x[1]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |vector06cc|floppy:flappy|uart_data[7]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|ACC[1]                                                      ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|BusB[1]                                                     ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|BusB[0]                                                     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|BusA[2]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |vector06cc|floppy:flappy|spi:sd0|shiftreg[0]                                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|read_timer[3]                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |vector06cc|textmode:osd|textmode_counter:tcu|tile_x[0]                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|TmpAddr[12]                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|TmpAddr[2]                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|TmpAddr[5]                                                  ;
; 18:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|data_rdlength[4]                                     ;
; 18:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |vector06cc|floppy:flappy|dma_rw:pump0|bytectr[3]                                          ;
; 18:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |vector06cc|floppy:flappy|dma_rw:pump0|oaddr[11]                                           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[2]                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|tmp[1]                                                    ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|A[13]                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|A[7]                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|SP[2]                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|SP[13]                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|wdstat_sector[2]                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|PC[2]                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|T8080se:CPU|T80:u0|PC[13]                                                      ;
; 20:1               ; 10 bits   ; 130 LEs       ; 10 LEs               ; 120 LEs                ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|buff_addr[3]                                         ;
; 20:1               ; 3 bits    ; 39 LEs        ; 6 LEs                ; 33 LEs                 ; Yes        ; |vector06cc|floppy:flappy|dma_rw:pump0|rblocks[0]                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vector06cc|floppy:flappy|ioports_do[6]                                                    ;
; 62:1               ; 8 bits    ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|Y[0]                                              ;
; 32:1               ; 3 bits    ; 63 LEs        ; 6 LEs                ; 57 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|data_rdlength[10]                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |vector06cc|floppy:flappy|ioports_do[4]                                                    ;
; 54:1               ; 8 bits    ; 288 LEs       ; 0 LEs                ; 288 LEs                ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|X[3]                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|keymatrix[7][0]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|keymatrix[6][0]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|keymatrix[5][6]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|keymatrix[4][4]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|keymatrix[3][2]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|keymatrix[2][6]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|keymatrix[1][4]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|vectorkeys:kbdmatrix|keymatrix[0][5]                                           ;
; 36:1               ; 3 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|oCPU_REQUEST[5]                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|boo[2]                                               ;
; 26:1               ; 2 bits    ; 34 LEs        ; 8 LEs                ; 26 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|s_drq_busy[1]                                        ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|T[6]                                              ;
; 31:1               ; 2 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|oCPU_REQUEST[2]                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|wdstat_track[7]                                      ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|wdstat_track[3]                                      ;
; 27:1               ; 8 bits    ; 144 LEs       ; 0 LEs                ; 144 LEs                ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|A[0]                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 72 LEs               ; -24 LEs                ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|do[5]                                             ;
; 23:1               ; 8 bits    ; 120 LEs       ; 8 LEs                ; 112 LEs                ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|S[2]                                              ;
; 43:1               ; 8 bits    ; 224 LEs       ; 40 LEs               ; 184 LEs                ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|PC[2]                                             ;
; 45:1               ; 8 bits    ; 240 LEs       ; 32 LEs               ; 208 LEs                ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|PC[15]                                            ;
; 58:1               ; 7 bits    ; 266 LEs       ; 56 LEs               ; 210 LEs                ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|myAddr[13]                                        ;
; 70:1               ; 8 bits    ; 368 LEs       ; 72 LEs               ; 296 LEs                ; Yes        ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|myAddr[0]                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vector06cc|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vector06cc|I82C55:vv55int|r_control[4]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vector06cc|floppy:flappy|wd1793:vg93|disk_track[1]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vector06cc|sram_map:sram_map|SRAM_ADDR[8]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |vector06cc|T8080se:CPU|T80:u0|T80_MCode:mcode|Mux2                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |vector06cc|LEDg                                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |vector06cc|VGA_B                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vector06cc|video:vidi|realcolor_out[5]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|cpuCycle                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|cpuCycle                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |vector06cc|T8080se:CPU|T80:u0|T80_Reg:Regs|Mux47                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vector06cc|paletteram_adr[2]                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |vector06cc|T8080se:CPU|T80:u0|T80_Reg:Regs|Mux26                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |vector06cc|T8080se:CPU|T80:u0|T80_Reg:Regs|Mux2                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|Mux113                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |vector06cc|LEDr                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |vector06cc|T8080se:CPU|T80:u0|T80_MCode:mcode|Mux53                                       ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; No         ; |vector06cc|T8080se:CPU|T80:u0|T80_ALU:alu|Mux10                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|chan_amp                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|Mux22                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |vector06cc|I82C55:vv55int|O_PA[6]                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|Mux30                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |vector06cc|T8080se:CPU|T80:u0|T80_ALU:alu|Q_t                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vector06cc|T8080se:CPU|T80:u0|T80_MCode:mcode|Mux80                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |vector06cc|sram_map:sram_map|SRAM_ADDR[16]                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |vector06cc|video:vidi|Mux10                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |vector06cc|video:vidi|Mux1                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |vector06cc|T8080se:CPU|T80:u0|RegDIH[4]                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vector06cc|T8080se:CPU|T80:u0|RegAddrA[0]                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |vector06cc|converter:converter_inst|coordinator:coordinator_inst|Selector2                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; No         ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|Mux17                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |vector06cc|vectorkeys:kbdmatrix|state                                                     ;
; 33:1               ; 7 bits    ; 154 LEs       ; 28 LEs               ; 126 LEs                ; No         ; |vector06cc|floppy:flappy|Selector7                                                        ;
; 18:1               ; 6 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |vector06cc|T8080se:CPU|T80:u0|Save_Mux[3]                                                 ;
; 19:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|O_DA[7]                                       ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |vector06cc|ayglue:shrieker|YM2149:digeridoo|O_DA[0]                                       ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |vector06cc|T8080se:CPU|T80:u0|RegWEH                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vector06cc|floppy:flappy|uart_state                                                       ;
; 36:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; No         ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|Mux26                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |vector06cc|floppy:flappy|uart_state                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver|state                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver|state                                      ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; No         ; |vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst|Selector7                  ;
; 77:1               ; 2 bits    ; 102 LEs       ; 48 LEs               ; 54 LEs                 ; No         ; |vector06cc|DI[2]                                                                          ;
; 78:1               ; 2 bits    ; 104 LEs       ; 46 LEs               ; 58 LEs                 ; No         ; |vector06cc|DI[4]                                                                          ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; No         ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|Mux0                                              ;
; 50:1               ; 2 bits    ; 66 LEs        ; 18 LEs               ; 48 LEs                 ; No         ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|Mux11                                             ;
; 50:1               ; 4 bits    ; 132 LEs       ; 40 LEs               ; 92 LEs                 ; No         ; |vector06cc|floppy:flappy|cpu65xx_en:cpu|Mux13                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_rom0:bootrom|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for palette_ram:paletteram|altsyncram:altsyncram_component|altsyncram_gaa1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_7fc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                 ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                  ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                 ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                  ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_7fc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                 ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                  ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                 ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                  ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component|altsyncram_ikb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component|altsyncram_9nb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component|altsyncram_0b92:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for textmode:osd|chargen:chrom0|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for video:vidi|rambuffer:line2|altsyncram:pixelram_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vector06cc ;
+--------------------+--------------+----------------------------------------+
; Parameter Name     ; Value        ; Type                                   ;
+--------------------+--------------+----------------------------------------+
; i_h_disp           ; 001010000000 ; Unsigned Binary                        ;
; i_h_bporch         ; 000000111110 ; Unsigned Binary                        ;
; i_v_disp           ; 001001000000 ; Unsigned Binary                        ;
; i_v_bporch         ; 000000010110 ; Unsigned Binary                        ;
; i_hs_polarity      ; 0            ; Unsigned Binary                        ;
; i_vs_polarity      ; 0            ; Unsigned Binary                        ;
; i_frame_interlaced ; 0            ; Unsigned Binary                        ;
; o_h_disp           ; 001010000000 ; Unsigned Binary                        ;
; o_h_fporch         ; 000000010000 ; Unsigned Binary                        ;
; o_h_sync           ; 000001100000 ; Unsigned Binary                        ;
; o_h_bporch         ; 000000110000 ; Unsigned Binary                        ;
; o_v_disp           ; 000101011110 ; Unsigned Binary                        ;
; o_v_fporch         ; 000000100101 ; Unsigned Binary                        ;
; o_v_sync           ; 000000000010 ; Unsigned Binary                        ;
; o_v_bporch         ; 000000111100 ; Unsigned Binary                        ;
; o_hs_polarity      ; 1            ; Unsigned Binary                        ;
; o_vs_polarity      ; 0            ; Unsigned Binary                        ;
; o_frame_interlaced ; 0            ; Unsigned Binary                        ;
+--------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockster:clockmaker|mclk24mhz2:vector_xtal|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                              ;
+-------------------------------+------------------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                           ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mclk24mhz2 ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 41666                        ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                           ;
; LOCK_HIGH                     ; 1                            ; Untyped                                           ;
; LOCK_LOW                      ; 1                            ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Signed Integer                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Signed Integer                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                           ;
; SKIP_VCO                      ; OFF                          ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                           ;
; BANDWIDTH                     ; 0                            ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 25                           ; Signed Integer                                    ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 2                            ; Signed Integer                                    ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                                    ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                           ;
; VCO_MIN                       ; 0                            ; Untyped                                           ;
; VCO_MAX                       ; 0                            ; Untyped                                           ;
; VCO_CENTER                    ; 0                            ; Untyped                                           ;
; PFD_MIN                       ; 0                            ; Untyped                                           ;
; PFD_MAX                       ; 0                            ; Untyped                                           ;
; M_INITIAL                     ; 0                            ; Untyped                                           ;
; M                             ; 0                            ; Untyped                                           ;
; N                             ; 1                            ; Untyped                                           ;
; M2                            ; 1                            ; Untyped                                           ;
; N2                            ; 1                            ; Untyped                                           ;
; SS                            ; 1                            ; Untyped                                           ;
; C0_HIGH                       ; 0                            ; Untyped                                           ;
; C1_HIGH                       ; 0                            ; Untyped                                           ;
; C2_HIGH                       ; 0                            ; Untyped                                           ;
; C3_HIGH                       ; 0                            ; Untyped                                           ;
; C4_HIGH                       ; 0                            ; Untyped                                           ;
; C5_HIGH                       ; 0                            ; Untyped                                           ;
; C6_HIGH                       ; 0                            ; Untyped                                           ;
; C7_HIGH                       ; 0                            ; Untyped                                           ;
; C8_HIGH                       ; 0                            ; Untyped                                           ;
; C9_HIGH                       ; 0                            ; Untyped                                           ;
; C0_LOW                        ; 0                            ; Untyped                                           ;
; C1_LOW                        ; 0                            ; Untyped                                           ;
; C2_LOW                        ; 0                            ; Untyped                                           ;
; C3_LOW                        ; 0                            ; Untyped                                           ;
; C4_LOW                        ; 0                            ; Untyped                                           ;
; C5_LOW                        ; 0                            ; Untyped                                           ;
; C6_LOW                        ; 0                            ; Untyped                                           ;
; C7_LOW                        ; 0                            ; Untyped                                           ;
; C8_LOW                        ; 0                            ; Untyped                                           ;
; C9_LOW                        ; 0                            ; Untyped                                           ;
; C0_INITIAL                    ; 0                            ; Untyped                                           ;
; C1_INITIAL                    ; 0                            ; Untyped                                           ;
; C2_INITIAL                    ; 0                            ; Untyped                                           ;
; C3_INITIAL                    ; 0                            ; Untyped                                           ;
; C4_INITIAL                    ; 0                            ; Untyped                                           ;
; C5_INITIAL                    ; 0                            ; Untyped                                           ;
; C6_INITIAL                    ; 0                            ; Untyped                                           ;
; C7_INITIAL                    ; 0                            ; Untyped                                           ;
; C8_INITIAL                    ; 0                            ; Untyped                                           ;
; C9_INITIAL                    ; 0                            ; Untyped                                           ;
; C0_MODE                       ; BYPASS                       ; Untyped                                           ;
; C1_MODE                       ; BYPASS                       ; Untyped                                           ;
; C2_MODE                       ; BYPASS                       ; Untyped                                           ;
; C3_MODE                       ; BYPASS                       ; Untyped                                           ;
; C4_MODE                       ; BYPASS                       ; Untyped                                           ;
; C5_MODE                       ; BYPASS                       ; Untyped                                           ;
; C6_MODE                       ; BYPASS                       ; Untyped                                           ;
; C7_MODE                       ; BYPASS                       ; Untyped                                           ;
; C8_MODE                       ; BYPASS                       ; Untyped                                           ;
; C9_MODE                       ; BYPASS                       ; Untyped                                           ;
; C0_PH                         ; 0                            ; Untyped                                           ;
; C1_PH                         ; 0                            ; Untyped                                           ;
; C2_PH                         ; 0                            ; Untyped                                           ;
; C3_PH                         ; 0                            ; Untyped                                           ;
; C4_PH                         ; 0                            ; Untyped                                           ;
; C5_PH                         ; 0                            ; Untyped                                           ;
; C6_PH                         ; 0                            ; Untyped                                           ;
; C7_PH                         ; 0                            ; Untyped                                           ;
; C8_PH                         ; 0                            ; Untyped                                           ;
; C9_PH                         ; 0                            ; Untyped                                           ;
; L0_HIGH                       ; 1                            ; Untyped                                           ;
; L1_HIGH                       ; 1                            ; Untyped                                           ;
; G0_HIGH                       ; 1                            ; Untyped                                           ;
; G1_HIGH                       ; 1                            ; Untyped                                           ;
; G2_HIGH                       ; 1                            ; Untyped                                           ;
; G3_HIGH                       ; 1                            ; Untyped                                           ;
; E0_HIGH                       ; 1                            ; Untyped                                           ;
; E1_HIGH                       ; 1                            ; Untyped                                           ;
; E2_HIGH                       ; 1                            ; Untyped                                           ;
; E3_HIGH                       ; 1                            ; Untyped                                           ;
; L0_LOW                        ; 1                            ; Untyped                                           ;
; L1_LOW                        ; 1                            ; Untyped                                           ;
; G0_LOW                        ; 1                            ; Untyped                                           ;
; G1_LOW                        ; 1                            ; Untyped                                           ;
; G2_LOW                        ; 1                            ; Untyped                                           ;
; G3_LOW                        ; 1                            ; Untyped                                           ;
; E0_LOW                        ; 1                            ; Untyped                                           ;
; E1_LOW                        ; 1                            ; Untyped                                           ;
; E2_LOW                        ; 1                            ; Untyped                                           ;
; E3_LOW                        ; 1                            ; Untyped                                           ;
; L0_INITIAL                    ; 1                            ; Untyped                                           ;
; L1_INITIAL                    ; 1                            ; Untyped                                           ;
; G0_INITIAL                    ; 1                            ; Untyped                                           ;
; G1_INITIAL                    ; 1                            ; Untyped                                           ;
; G2_INITIAL                    ; 1                            ; Untyped                                           ;
; G3_INITIAL                    ; 1                            ; Untyped                                           ;
; E0_INITIAL                    ; 1                            ; Untyped                                           ;
; E1_INITIAL                    ; 1                            ; Untyped                                           ;
; E2_INITIAL                    ; 1                            ; Untyped                                           ;
; E3_INITIAL                    ; 1                            ; Untyped                                           ;
; L0_MODE                       ; BYPASS                       ; Untyped                                           ;
; L1_MODE                       ; BYPASS                       ; Untyped                                           ;
; G0_MODE                       ; BYPASS                       ; Untyped                                           ;
; G1_MODE                       ; BYPASS                       ; Untyped                                           ;
; G2_MODE                       ; BYPASS                       ; Untyped                                           ;
; G3_MODE                       ; BYPASS                       ; Untyped                                           ;
; E0_MODE                       ; BYPASS                       ; Untyped                                           ;
; E1_MODE                       ; BYPASS                       ; Untyped                                           ;
; E2_MODE                       ; BYPASS                       ; Untyped                                           ;
; E3_MODE                       ; BYPASS                       ; Untyped                                           ;
; L0_PH                         ; 0                            ; Untyped                                           ;
; L1_PH                         ; 0                            ; Untyped                                           ;
; G0_PH                         ; 0                            ; Untyped                                           ;
; G1_PH                         ; 0                            ; Untyped                                           ;
; G2_PH                         ; 0                            ; Untyped                                           ;
; G3_PH                         ; 0                            ; Untyped                                           ;
; E0_PH                         ; 0                            ; Untyped                                           ;
; E1_PH                         ; 0                            ; Untyped                                           ;
; E2_PH                         ; 0                            ; Untyped                                           ;
; E3_PH                         ; 0                            ; Untyped                                           ;
; M_PH                          ; 0                            ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                   ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                           ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                                           ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                           ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; CBXI_PARAMETER                ; NOTHING                      ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                           ;
; WIDTH_CLOCK                   ; 6                            ; Untyped                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                           ;
; DEVICE_FAMILY                 ; Cyclone II                   ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                    ;
+-------------------------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soundcodec:soundnik ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; HYST           ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soundcodec:soundnik|audio_io:audioio ;
+----------------+----------+-------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                  ;
+----------------+----------+-------------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                        ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                        ;
; DATA_WIDTH     ; 16       ; Signed Integer                                        ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                        ;
+----------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8080se:CPU ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; Mode           ; 2     ; Signed Integer                  ;
; T2Write        ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8080se:CPU|T80:u0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; mode           ; 2     ; Signed Integer                         ;
; iowait         ; 0     ; Signed Integer                         ;
; flag_c         ; 0     ; Signed Integer                         ;
; flag_n         ; 1     ; Signed Integer                         ;
; flag_p         ; 2     ; Signed Integer                         ;
; flag_x         ; 3     ; Signed Integer                         ;
; flag_h         ; 4     ; Signed Integer                         ;
; flag_y         ; 5     ; Signed Integer                         ;
; flag_z         ; 6     ; Signed Integer                         ;
; flag_s         ; 7     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8080se:CPU|T80:u0|T80_MCode:mcode ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; mode           ; 2     ; Signed Integer                                         ;
; flag_c         ; 0     ; Signed Integer                                         ;
; flag_n         ; 1     ; Signed Integer                                         ;
; flag_p         ; 2     ; Signed Integer                                         ;
; flag_x         ; 3     ; Signed Integer                                         ;
; flag_h         ; 4     ; Signed Integer                                         ;
; flag_y         ; 5     ; Signed Integer                                         ;
; flag_z         ; 6     ; Signed Integer                                         ;
; flag_s         ; 7     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8080se:CPU|T80:u0|T80_ALU:alu ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; mode           ; 2     ; Signed Integer                                     ;
; flag_c         ; 0     ; Signed Integer                                     ;
; flag_n         ; 1     ; Signed Integer                                     ;
; flag_p         ; 2     ; Signed Integer                                     ;
; flag_x         ; 3     ; Signed Integer                                     ;
; flag_h         ; 4     ; Signed Integer                                     ;
; flag_y         ; 5     ; Signed Integer                                     ;
; flag_z         ; 6     ; Signed Integer                                     ;
; flag_s         ; 7     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom0:bootrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ../src/zagr512.hex   ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_tb81      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; V_SYNC         ; 0     ; Signed Integer                 ;
; V_REF          ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|vga_refresh:refresher ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; SCREENWIDTH    ; 1010000000                       ; Unsigned Binary           ;
; SCREENHEIGHT   ; 1001000000                       ; Unsigned Binary           ;
; VISIBLEHEIGHT  ; 00000000000000000000001000000000 ; Unsigned Binary           ;
; SCROLLLOAD_X   ; 112                              ; Signed Integer            ;
; state0         ; 000                              ; Unsigned Binary           ;
; state1         ; 001                              ; Unsigned Binary           ;
; state2         ; 010                              ; Unsigned Binary           ;
; state3         ; 011                              ; Unsigned Binary           ;
; state4         ; 100                              ; Unsigned Binary           ;
; state5         ; 101                              ; Unsigned Binary           ;
; state6         ; 110                              ; Unsigned Binary           ;
; state7         ; 111                              ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr ;
+------------------------+-------------------+-------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                  ;
+------------------------+-------------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 10                ; Signed Integer                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                               ;
; LPM_MODULUS            ; 0                 ; Untyped                                               ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                    ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                    ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                               ;
; LABWIDE_SCLR           ; ON                ; Untyped                                               ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                               ;
; CBXI_PARAMETER         ; cntr_joi          ; Untyped                                               ;
+------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr ;
+------------------------+-------------------+-------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                  ;
+------------------------+-------------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 10                ; Signed Integer                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                               ;
; LPM_MODULUS            ; 0                 ; Untyped                                               ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                    ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                    ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                               ;
; LABWIDE_SCLR           ; ON                ; Untyped                                               ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                               ;
; CBXI_PARAMETER         ; cntr_joi          ; Untyped                                               ;
+------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr ;
+------------------------+-------------------+-------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                  ;
+------------------------+-------------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 10                ; Signed Integer                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                               ;
; LPM_MODULUS            ; 0                 ; Untyped                                               ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                    ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                    ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                               ;
; LABWIDE_SCLR           ; ON                ; Untyped                                               ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                               ;
; CBXI_PARAMETER         ; cntr_joi          ; Untyped                                               ;
+------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr ;
+------------------------+-------------------+-------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                  ;
+------------------------+-------------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 10                ; Signed Integer                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                               ;
; LPM_MODULUS            ; 0                 ; Untyped                                               ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                    ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                    ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                               ;
; LABWIDE_SCLR           ; ON                ; Untyped                                               ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                               ;
; CBXI_PARAMETER         ; cntr_joi          ; Untyped                                               ;
+------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|oneshot:lineos0 ;
+----------------+-----------+--------------------------------------------+
; Parameter Name ; Value     ; Type                                       ;
+----------------+-----------+--------------------------------------------+
; CLOCKS         ; 011001000 ; Unsigned Binary                            ;
+----------------+-----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; 49    ; Signed Integer                              ;
; c2             ; -41   ; Signed Integer                              ;
; c3             ; -7    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; 26    ; Signed Integer                              ;
; c2             ; -45   ; Signed Integer                              ;
; c3             ; 18    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; -11   ; Signed Integer                              ;
; c2             ; -22   ; Signed Integer                              ;
; c3             ; 34    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; -42   ; Signed Integer                              ;
; c2             ; 12    ; Signed Integer                              ;
; c3             ; 30    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; -49   ; Signed Integer                              ;
; c2             ; 41    ; Signed Integer                              ;
; c3             ; 7     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; -26   ; Signed Integer                              ;
; c2             ; 45    ; Signed Integer                              ;
; c3             ; -18   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; 11    ; Signed Integer                              ;
; c2             ; 22    ; Signed Integer                              ;
; c3             ; -34   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uvsum7 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; 42    ; Signed Integer                              ;
; c2             ; -12   ; Signed Integer                              ;
; c3             ; -30   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; -49   ; Signed Integer                              ;
; c2             ; 41    ; Signed Integer                              ;
; c3             ; 7     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; -42   ; Signed Integer                              ;
; c2             ; 12    ; Signed Integer                              ;
; c3             ; 30    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; -11   ; Signed Integer                              ;
; c2             ; -22   ; Signed Integer                              ;
; c3             ; 34    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; 26    ; Signed Integer                              ;
; c2             ; -45   ; Signed Integer                              ;
; c3             ; 18    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; 49    ; Signed Integer                              ;
; c2             ; -41   ; Signed Integer                              ;
; c3             ; -7    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; 42    ; Signed Integer                              ;
; c2             ; -12   ; Signed Integer                              ;
; c3             ; -30   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum7 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; 11    ; Signed Integer                              ;
; c2             ; 22    ; Signed Integer                              ;
; c3             ; -34   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:vidi|uvsum:uwsum8 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; c1             ; -26   ; Signed Integer                              ;
; c2             ; 45    ; Signed Integer                              ;
; c3             ; -18   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: palette_ram:paletteram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_gaa1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mclk50mhz:pll_for_sdram_0|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------------+
; Parameter Name                ; Value                       ; Type                             ;
+-------------------------------+-----------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                          ;
; PLL_TYPE                      ; AUTO                        ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mclk50mhz ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                          ;
; LOCK_HIGH                     ; 1                           ; Untyped                          ;
; LOCK_LOW                      ; 1                           ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                          ;
; SKIP_VCO                      ; OFF                         ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                          ;
; BANDWIDTH                     ; 0                           ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                          ;
; DOWN_SPREAD                   ; 0                           ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                           ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 2                           ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                          ;
; DPA_DIVIDER                   ; 0                           ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                          ;
; VCO_MIN                       ; 0                           ; Untyped                          ;
; VCO_MAX                       ; 0                           ; Untyped                          ;
; VCO_CENTER                    ; 0                           ; Untyped                          ;
; PFD_MIN                       ; 0                           ; Untyped                          ;
; PFD_MAX                       ; 0                           ; Untyped                          ;
; M_INITIAL                     ; 0                           ; Untyped                          ;
; M                             ; 0                           ; Untyped                          ;
; N                             ; 1                           ; Untyped                          ;
; M2                            ; 1                           ; Untyped                          ;
; N2                            ; 1                           ; Untyped                          ;
; SS                            ; 1                           ; Untyped                          ;
; C0_HIGH                       ; 0                           ; Untyped                          ;
; C1_HIGH                       ; 0                           ; Untyped                          ;
; C2_HIGH                       ; 0                           ; Untyped                          ;
; C3_HIGH                       ; 0                           ; Untyped                          ;
; C4_HIGH                       ; 0                           ; Untyped                          ;
; C5_HIGH                       ; 0                           ; Untyped                          ;
; C6_HIGH                       ; 0                           ; Untyped                          ;
; C7_HIGH                       ; 0                           ; Untyped                          ;
; C8_HIGH                       ; 0                           ; Untyped                          ;
; C9_HIGH                       ; 0                           ; Untyped                          ;
; C0_LOW                        ; 0                           ; Untyped                          ;
; C1_LOW                        ; 0                           ; Untyped                          ;
; C2_LOW                        ; 0                           ; Untyped                          ;
; C3_LOW                        ; 0                           ; Untyped                          ;
; C4_LOW                        ; 0                           ; Untyped                          ;
; C5_LOW                        ; 0                           ; Untyped                          ;
; C6_LOW                        ; 0                           ; Untyped                          ;
; C7_LOW                        ; 0                           ; Untyped                          ;
; C8_LOW                        ; 0                           ; Untyped                          ;
; C9_LOW                        ; 0                           ; Untyped                          ;
; C0_INITIAL                    ; 0                           ; Untyped                          ;
; C1_INITIAL                    ; 0                           ; Untyped                          ;
; C2_INITIAL                    ; 0                           ; Untyped                          ;
; C3_INITIAL                    ; 0                           ; Untyped                          ;
; C4_INITIAL                    ; 0                           ; Untyped                          ;
; C5_INITIAL                    ; 0                           ; Untyped                          ;
; C6_INITIAL                    ; 0                           ; Untyped                          ;
; C7_INITIAL                    ; 0                           ; Untyped                          ;
; C8_INITIAL                    ; 0                           ; Untyped                          ;
; C9_INITIAL                    ; 0                           ; Untyped                          ;
; C0_MODE                       ; BYPASS                      ; Untyped                          ;
; C1_MODE                       ; BYPASS                      ; Untyped                          ;
; C2_MODE                       ; BYPASS                      ; Untyped                          ;
; C3_MODE                       ; BYPASS                      ; Untyped                          ;
; C4_MODE                       ; BYPASS                      ; Untyped                          ;
; C5_MODE                       ; BYPASS                      ; Untyped                          ;
; C6_MODE                       ; BYPASS                      ; Untyped                          ;
; C7_MODE                       ; BYPASS                      ; Untyped                          ;
; C8_MODE                       ; BYPASS                      ; Untyped                          ;
; C9_MODE                       ; BYPASS                      ; Untyped                          ;
; C0_PH                         ; 0                           ; Untyped                          ;
; C1_PH                         ; 0                           ; Untyped                          ;
; C2_PH                         ; 0                           ; Untyped                          ;
; C3_PH                         ; 0                           ; Untyped                          ;
; C4_PH                         ; 0                           ; Untyped                          ;
; C5_PH                         ; 0                           ; Untyped                          ;
; C6_PH                         ; 0                           ; Untyped                          ;
; C7_PH                         ; 0                           ; Untyped                          ;
; C8_PH                         ; 0                           ; Untyped                          ;
; C9_PH                         ; 0                           ; Untyped                          ;
; L0_HIGH                       ; 1                           ; Untyped                          ;
; L1_HIGH                       ; 1                           ; Untyped                          ;
; G0_HIGH                       ; 1                           ; Untyped                          ;
; G1_HIGH                       ; 1                           ; Untyped                          ;
; G2_HIGH                       ; 1                           ; Untyped                          ;
; G3_HIGH                       ; 1                           ; Untyped                          ;
; E0_HIGH                       ; 1                           ; Untyped                          ;
; E1_HIGH                       ; 1                           ; Untyped                          ;
; E2_HIGH                       ; 1                           ; Untyped                          ;
; E3_HIGH                       ; 1                           ; Untyped                          ;
; L0_LOW                        ; 1                           ; Untyped                          ;
; L1_LOW                        ; 1                           ; Untyped                          ;
; G0_LOW                        ; 1                           ; Untyped                          ;
; G1_LOW                        ; 1                           ; Untyped                          ;
; G2_LOW                        ; 1                           ; Untyped                          ;
; G3_LOW                        ; 1                           ; Untyped                          ;
; E0_LOW                        ; 1                           ; Untyped                          ;
; E1_LOW                        ; 1                           ; Untyped                          ;
; E2_LOW                        ; 1                           ; Untyped                          ;
; E3_LOW                        ; 1                           ; Untyped                          ;
; L0_INITIAL                    ; 1                           ; Untyped                          ;
; L1_INITIAL                    ; 1                           ; Untyped                          ;
; G0_INITIAL                    ; 1                           ; Untyped                          ;
; G1_INITIAL                    ; 1                           ; Untyped                          ;
; G2_INITIAL                    ; 1                           ; Untyped                          ;
; G3_INITIAL                    ; 1                           ; Untyped                          ;
; E0_INITIAL                    ; 1                           ; Untyped                          ;
; E1_INITIAL                    ; 1                           ; Untyped                          ;
; E2_INITIAL                    ; 1                           ; Untyped                          ;
; E3_INITIAL                    ; 1                           ; Untyped                          ;
; L0_MODE                       ; BYPASS                      ; Untyped                          ;
; L1_MODE                       ; BYPASS                      ; Untyped                          ;
; G0_MODE                       ; BYPASS                      ; Untyped                          ;
; G1_MODE                       ; BYPASS                      ; Untyped                          ;
; G2_MODE                       ; BYPASS                      ; Untyped                          ;
; G3_MODE                       ; BYPASS                      ; Untyped                          ;
; E0_MODE                       ; BYPASS                      ; Untyped                          ;
; E1_MODE                       ; BYPASS                      ; Untyped                          ;
; E2_MODE                       ; BYPASS                      ; Untyped                          ;
; E3_MODE                       ; BYPASS                      ; Untyped                          ;
; L0_PH                         ; 0                           ; Untyped                          ;
; L1_PH                         ; 0                           ; Untyped                          ;
; G0_PH                         ; 0                           ; Untyped                          ;
; G1_PH                         ; 0                           ; Untyped                          ;
; G2_PH                         ; 0                           ; Untyped                          ;
; G3_PH                         ; 0                           ; Untyped                          ;
; E0_PH                         ; 0                           ; Untyped                          ;
; E1_PH                         ; 0                           ; Untyped                          ;
; E2_PH                         ; 0                           ; Untyped                          ;
; E3_PH                         ; 0                           ; Untyped                          ;
; M_PH                          ; 0                           ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                          ;
; CLK0_COUNTER                  ; G0                          ; Untyped                          ;
; CLK1_COUNTER                  ; G0                          ; Untyped                          ;
; CLK2_COUNTER                  ; G0                          ; Untyped                          ;
; CLK3_COUNTER                  ; G0                          ; Untyped                          ;
; CLK4_COUNTER                  ; G0                          ; Untyped                          ;
; CLK5_COUNTER                  ; G0                          ; Untyped                          ;
; CLK6_COUNTER                  ; E0                          ; Untyped                          ;
; CLK7_COUNTER                  ; E1                          ; Untyped                          ;
; CLK8_COUNTER                  ; E2                          ; Untyped                          ;
; CLK9_COUNTER                  ; E3                          ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                          ;
; M_TIME_DELAY                  ; 0                           ; Untyped                          ;
; N_TIME_DELAY                  ; 0                           ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                          ;
; VCO_POST_SCALE                ; 0                           ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                          ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                          ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                          ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                   ;
+-------------------------------+-----------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: converter:converter_inst ;
+--------------------+--------------+-----------------------------------+
; Parameter Name     ; Value        ; Type                              ;
+--------------------+--------------+-----------------------------------+
; i_h_disp           ; 001010000000 ; Unsigned Binary                   ;
; i_h_bporch         ; 000000111110 ; Unsigned Binary                   ;
; i_v_disp           ; 001001000000 ; Unsigned Binary                   ;
; i_v_bporch         ; 000000010110 ; Unsigned Binary                   ;
; i_hs_polarity      ; 0            ; Unsigned Binary                   ;
; i_vs_polarity      ; 0            ; Unsigned Binary                   ;
; o_h_disp           ; 001010000000 ; Unsigned Binary                   ;
; o_h_fporch         ; 000000010000 ; Unsigned Binary                   ;
; o_h_sync           ; 000001100000 ; Unsigned Binary                   ;
; o_h_bporch         ; 000000110000 ; Unsigned Binary                   ;
; o_v_disp           ; 000101011110 ; Unsigned Binary                   ;
; o_v_fporch         ; 000000100101 ; Unsigned Binary                   ;
; o_v_sync           ; 000000000010 ; Unsigned Binary                   ;
; o_v_bporch         ; 000000111100 ; Unsigned Binary                   ;
; o_hs_polarity      ; 1            ; Unsigned Binary                   ;
; o_vs_polarity      ; 0            ; Unsigned Binary                   ;
; o_frame_interlaced ; 0            ; Unsigned Binary                   ;
+--------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: converter:converter_inst|vga_reader:vga_reader_inst ;
+----------------+--------------+------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                             ;
+----------------+--------------+------------------------------------------------------------------+
; h_disp         ; 001010000000 ; Unsigned Binary                                                  ;
; h_bporch       ; 000000111110 ; Unsigned Binary                                                  ;
; v_disp         ; 001001000000 ; Unsigned Binary                                                  ;
; v_bporch       ; 000000010110 ; Unsigned Binary                                                  ;
; hs_polarity    ; 0            ; Unsigned Binary                                                  ;
; vs_polarity    ; 0            ; Unsigned Binary                                                  ;
+----------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTH               ; 12          ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                           ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_02i1 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: converter:converter_inst|sdram_cntr:sdram_cntr_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; burst_size     ; 128   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: converter:converter_inst|vga_writer:vga_writer_inst ;
+------------------+--------------+----------------------------------------------------------------+
; Parameter Name   ; Value        ; Type                                                           ;
+------------------+--------------+----------------------------------------------------------------+
; h_disp           ; 001010000000 ; Unsigned Binary                                                ;
; h_fporch         ; 000000010000 ; Unsigned Binary                                                ;
; h_sync           ; 000001100000 ; Unsigned Binary                                                ;
; h_bporch         ; 000000110000 ; Unsigned Binary                                                ;
; v_disp           ; 000101011110 ; Unsigned Binary                                                ;
; v_fporch         ; 000000100101 ; Unsigned Binary                                                ;
; v_sync           ; 000000000010 ; Unsigned Binary                                                ;
; v_bporch         ; 000000111100 ; Unsigned Binary                                                ;
; hs_polarity      ; 1            ; Unsigned Binary                                                ;
; vs_polarity      ; 0            ; Unsigned Binary                                                ;
; frame_interlaced ; 0            ; Unsigned Binary                                                ;
+------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync ;
+------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name   ; Value        ; Type                                                                         ;
+------------------+--------------+------------------------------------------------------------------------------+
; h_disp           ; 001010000000 ; Unsigned Binary                                                              ;
; h_fporch         ; 000000010000 ; Unsigned Binary                                                              ;
; h_sync           ; 000001100000 ; Unsigned Binary                                                              ;
; h_bporch         ; 000000110000 ; Unsigned Binary                                                              ;
; v_disp           ; 000101011110 ; Unsigned Binary                                                              ;
; v_fporch         ; 000000100101 ; Unsigned Binary                                                              ;
; v_sync           ; 000000000010 ; Unsigned Binary                                                              ;
; v_bporch         ; 000000111100 ; Unsigned Binary                                                              ;
; hs_polarity      ; 1            ; Unsigned Binary                                                              ;
; vs_polarity      ; 0            ; Unsigned Binary                                                              ;
; frame_interlaced ; 0            ; Unsigned Binary                                                              ;
+------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTH               ; 12          ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                           ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_02i1 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oneshot:retrace_delay ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; CLOCKS         ; 0000011100 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oneshot:retrace_irq ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; CLOCKS         ; 0010111111 ; Unsigned Binary                    ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectorkeys:kbdmatrix|oneshot:shitshot ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; CLOCKS         ; 255   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pit8253:vi53|pit8253_counterunit:cu0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; M0             ; 000   ; Unsigned Binary                                          ;
; M1             ; 001   ; Unsigned Binary                                          ;
; M2             ; 010   ; Unsigned Binary                                          ;
; M3             ; 011   ; Unsigned Binary                                          ;
; M4             ; 100   ; Unsigned Binary                                          ;
; M5             ; 101   ; Unsigned Binary                                          ;
; M2X            ; 110   ; Unsigned Binary                                          ;
; M3X            ; 111   ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pit8253:vi53|pit8253_counterunit:cu1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; M0             ; 000   ; Unsigned Binary                                          ;
; M1             ; 001   ; Unsigned Binary                                          ;
; M2             ; 010   ; Unsigned Binary                                          ;
; M3             ; 011   ; Unsigned Binary                                          ;
; M4             ; 100   ; Unsigned Binary                                          ;
; M5             ; 101   ; Unsigned Binary                                          ;
; M2X            ; 110   ; Unsigned Binary                                          ;
; M3X            ; 111   ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pit8253:vi53|pit8253_counterunit:cu2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; M0             ; 000   ; Unsigned Binary                                          ;
; M1             ; 001   ; Unsigned Binary                                          ;
; M2             ; 010   ; Unsigned Binary                                          ;
; M3             ; 011   ; Unsigned Binary                                          ;
; M4             ; 100   ; Unsigned Binary                                          ;
; M5             ; 101   ; Unsigned Binary                                          ;
; M2X            ; 110   ; Unsigned Binary                                          ;
; M3X            ; 111   ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floppy:flappy ;
+------------------+------------------+----------------------+
; Parameter Name   ; Value            ; Type                 ;
+------------------+------------------+----------------------+
; IOBASE           ; 1110000000000000 ; Unsigned Binary      ;
; PORT_MMCA        ; 0                ; Signed Integer       ;
; PORT_SPDR        ; 1                ; Signed Integer       ;
; PORT_SPSR        ; 2                ; Signed Integer       ;
; PORT_JOY         ; 3                ; Signed Integer       ;
; PORT_TXD         ; 4                ; Signed Integer       ;
; PORT_RXD         ; 5                ; Signed Integer       ;
; PORT_CTL         ; 6                ; Signed Integer       ;
; PORT_TMR1        ; 7                ; Signed Integer       ;
; PORT_TMR2        ; 8                ; Signed Integer       ;
; PORT_CPU_REQUEST ; 9                ; Signed Integer       ;
; PORT_CPU_STATUS  ; 10               ; Signed Integer       ;
; PORT_TRACK       ; 11               ; Signed Integer       ;
; PORT_SECTOR      ; 12               ; Signed Integer       ;
; PORT_DMA_MSB     ; 14               ; Signed Integer       ;
; PORT_DMA_LSB     ; 15               ; Signed Integer       ;
; PORT_LED         ; 16               ; Signed Integer       ;
; PORT_OSD_COMMAND ; 17               ; Signed Integer       ;
+------------------+------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 18432                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; DISK.HEX             ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_nge1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_ikb1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_9nb1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floppy:flappy|timer100hz:timer1 ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; MCLKFREQ       ; 24000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floppy:flappy|timer100hz:timer2 ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; MCLKFREQ       ; 24000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floppy:flappy|dma_rw:pump0 ;
+----------------+------------+-------------------------------------------+
; Parameter Name ; Value      ; Type                                      ;
+----------------+------------+-------------------------------------------+
; IDLE           ; 0000       ; Unsigned Binary                           ;
; BUSY           ; 0001       ; Unsigned Binary                           ;
; BLOCK          ; 0010       ; Unsigned Binary                           ;
; OVER           ; 0011       ; Unsigned Binary                           ;
; NBYTE          ; 0100       ; Unsigned Binary                           ;
; BLOCKSIZE      ; 1000000000 ; Unsigned Binary                           ;
+----------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floppy:flappy|wd1793:vg93 ;
+----------------------+-------------+-----------------------------------+
; Parameter Name       ; Value       ; Type                              ;
+----------------------+-------------+-----------------------------------+
; CPU_REQUEST_READ     ; 00010000    ; Unsigned Binary                   ;
; CPU_REQUEST_WRITE    ; 00100000    ; Unsigned Binary                   ;
; CPU_REQUEST_READADDR ; 00110000    ; Unsigned Binary                   ;
; CPU_REQUEST_NOP      ; 01000000    ; Unsigned Binary                   ;
; CPU_REQUEST_ACK      ; 10000000    ; Unsigned Binary                   ;
; CPU_REQUEST_FAIL     ; 11000000    ; Unsigned Binary                   ;
; A_COMMAND            ; 000         ; Unsigned Binary                   ;
; A_STATUS             ; 000         ; Unsigned Binary                   ;
; A_TRACK              ; 001         ; Unsigned Binary                   ;
; A_SECTOR             ; 010         ; Unsigned Binary                   ;
; A_DATA               ; 011         ; Unsigned Binary                   ;
; A_CTL2               ; 111         ; Unsigned Binary                   ;
; STATE_READY          ; 0           ; Signed Integer                    ;
; STATE_WAIT_CPUREAD   ; 1           ; Signed Integer                    ;
; STATE_WAIT_CPU       ; 2           ; Signed Integer                    ;
; STATE_ABORT          ; 3           ; Signed Integer                    ;
; STATE_READ_2         ; 4           ; Signed Integer                    ;
; STATE_READ_3         ; 5           ; Signed Integer                    ;
; STATE_WAIT_CPUWRITE  ; 6           ; Signed Integer                    ;
; STATE_READ_1         ; 7           ; Signed Integer                    ;
; STATE_WRITE_1        ; 8           ; Signed Integer                    ;
; STATE_WRITE_2        ; 9           ; Signed Integer                    ;
; STATE_WRITESECT      ; 10          ; Signed Integer                    ;
; STATE_READSECT       ; 11          ; Signed Integer                    ;
; STATE_ENDCOMMAND2    ; 13          ; Signed Integer                    ;
; STATE_ENDCOMMAND     ; 14          ; Signed Integer                    ;
; STATE_DEAD           ; 15          ; Signed Integer                    ;
; SECTOR_SIZE          ; 10000000000 ; Unsigned Binary                   ;
; SECTORS_PER_TRACK    ; 00000101    ; Unsigned Binary                   ;
+----------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floppy:flappy|wd1793:vg93|watchdog:dogbert ;
+----------------+------------------+-----------------------------------------------------+
; Parameter Name ; Value            ; Type                                                ;
+----------------+------------------+-----------------------------------------------------+
; TIME           ; 0000100000000000 ; Unsigned Binary                                     ;
+----------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                          ;
+------------------------------------+------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                       ;
; WIDTH_A                            ; 8                      ; Signed Integer                                ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                       ;
; WIDTH_B                            ; 8                      ; Signed Integer                                ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                       ;
; BYTE_SIZE                          ; 8                      ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                       ;
; INIT_FILE                          ; ./src/osd/testtext.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II             ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0b92        ; Untyped                                       ;
+------------------------------------+------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: textmode:osd|chargen:chrom0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 5                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ./src/osd/e5x7.mif   ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_dd81      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: specialkeys:skeys|oneshot:blksbr ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; CLOCKS         ; 00010000 ; Unsigned Binary                                   ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u7 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 11       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_top:tigertiger|CMD_Decode:u5 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; SETUP          ; 01100001 ; Unsigned Binary                                    ;
; ERASE          ; 01110010 ; Unsigned Binary                                    ;
; WRITE          ; 10000011 ; Unsigned Binary                                    ;
; READ           ; 10010100 ; Unsigned Binary                                    ;
; LCD_DAT        ; 10000011 ; Unsigned Binary                                    ;
; LCD_CMD        ; 10010100 ; Unsigned Binary                                    ;
; LED            ; 11110000 ; Unsigned Binary                                    ;
; SEG7           ; 11100001 ; Unsigned Binary                                    ;
; PS2            ; 11010010 ; Unsigned Binary                                    ;
; FLASH          ; 11000011 ; Unsigned Binary                                    ;
; SDRAM          ; 10110100 ; Unsigned Binary                                    ;
; SRAM           ; 10100101 ; Unsigned Binary                                    ;
; LCD            ; 10010110 ; Unsigned Binary                                    ;
; VGA            ; 10000111 ; Unsigned Binary                                    ;
; SDRSEL         ; 00011111 ; Unsigned Binary                                    ;
; FLSEL          ; 00101110 ; Unsigned Binary                                    ;
; EXTIO          ; 00111101 ; Unsigned Binary                                    ;
; SET_REG        ; 01001100 ; Unsigned Binary                                    ;
; SRSEL          ; 01011011 ; Unsigned Binary                                    ;
; OUTSEL         ; 00110011 ; Unsigned Binary                                    ;
; NORMAL         ; 10101010 ; Unsigned Binary                                    ;
; DISPLAY        ; 11001100 ; Unsigned Binary                                    ;
; BURST          ; 11111111 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|rambuffer:line2|altsyncram:pixelram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 12         ; Untyped                   ;
; LPM_WIDTHR                                     ; 12         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum0|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 12         ; Untyped                   ;
; LPM_WIDTHR                                     ; 12         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum2|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 6          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 11         ; Untyped                   ;
; LPM_WIDTHR                                     ; 11         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum2|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 5          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 10         ; Untyped                   ;
; LPM_WIDTHR                                     ; 10         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum4|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 12         ; Untyped                   ;
; LPM_WIDTHR                                     ; 12         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum4|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 12         ; Untyped                   ;
; LPM_WIDTHR                                     ; 12         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum6|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 5          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 10         ; Untyped                   ;
; LPM_WIDTHR                                     ; 10         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum6|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 6          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 11         ; Untyped                   ;
; LPM_WIDTHR                                     ; 11         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum3|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 12         ; Untyped                   ;
; LPM_WIDTHR                                     ; 12         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum5|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 6          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 11         ; Untyped                   ;
; LPM_WIDTHR                                     ; 11         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum5|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 12         ; Untyped                   ;
; LPM_WIDTHR                                     ; 12         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum1|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 12         ; Untyped                   ;
; LPM_WIDTHR                                     ; 12         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 6          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 11         ; Untyped                   ;
; LPM_WIDTHR                                     ; 11         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|uvsum:uvsum7|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7          ; Untyped                   ;
; LPM_WIDTHB                                     ; 5          ; Untyped                   ;
; LPM_WIDTHP                                     ; 12         ; Untyped                   ;
; LPM_WIDTHR                                     ; 12         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video:vidi|lpm_mult:Mult0        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6          ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 10         ; Untyped             ;
; LPM_WIDTHR                                     ; 10         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                   ;
; Entity Instance               ; clockster:clockmaker|mclk24mhz2:vector_xtal|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
; Entity Instance               ; mclk50mhz:pll_for_sdram_0|altpll:altpll_component                   ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                  ;
; Entity Instance                           ; lpm_rom0:bootrom|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; palette_ram:paletteram|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 18432                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; textmode:osd|chargen:chrom0|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 5                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; video:vidi|rambuffer:line2|altsyncram:pixelram_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
+-------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                            ;
; Entity Instance            ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 12                                                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                          ;
;     -- USE_EAB             ; ON                                                                                           ;
; Entity Instance            ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 12                                                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                          ;
;     -- USE_EAB             ; ON                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 15                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 12                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 7                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 12                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 6                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 11                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 10                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 7                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 12                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 12                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 10                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum6|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 6                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 11                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 12                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum5|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 11                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum5|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 7                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 12                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 7                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 12                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 11                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|uvsum:uvsum7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 12                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; video:vidi|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 6                                      ;
;     -- LPM_WIDTHB                     ; 4                                      ;
;     -- LPM_WIDTHP                     ; 10                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_top:tigertiger|CMD_Decode:u5"                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oSR_OE_N ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_top:tigertiger|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                              ;
+-------------+-------+----------+--------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                         ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                         ;
; clkselect   ; Input ; Info     ; Stuck at GND                                                                         ;
+-------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u7|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "specialkeys:skeys"                                                                                                                                 ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; osd_command ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ayglue:shrieker|YM2149:digeridoo"                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; i_a9_l     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; i_a8       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; i_sel_l    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; i_ioa      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; o_ioa      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; o_ioa_oe_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; i_iob      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; o_iob      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; o_iob_oe_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ayglue:shrieker"                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; odataoe ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "textmode:osd|screenbuffer:ram0"                                                                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "textmode:osd|textmode_counter:tcu"                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; text_x ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; text_y ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "textmode:osd"                                                                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; linebegin ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; textaddr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; loadchar  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; tileaddr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; tile_y    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; tileline  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; pixelreg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "floppy:flappy|wd1793:vg93"                                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; drq  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "floppy:flappy|dma_rw:pump0"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; debug[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "floppy:flappy|spi:sd0" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; ce   ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "floppy:flappy|ram512x8a:zeropa"                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (9 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "floppy:flappy|floppyram:flopramnik"                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "floppy:flappy|cpu65xx_en:cpu"                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; nmi_n          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; irq_n          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; brkactive      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; pcdebugout     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; opcodedebugout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "floppy:flappy"                                                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; osd_command[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; addr              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; idata             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; odata             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; memwr             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; red_leds          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; debugidata        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pit8253:vi53|pit8253_counterunit:cu2"                                                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cword        ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; value        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; counter_load ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; nextvalue    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pit8253:vi53|pit8253_counterunit:cu1"                                                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cword        ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; testpins     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; value        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; counter_load ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; nextvalue    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pit8253:vi53|pit8253_counterunit:cu0"                                                                                                                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cword     ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; nextvalue ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pit8253:vi53"                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; gate         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; testpin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tpsel        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; intq0        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; counter_load ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I82C55:vv55int"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_pa_oe_l  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pb[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pb_oe_l  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_pc[3..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_pc[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pc[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pc_oe_l  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectorkeys:kbdmatrix|ps2k:ps2driver"                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo"                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync"                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_x           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pixel_i_odd_frame ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "converter:converter_inst|sdram_cntr:sdram_cntr_inst"                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..12]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo" ;
+---------+--------+----------+--------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                            ;
+---------+--------+----------+--------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                             ;
+---------+--------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "converter:converter_inst|vga_reader:vga_reader_inst"                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wr_fifo ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uwsum8"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uwsum7"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uwsum6"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uwsum5"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uwsum4"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uwsum3"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uwsum2"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uwsum1"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uvsum7"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uvsum6"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uvsum5"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uvsum4"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uvsum3"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uvsum2"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uvsum1"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|uvsum:uvsum0"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "R[7..4]" will be connected to GND.                              ;
; G     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "G[7..4]" will be connected to GND.                              ;
; B     ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "B[7..4]" will be connected to GND.                              ;
; uvsum ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|sinrom:sinB"                                                                                                                                                  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; s[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|sinrom:sinA"                                                                                                                                                  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; s[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|oneshot:lineos0" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|rambuffer:line2" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; cerd ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|rambuffer:line1" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; cerd ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|framebuffer:winrar"                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; testpin ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi|vga_refresh:refresher"                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tvhs ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; tvx  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; tvy  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:vidi"                                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; tv_sync       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tv_luma[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tv_chroma     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tv_test[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kvaz:ramdisk"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; debug ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lpm_rom0:bootrom"                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (11 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T8080se:CPU|T80:u0"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; nmi_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfsh_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T8080se:CPU"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dbin ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vait ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soundcodec:soundnik|audio_io:audioio"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; linein[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clockster:clockmaker|mclk24mhz2:vector_xtal"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:59     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 24 23:20:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vector06cc -c vector06cc
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/fifo_256x12.v
    Info (12023): Found entity 1: fifo_256x12
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga_bitstream.v
    Info (12023): Found entity 1: vga_bitstream
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga.v
    Info (12023): Found entity 1: vga
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/fifo_1024x16.v
    Info (12023): Found entity 1: fifo_1024x16
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/fifo_512x12_ram.v
    Info (12023): Found entity 1: fifo_512x12_ram
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/fifo_512x12_lc.v
    Info (12023): Found entity 1: fifo_512x12_lc
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga_writer.v
    Info (12023): Found entity 1: vga_writer
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga_sync.v
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/vga_reader.v
    Info (12023): Found entity 1: vga_reader
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/sdram_cntr.v
    Info (12023): Found entity 1: sdram_cntr
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/coordinator.v
    Info (12023): Found entity 1: coordinator
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/verilog-osx/converter.v
    Info (12023): Found entity 1: converter
Warning (10275): Verilog HDL Module Instantiation warning at vector06cc.v(236): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at vector06cc.v(1043): ignored dangling comma in List of Port Connections
Info (12021): Found 2 design units, including 2 entities, in source file src/vector06cc.v
    Info (12023): Found entity 1: vector06cc
    Info (12023): Found entity 2: fake8255
Warning (10275): Verilog HDL Module Instantiation warning at floppy.v(411): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file src/floppy/floppy.v
    Info (12023): Found entity 1: floppy
Info (12021): Found 1 design units, including 1 entities, in source file src/floppy/floppyram.v
    Info (12023): Found entity 1: floppyram
Info (12021): Found 2 design units, including 1 entities, in source file src/floppy/uart/txd.vhd
    Info (12022): Found design unit 1: TXD-TXD
    Info (12023): Found entity 1: TXD
Info (12021): Found 2 design units, including 2 entities, in source file src/floppy/wd1793.v
    Info (12023): Found entity 1: wd1793
    Info (12023): Found entity 2: watchdog
Info (12021): Found 1 design units, including 1 entities, in source file src/floppy/floppyrom.v
    Info (12023): Found entity 1: floppyrom
Info (12021): Found 1 design units, including 1 entities, in source file src/floppy/ram512x8a.v
    Info (12023): Found entity 1: ram512x8a
Info (12021): Found 1 design units, including 1 entities, in source file src/floppy/ram1024x8a.v
    Info (12023): Found entity 1: ram1024x8a
Warning (10463): Verilog HDL Declaration warning at spi.v(33): "do" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file src/floppy/spi.v
    Info (12023): Found entity 1: spi
Info (12021): Found 1 design units, including 1 entities, in source file src/floppy/dma_rw.v
    Info (12023): Found entity 1: dma_rw
Info (12021): Found 1 design units, including 1 entities, in source file src/floppy/timer100hz.v
    Info (12023): Found entity 1: timer100hz
Info (12021): Found 2 design units, including 1 entities, in source file src/floppy/65c02/cpu65xx_en.vhd
    Info (12022): Found design unit 1: cpu65xx_en-Behavioral
    Info (12023): Found entity 1: cpu65xx_en
Info (12021): Found 1 design units, including 1 entities, in source file src/ramdisk/kvaz.v
    Info (12023): Found entity 1: kvaz
Info (12021): Found 1 design units, including 1 entities, in source file src/lpm_rom0.v
    Info (12023): Found entity 1: lpm_rom0
Warning (10274): Verilog HDL macro warning at clockster.v(62): overriding existing definition for macro "PHACC_DELTA", which was defined in "src/clockster.v", line 61
Info (12021): Found 1 design units, including 1 entities, in source file src/clockster.v
    Info (12023): Found entity 1: clockster
Info (12021): Found 1 design units, including 1 entities, in source file src/sram_map.v
    Info (12023): Found entity 1: sram_map
Info (12021): Found 1 design units, including 1 entities, in source file src/singleclockster.v
    Info (12023): Found entity 1: singleclockster
Info (12021): Found 2 design units, including 2 entities, in source file src/oneshot.v
    Info (12023): Found entity 1: oneshot
    Info (12023): Found entity 2: oneshot_non_retriggerable
Info (12021): Found 1 design units, including 1 entities, in source file src/specialkeys.v
    Info (12023): Found entity 1: specialkeys
Warning (10275): Verilog HDL Module Instantiation warning at video.v(137): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at video.v(65): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "video"
Info (12021): Found 3 design units, including 3 entities, in source file src/video/video.v
    Info (12023): Found entity 1: video
    Info (12023): Found entity 2: uvsum
    Info (12023): Found entity 3: sinrom
Info (12021): Found 2 design units, including 2 entities, in source file src/video/framebuffer.v
    Info (12023): Found entity 1: framebuffer
    Info (12023): Found entity 2: pipelinx
Info (12021): Found 1 design units, including 1 entities, in source file src/video/shiftreg2.v
    Info (12023): Found entity 1: shiftreg2
Info (12021): Found 2 design units, including 2 entities, in source file src/video/rambuffer.v
    Info (12023): Found entity 1: rambuffer
    Info (12023): Found entity 2: rdwrctr
Info (12021): Found 1 design units, including 1 entities, in source file src/video/vga_refresh.v
    Info (12023): Found entity 1: vga_refresh
Info (12021): Found 2 design units, including 1 entities, in source file src/i82c55/i82c55.vhd
    Info (12022): Found design unit 1: I82C55-RTL
    Info (12023): Found entity 1: I82C55
Info (12021): Found 4 design units, including 4 entities, in source file src/i8253/8253.v
    Info (12023): Found entity 1: pit8253
    Info (12023): Found entity 2: pit8253_counterunit
    Info (12023): Found entity 3: readhelper
    Info (12023): Found entity 4: pit8253_downcounter
Info (12021): Found 3 design units, including 3 entities, in source file src/keyboard/scan2matrix.v
    Info (12023): Found entity 1: scan2matrix
    Info (12023): Found entity 2: krom1
    Info (12023): Found entity 3: krom2
Info (12021): Found 2 design units, including 2 entities, in source file src/keyboard/ps2k.v
    Info (12023): Found entity 1: ps2k
    Info (12023): Found entity 2: ps2watchdog
Info (12021): Found 2 design units, including 2 entities, in source file src/keyboard/vectorkeys.v
    Info (12023): Found entity 1: vectorkeys
    Info (12023): Found entity 2: keycolumndecoder
Info (12021): Found 1 design units, including 1 entities, in source file src/altmodules/mclk24mhz.v
    Info (12023): Found entity 1: mclk24mhz
Info (12021): Found 1 design units, including 1 entities, in source file src/altmodules/mclk14mhz.v
    Info (12023): Found entity 1: mclk14mhz
Info (12021): Found 1 design units, including 1 entities, in source file src/altmodules/palette_ram.v
    Info (12023): Found entity 1: palette_ram
Info (12021): Found 1 design units, including 1 entities, in source file src/de1/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 3 design units, including 3 entities, in source file src/de1/usb_jtag.v
    Info (12023): Found entity 1: USB_JTAG
    Info (12023): Found entity 2: JTAG_REC
    Info (12023): Found entity 3: JTAG_TRANS
Info (12021): Found 1 design units, including 1 entities, in source file src/de1/cmd_decode.v
    Info (12023): Found entity 1: CMD_Decode
Info (12021): Found 1 design units, including 1 entities, in source file src/de1/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 2 design units, including 2 entities, in source file src/de1/clk_lock.v
    Info (12023): Found entity 1: CLK_LOCK_altclkctrl_tb8
    Info (12023): Found entity 2: CLK_LOCK
Info (12021): Found 2 design units, including 2 entities, in source file src/de1/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
    Info (12023): Found entity 2: SEG7_LUT_4
Info (12021): Found 1 design units, including 1 entities, in source file src/de1/audio_io.v
    Info (12023): Found entity 1: audio_io
Info (12021): Found 1 design units, including 1 entities, in source file src/de1/soundcodec.v
    Info (12023): Found entity 1: soundcodec
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl
    Info (12023): Found entity 1: T80
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl
    Info (12023): Found entity 1: T80_ALU
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl
    Info (12023): Found entity 1: T80_MCode
Info (12021): Found 1 design units, including 0 entities, in source file src/t80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl
    Info (12023): Found entity 1: T80_Reg
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t8080se.vhd
    Info (12022): Found design unit 1: T8080se-rtl
    Info (12023): Found entity 1: T8080se
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80sef.vhd
    Info (12022): Found design unit 1: T80sef-rtl
    Info (12023): Found entity 1: T80sef
Info (12021): Found 1 design units, including 1 entities, in source file src/jtag/jtag_top.v
    Info (12023): Found entity 1: jtag_top
Info (12021): Found 1 design units, including 1 entities, in source file src/ay/ayglue.v
    Info (12023): Found entity 1: ayglue
Info (12021): Found 2 design units, including 1 entities, in source file src/ay/ym2149_linmix.vhd
    Info (12022): Found design unit 1: YM2149-RTL
    Info (12023): Found entity 1: YM2149
Info (12021): Found 2 design units, including 2 entities, in source file src/osd/textmode.v
    Info (12023): Found entity 1: textmode
    Info (12023): Found entity 2: textmode_counter
Info (12021): Found 1 design units, including 1 entities, in source file src/osd/chargen.v
    Info (12023): Found entity 1: chargen
Info (12021): Found 1 design units, including 1 entities, in source file src/osd/screenbuffer.v
    Info (12023): Found entity 1: screenbuffer
Info (12021): Found 2 design units, including 2 entities, in source file src/altmodules/ayclkdrv.v
    Info (12023): Found entity 1: ayclkdrv_altclkctrl_6df
    Info (12023): Found entity 2: ayclkdrv
Info (12021): Found 1 design units, including 1 entities, in source file pll_conv.v
    Info (12023): Found entity 1: pll_conv
Info (12021): Found 1 design units, including 1 entities, in source file src/altmodules/mclk24mhz2.v
    Info (12023): Found entity 1: mclk24mhz2
Info (12021): Found 1 design units, including 1 entities, in source file src/altmodules/mclk50mhz.v
    Info (12023): Found entity 1: mclk50mhz
Warning (10236): Verilog HDL Implicit Net warning at vga_reader.v(47): created implicit net for "p_hsync"
Warning (10236): Verilog HDL Implicit Net warning at vga_reader.v(80): created implicit net for "v_de"
Warning (10236): Verilog HDL Implicit Net warning at vga_reader.v(81): created implicit net for "h_de"
Warning (10236): Verilog HDL Implicit Net warning at sdram_cntr.v(432): created implicit net for "p_i_vsync"
Warning (10236): Verilog HDL Implicit Net warning at sdram_cntr.v(433): created implicit net for "p_o_vsync"
Info (12127): Elaborating entity "vector06cc" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at vector06cc.v(359): object "kbd_keystatus" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vector06cc.v(903): object "vv55pu_idata" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vector06cc.v(954): object "iports_palette_sel" assigned a value but never read
Warning (10935): Verilog HDL Casex/Casez warning at vector06cc.v(269): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at vector06cc.v(271): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10763): Verilog HDL warning at vector06cc.v(266): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10270): Verilog HDL Case Statement warning at vector06cc.v(266): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at vector06cc.v(794): all case item expressions in this case statement are onehot
Warning (10034): Output port "GPIO_0[26..13]" at vector06cc.v(184) has no driver
Warning (10034): Output port "GPIO_1[35..30]" at vector06cc.v(185) has no driver
Warning (10034): Output port "GPIO_1[25..0]" at vector06cc.v(185) has no driver
Info (12128): Elaborating entity "clockster" for hierarchy "clockster:clockmaker"
Warning (10230): Verilog HDL assignment warning at clockster.v(79): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "mclk24mhz2" for hierarchy "clockster:clockmaker|mclk24mhz2:vector_xtal"
Info (12128): Elaborating entity "altpll" for hierarchy "clockster:clockmaker|mclk24mhz2:vector_xtal|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clockster:clockmaker|mclk24mhz2:vector_xtal|altpll:altpll_component"
Info (12133): Instantiated megafunction "clockster:clockmaker|mclk24mhz2:vector_xtal|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "41666"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mclk24mhz2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "ayclkdrv" for hierarchy "clockster:clockmaker|ayclkdrv:clkbufpalfsc"
Info (12128): Elaborating entity "ayclkdrv_altclkctrl_6df" for hierarchy "clockster:clockmaker|ayclkdrv:clkbufpalfsc|ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component"
Info (12128): Elaborating entity "soundcodec" for hierarchy "soundcodec:soundnik"
Info (12128): Elaborating entity "audio_io" for hierarchy "soundcodec:soundnik|audio_io:audioio"
Info (12128): Elaborating entity "singleclockster" for hierarchy "singleclockster:keytapclock"
Info (12128): Elaborating entity "SEG7_LUT_4" for hierarchy "SEG7_LUT_4:seg7display"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_4:seg7display|SEG7_LUT:u0"
Info (12128): Elaborating entity "T8080se" for hierarchy "T8080se:CPU"
Info (12128): Elaborating entity "T80" for hierarchy "T8080se:CPU|T80:u0"
Info (12128): Elaborating entity "T80_MCode" for hierarchy "T8080se:CPU|T80:u0|T80_MCode:mcode"
Info (12128): Elaborating entity "T80_ALU" for hierarchy "T8080se:CPU|T80:u0|T80_ALU:alu"
Info (12128): Elaborating entity "T80_Reg" for hierarchy "T8080se:CPU|T80:u0|T80_Reg:Regs"
Info (12128): Elaborating entity "lpm_rom0" for hierarchy "lpm_rom0:bootrom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lpm_rom0:bootrom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lpm_rom0:bootrom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lpm_rom0:bootrom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../src/zagr512.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tb81.tdf
    Info (12023): Found entity 1: altsyncram_tb81
Info (12128): Elaborating entity "altsyncram_tb81" for hierarchy "lpm_rom0:bootrom|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated"
Info (12128): Elaborating entity "sram_map" for hierarchy "sram_map:sram_map"
Info (12128): Elaborating entity "kvaz" for hierarchy "kvaz:ramdisk"
Info (12128): Elaborating entity "video" for hierarchy "video:vidi"
Warning (10036): Verilog HDL or VHDL warning at video.v(121): object "tvhs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video.v(279): object "normalsync_window" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at video.v(257): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at video.v(259): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at video.v(267): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at video.v(294): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at video.v(299): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(300): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(301): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(308): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(309): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(310): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(311): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(312): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(313): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(314): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(315): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(317): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(318): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(319): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(320): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(321): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(322): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(323): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(324): truncated value with size 14 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video.v(347): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at video.v(348): truncated value with size 32 to match size of target (3)
Warning (10034): Output port "tv_test[7..1]" at video.v(104) has no driver
Info (12128): Elaborating entity "vga_refresh" for hierarchy "video:vidi|vga_refresh:refresher"
Warning (10230): Verilog HDL assignment warning at vga_refresh.v(115): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_refresh.v(122): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_refresh.v(194): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_refresh.v(197): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "framebuffer" for hierarchy "video:vidi|framebuffer:winrar"
Info (12128): Elaborating entity "pipelinx" for hierarchy "video:vidi|framebuffer:winrar|pipelinx:pipdx_0"
Info (12128): Elaborating entity "shiftreg2" for hierarchy "video:vidi|framebuffer:winrar|pipelinx:pipdx_0|shiftreg2:pipa"
Info (12128): Elaborating entity "rambuffer" for hierarchy "video:vidi|rambuffer:line1"
Info (12128): Elaborating entity "rdwrctr" for hierarchy "video:vidi|rambuffer:line1|rdwrctr:c1"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr"
Info (12130): Elaborated megafunction instantiation "video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr"
Info (12133): Instantiated megafunction "video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "10"
    Info (12134): Parameter "LPM_DIRECTION" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_joi.tdf
    Info (12023): Found entity 1: cntr_joi
Info (12128): Elaborating entity "cntr_joi" for hierarchy "video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated"
Info (12128): Elaborating entity "oneshot" for hierarchy "video:vidi|oneshot:lineos0"
Info (12128): Elaborating entity "sinrom" for hierarchy "video:vidi|sinrom:sinA"
Info (12128): Elaborating entity "uvsum" for hierarchy "video:vidi|uvsum:uvsum0"
Warning (10230): Verilog HDL assignment warning at video.v(434): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(435): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(436): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "uvsum" for hierarchy "video:vidi|uvsum:uvsum1"
Warning (10230): Verilog HDL assignment warning at video.v(434): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(435): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(436): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "uvsum" for hierarchy "video:vidi|uvsum:uvsum2"
Warning (10230): Verilog HDL assignment warning at video.v(434): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(435): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(436): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "uvsum" for hierarchy "video:vidi|uvsum:uvsum3"
Warning (10230): Verilog HDL assignment warning at video.v(434): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(435): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(436): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "uvsum" for hierarchy "video:vidi|uvsum:uvsum4"
Warning (10230): Verilog HDL assignment warning at video.v(434): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(435): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(436): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "uvsum" for hierarchy "video:vidi|uvsum:uvsum5"
Warning (10230): Verilog HDL assignment warning at video.v(434): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(435): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(436): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "uvsum" for hierarchy "video:vidi|uvsum:uvsum6"
Warning (10230): Verilog HDL assignment warning at video.v(434): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(435): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(436): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "uvsum" for hierarchy "video:vidi|uvsum:uvsum7"
Warning (10230): Verilog HDL assignment warning at video.v(434): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(435): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at video.v(436): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "palette_ram" for hierarchy "palette_ram:paletteram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "palette_ram:paletteram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "palette_ram:paletteram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "palette_ram:paletteram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gaa1.tdf
    Info (12023): Found entity 1: altsyncram_gaa1
Info (12128): Elaborating entity "altsyncram_gaa1" for hierarchy "palette_ram:paletteram|altsyncram:altsyncram_component|altsyncram_gaa1:auto_generated"
Info (12128): Elaborating entity "mclk50mhz" for hierarchy "mclk50mhz:pll_for_sdram_0"
Info (12128): Elaborating entity "altpll" for hierarchy "mclk50mhz:pll_for_sdram_0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "mclk50mhz:pll_for_sdram_0|altpll:altpll_component"
Info (12133): Instantiated megafunction "mclk50mhz:pll_for_sdram_0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mclk50mhz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "converter" for hierarchy "converter:converter_inst"
Info (12128): Elaborating entity "vga_reader" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst"
Info (12128): Elaborating entity "fifo_256x12" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_02i1.tdf
    Info (12023): Found entity 1: dcfifo_02i1
Info (12128): Elaborating entity "dcfifo_02i1" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ccb.tdf
    Info (12023): Found entity 1: a_gray2bin_ccb
Info (12128): Elaborating entity "a_gray2bin_ccb" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf
    Info (12023): Found entity 1: a_graycounter_g86
Info (12128): Elaborating entity "a_graycounter_g86" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7fc.tdf
    Info (12023): Found entity 1: a_graycounter_7fc
Info (12128): Elaborating entity "a_graycounter_7fc" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_7fc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf
    Info (12023): Found entity 1: a_graycounter_6fc
Info (12128): Elaborating entity "a_graycounter_6fc" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vo61.tdf
    Info (12023): Found entity 1: altsyncram_vo61
Info (12128): Elaborating entity "altsyncram_vo61" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bve1.tdf
    Info (12023): Found entity 1: altsyncram_bve1
Info (12128): Elaborating entity "altsyncram_bve1" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cdc.tdf
    Info (12023): Found entity 1: dffpipe_cdc
Info (12128): Elaborating entity "dffpipe_cdc" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kcb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kcb
Info (12128): Elaborating entity "alt_synch_pipe_kcb" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_oc8
Info (12128): Elaborating entity "alt_synch_pipe_oc8" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf
    Info (12023): Found entity 1: dffpipe_ld9
Info (12128): Elaborating entity "dffpipe_ld9" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf
    Info (12023): Found entity 1: cmpr_t16
Info (12128): Elaborating entity "cmpr_t16" for hierarchy "converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|cmpr_t16:rdempty_eq_comp"
Info (12128): Elaborating entity "sdram_cntr" for hierarchy "converter:converter_inst|sdram_cntr:sdram_cntr_inst"
Info (12128): Elaborating entity "coordinator" for hierarchy "converter:converter_inst|coordinator:coordinator_inst"
Info (12128): Elaborating entity "vga_writer" for hierarchy "converter:converter_inst|vga_writer:vga_writer_inst"
Info (12128): Elaborating entity "vga_sync" for hierarchy "converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync"
Info (12128): Elaborating entity "oneshot" for hierarchy "oneshot:retrace_delay"
Warning (10230): Verilog HDL assignment warning at oneshot.v(35): truncated value with size 10 to match size of target (9)
Info (12128): Elaborating entity "oneshot" for hierarchy "oneshot:retrace_irq"
Warning (10230): Verilog HDL assignment warning at oneshot.v(35): truncated value with size 10 to match size of target (9)
Info (12128): Elaborating entity "vectorkeys" for hierarchy "vectorkeys:kbdmatrix"
Info (12128): Elaborating entity "ps2k" for hierarchy "vectorkeys:kbdmatrix|ps2k:ps2driver"
Info (12128): Elaborating entity "ps2watchdog" for hierarchy "vectorkeys:kbdmatrix|ps2k:ps2driver|ps2watchdog:ps2wd"
Info (12128): Elaborating entity "scan2matrix" for hierarchy "vectorkeys:kbdmatrix|scan2matrix:scan2xy"
Info (12128): Elaborating entity "krom1" for hierarchy "vectorkeys:kbdmatrix|scan2matrix:scan2xy|krom1:kromkrom1"
Info (12128): Elaborating entity "krom2" for hierarchy "vectorkeys:kbdmatrix|scan2matrix:scan2xy|krom2:kromshift"
Info (12128): Elaborating entity "keycolumndecoder" for hierarchy "vectorkeys:kbdmatrix|keycolumndecoder:column_dc1"
Info (12128): Elaborating entity "oneshot" for hierarchy "vectorkeys:kbdmatrix|oneshot:shitshot"
Warning (10230): Verilog HDL assignment warning at oneshot.v(35): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "I82C55" for hierarchy "I82C55:vv55int"
Info (12128): Elaborating entity "fake8255" for hierarchy "fake8255:fakepaw0"
Info (12128): Elaborating entity "pit8253" for hierarchy "pit8253:vi53"
Info (10264): Verilog HDL Case Statement information at 8253.v(85): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "pit8253_counterunit" for hierarchy "pit8253:vi53|pit8253_counterunit:cu0"
Warning (10036): Verilog HDL or VHDL warning at 8253.v(127): object "bcd_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at 8253.v(132): object "gate_rising" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at 8253.v(133): object "gate_falling" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at 8253.v(241): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "pit8253_downcounter" for hierarchy "pit8253:vi53|pit8253_counterunit:cu0|pit8253_downcounter:dctr"
Warning (10230): Verilog HDL assignment warning at 8253.v(364): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "readhelper" for hierarchy "pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus"
Info (12128): Elaborating entity "floppy" for hierarchy "floppy:flappy"
Warning (10036): Verilog HDL or VHDL warning at floppy.v(158): object "ioports_en" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at floppy.v(144): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at floppy.v(182): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at floppy.v(276): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "cpu65xx_en" for hierarchy "floppy:flappy|cpu65xx_en:cpu"
Info (12128): Elaborating entity "floppyram" for hierarchy "floppy:flappy|floppyram:flopramnik"
Info (12128): Elaborating entity "altsyncram" for hierarchy "floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DISK.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "18432"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nge1.tdf
    Info (12023): Found entity 1: altsyncram_nge1
Info (12128): Elaborating entity "altsyncram_nge1" for hierarchy "floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info (12023): Found entity 1: decode_6oa
Info (12128): Elaborating entity "decode_6oa" for hierarchy "floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|decode_6oa:decode3"
Info (12128): Elaborating entity "decode_6oa" for hierarchy "floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|decode_6oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mib.tdf
    Info (12023): Found entity 1: mux_mib
Info (12128): Elaborating entity "mux_mib" for hierarchy "floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|mux_mib:mux2"
Info (12128): Elaborating entity "ram512x8a" for hierarchy "floppy:flappy|ram512x8a:zeropa"
Info (12128): Elaborating entity "altsyncram" for hierarchy "floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ikb1.tdf
    Info (12023): Found entity 1: altsyncram_ikb1
Info (12128): Elaborating entity "altsyncram_ikb1" for hierarchy "floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component|altsyncram_ikb1:auto_generated"
Info (12128): Elaborating entity "ram1024x8a" for hierarchy "floppy:flappy|ram1024x8a:bufpa"
Info (12128): Elaborating entity "altsyncram" for hierarchy "floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9nb1.tdf
    Info (12023): Found entity 1: altsyncram_9nb1
Info (12128): Elaborating entity "altsyncram_9nb1" for hierarchy "floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component|altsyncram_9nb1:auto_generated"
Info (12128): Elaborating entity "TXD" for hierarchy "floppy:flappy|TXD:txda"
Info (12128): Elaborating entity "timer100hz" for hierarchy "floppy:flappy|timer100hz:timer1"
Warning (10230): Verilog HDL assignment warning at timer100hz.v(36): truncated value with size 32 to match size of target (18)
Info (12128): Elaborating entity "spi" for hierarchy "floppy:flappy|spi:sd0"
Info (12128): Elaborating entity "dma_rw" for hierarchy "floppy:flappy|dma_rw:pump0"
Warning (10230): Verilog HDL assignment warning at dma_rw.v(123): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "wd1793" for hierarchy "floppy:flappy|wd1793:vg93"
Warning (10036): Verilog HDL or VHDL warning at wd1793.v(133): object "wdstat_multisector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at wd1793.v(169): object "wReadSuccess" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at wd1793.v(170): object "wReadAByte" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at wd1793.v(164): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wd1793.v(209): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(268): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(276): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(318): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(330): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(358): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(376): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(387): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(398): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(412): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at wd1793.v(414): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(421): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(435): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(471): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(477): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(489): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(497): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(505): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at wd1793.v(511): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(514): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(524): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(539): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(544): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(554): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(566): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(580): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(588): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at wd1793.v(595): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "watchdog" for hierarchy "floppy:flappy|wd1793:vg93|watchdog:dogbert"
Info (12128): Elaborating entity "textmode" for hierarchy "textmode:osd"
Critical Warning (10169): Verilog HDL warning at textmode.v(56): the port and data declarations for array port "tileline" do not specify the same range for each dimension
Warning (10359): HDL warning at textmode.v(89): see declaration for object "tileline"
Warning (10034): Output port "linebegin" at textmode.v(50) has no driver
Info (12128): Elaborating entity "textmode_counter" for hierarchy "textmode:osd|textmode_counter:tcu"
Warning (10230): Verilog HDL assignment warning at textmode.v(171): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "screenbuffer" for hierarchy "textmode:osd|screenbuffer:ram0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./src/osd/testtext.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b92.tdf
    Info (12023): Found entity 1: altsyncram_0b92
Info (12128): Elaborating entity "altsyncram_0b92" for hierarchy "textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component|altsyncram_0b92:auto_generated"
Info (12128): Elaborating entity "chargen" for hierarchy "textmode:osd|chargen:chrom0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "textmode:osd|chargen:chrom0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "textmode:osd|chargen:chrom0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "textmode:osd|chargen:chrom0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./src/osd/e5x7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dd81.tdf
    Info (12023): Found entity 1: altsyncram_dd81
Info (12128): Elaborating entity "altsyncram_dd81" for hierarchy "textmode:osd|chargen:chrom0|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated"
Info (12128): Elaborating entity "ayglue" for hierarchy "ayglue:shrieker"
Warning (10240): Verilog HDL Always Construct warning at ayglue.v(17): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "q[0]" at ayglue.v(17)
Info (10041): Inferred latch for "q[1]" at ayglue.v(17)
Info (10041): Inferred latch for "q[2]" at ayglue.v(17)
Info (10041): Inferred latch for "q[3]" at ayglue.v(17)
Info (10041): Inferred latch for "q[4]" at ayglue.v(17)
Info (10041): Inferred latch for "q[5]" at ayglue.v(17)
Info (10041): Inferred latch for "q[6]" at ayglue.v(17)
Info (10041): Inferred latch for "q[7]" at ayglue.v(17)
Info (12128): Elaborating entity "YM2149" for hierarchy "ayglue:shrieker|YM2149:digeridoo"
Info (12128): Elaborating entity "specialkeys" for hierarchy "specialkeys:skeys"
Info (12128): Elaborating entity "oneshot" for hierarchy "specialkeys:skeys|oneshot:blksbr"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u7"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u7|I2C_Controller:u0"
Info (12128): Elaborating entity "jtag_top" for hierarchy "jtag_top:tigertiger"
Info (12128): Elaborating entity "CLK_LOCK" for hierarchy "jtag_top:tigertiger|CLK_LOCK:p0"
Info (12128): Elaborating entity "CLK_LOCK_altclkctrl_tb8" for hierarchy "jtag_top:tigertiger|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component"
Info (12128): Elaborating entity "USB_JTAG" for hierarchy "jtag_top:tigertiger|USB_JTAG:u1"
Info (12128): Elaborating entity "JTAG_REC" for hierarchy "jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0"
Info (12128): Elaborating entity "JTAG_TRANS" for hierarchy "jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1"
Info (12128): Elaborating entity "CMD_Decode" for hierarchy "jtag_top:tigertiger|CMD_Decode:u5"
Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(62): object "sel_SR" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(176): truncated value with size 24 to match size of target (18)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "converter:converter_inst|vga_reader:vga_reader_inst|to_fifo[11]" feeding internal logic into a wire
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ayglue:shrieker|YM2149:digeridoo|Ram0" is uninferred due to inappropriate RAM size
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video:vidi|rambuffer:line1|pixelram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video:vidi|rambuffer:line2|pixelram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 15 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum2|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum4|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum4|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum6|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum6|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum3|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum5|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum5|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|uvsum:uvsum7|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video:vidi|Mult0"
Info (12130): Elaborated megafunction instantiation "video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0"
Info (12133): Instantiated megafunction "video:vidi|rambuffer:line1|altsyncram:pixelram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf
    Info (12023): Found entity 1: altsyncram_utg1
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pfh.tdf
    Info (12023): Found entity 1: add_sub_pfh
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum2|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ofh.tdf
    Info (12023): Found entity 1: add_sub_ofh
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum2|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_geh.tdf
    Info (12023): Found entity 1: add_sub_geh
Info (12131): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "video:vidi|uvsum:uvsum2|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum4|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum4|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum4|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum4|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum6|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum6|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum6|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum6|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum3|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum3|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum5|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum5|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum5|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum5|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum1|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum1|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|uvsum:uvsum7|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "video:vidi|uvsum:uvsum7|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "video:vidi|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "video:vidi|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "video:vidi|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "video:vidi|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "video:vidi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "video:vidi|lpm_mult:Mult0"
Warning (12241): 42 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ayglue:shrieker|YM2149:digeridoo|env_vol[4]" is converted into an equivalent circuit using register "ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated" and latch "ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1"
    Warning (13310): Register "ayglue:shrieker|YM2149:digeridoo|env_vol[0]" is converted into an equivalent circuit using register "ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated" and latch "ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1"
    Warning (13310): Register "ayglue:shrieker|YM2149:digeridoo|env_vol[1]" is converted into an equivalent circuit using register "ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated" and latch "ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1"
    Warning (13310): Register "ayglue:shrieker|YM2149:digeridoo|env_vol[2]" is converted into an equivalent circuit using register "ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated" and latch "ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1"
    Warning (13310): Register "ayglue:shrieker|YM2149:digeridoo|env_vol[3]" is converted into an equivalent circuit using register "ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated" and latch "ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1"
    Warning (13310): Register "ayglue:shrieker|YM2149:digeridoo|env_inc" is converted into an equivalent circuit using register "ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated" and latch "ayglue:shrieker|YM2149:digeridoo|env_inc~1"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "GPIO_0[1]" is stuck at VCC
    Warning (13410): Pin "GPIO_0[13]" is stuck at GND
    Warning (13410): Pin "GPIO_0[14]" is stuck at GND
    Warning (13410): Pin "GPIO_0[15]" is stuck at GND
    Warning (13410): Pin "GPIO_0[16]" is stuck at GND
    Warning (13410): Pin "GPIO_0[17]" is stuck at GND
    Warning (13410): Pin "GPIO_0[18]" is stuck at GND
    Warning (13410): Pin "GPIO_0[19]" is stuck at GND
    Warning (13410): Pin "GPIO_0[20]" is stuck at GND
    Warning (13410): Pin "GPIO_0[21]" is stuck at GND
    Warning (13410): Pin "GPIO_0[22]" is stuck at GND
    Warning (13410): Pin "GPIO_0[23]" is stuck at GND
    Warning (13410): Pin "GPIO_0[24]" is stuck at GND
    Warning (13410): Pin "GPIO_0[25]" is stuck at GND
    Warning (13410): Pin "GPIO_0[26]" is stuck at GND
    Warning (13410): Pin "GPIO_1[0]" is stuck at GND
    Warning (13410): Pin "GPIO_1[1]" is stuck at GND
    Warning (13410): Pin "GPIO_1[2]" is stuck at GND
    Warning (13410): Pin "GPIO_1[3]" is stuck at GND
    Warning (13410): Pin "GPIO_1[4]" is stuck at GND
    Warning (13410): Pin "GPIO_1[5]" is stuck at GND
    Warning (13410): Pin "GPIO_1[6]" is stuck at GND
    Warning (13410): Pin "GPIO_1[7]" is stuck at GND
    Warning (13410): Pin "GPIO_1[8]" is stuck at GND
    Warning (13410): Pin "GPIO_1[9]" is stuck at GND
    Warning (13410): Pin "GPIO_1[10]" is stuck at GND
    Warning (13410): Pin "GPIO_1[11]" is stuck at GND
    Warning (13410): Pin "GPIO_1[12]" is stuck at GND
    Warning (13410): Pin "GPIO_1[13]" is stuck at GND
    Warning (13410): Pin "GPIO_1[14]" is stuck at GND
    Warning (13410): Pin "GPIO_1[15]" is stuck at GND
    Warning (13410): Pin "GPIO_1[16]" is stuck at GND
    Warning (13410): Pin "GPIO_1[17]" is stuck at GND
    Warning (13410): Pin "GPIO_1[18]" is stuck at GND
    Warning (13410): Pin "GPIO_1[19]" is stuck at GND
    Warning (13410): Pin "GPIO_1[20]" is stuck at GND
    Warning (13410): Pin "GPIO_1[21]" is stuck at GND
    Warning (13410): Pin "GPIO_1[22]" is stuck at GND
    Warning (13410): Pin "GPIO_1[23]" is stuck at GND
    Warning (13410): Pin "GPIO_1[24]" is stuck at GND
    Warning (13410): Pin "GPIO_1[25]" is stuck at GND
    Warning (13410): Pin "GPIO_1[30]" is stuck at GND
    Warning (13410): Pin "GPIO_1[31]" is stuck at GND
    Warning (13410): Pin "GPIO_1[32]" is stuck at GND
    Warning (13410): Pin "GPIO_1[33]" is stuck at GND
    Warning (13410): Pin "GPIO_1[34]" is stuck at GND
    Warning (13410): Pin "GPIO_1[35]" is stuck at GND
    Warning (13410): Pin "sdr_clock_enable" is stuck at VCC
Info (17049): 84 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file Z:/workspace/vector06cc/reports/vector06cc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27[0]"
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "UART_RXD"
Info (21057): Implemented 7718 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 178 output pins
    Info (21060): Implemented 34 bidirectional pins
    Info (21061): Implemented 7349 logic cells
    Info (21064): Implemented 125 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 211 warnings
    Info: Peak virtual memory: 445 megabytes
    Info: Processing ended: Sat Mar 24 23:23:23 2018
    Info: Elapsed time: 00:02:46
    Info: Total CPU time (on all processors): 00:02:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/workspace/vector06cc/reports/vector06cc.map.smsg.


