Classic Timing Analyzer report for compteur
Mon Sep 06 08:44:47 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.356 ns                                       ; En    ; Q1[7] ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.844 ns                                       ; Q1[4] ; Q[4]  ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.283 ns                                       ; En    ; Q1[0] ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[1] ; Q1[7] ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[1] ; Q1[7] ; Clk        ; Clk      ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[0] ; Q1[7] ; Clk        ; Clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[1] ; Q1[6] ; Clk        ; Clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[2] ; Q1[7] ; Clk        ; Clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[0] ; Q1[6] ; Clk        ; Clk      ; None                        ; None                      ; 1.568 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[3] ; Q1[7] ; Clk        ; Clk      ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[2] ; Q1[6] ; Clk        ; Clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[3] ; Q1[6] ; Clk        ; Clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[4] ; Q1[7] ; Clk        ; Clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[1] ; Q1[5] ; Clk        ; Clk      ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[0] ; Q1[5] ; Clk        ; Clk      ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[4] ; Q1[6] ; Clk        ; Clk      ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[1] ; Q1[4] ; Clk        ; Clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[5] ; Q1[7] ; Clk        ; Clk      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[2] ; Q1[5] ; Clk        ; Clk      ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[0] ; Q1[4] ; Clk        ; Clk      ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[3] ; Q1[5] ; Clk        ; Clk      ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[1] ; Q1[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[5] ; Q1[6] ; Clk        ; Clk      ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[2] ; Q1[4] ; Clk        ; Clk      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[0] ; Q1[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[3] ; Q1[4] ; Clk        ; Clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[4] ; Q1[5] ; Clk        ; Clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[1] ; Q1[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[6] ; Q1[7] ; Clk        ; Clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[2] ; Q1[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[0] ; Q1[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[3] ; Q1[3] ; Clk        ; Clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[4] ; Q1[4] ; Clk        ; Clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[1] ; Q1[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[6] ; Q1[6] ; Clk        ; Clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[2] ; Q1[2] ; Clk        ; Clk      ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[5] ; Q1[5] ; Clk        ; Clk      ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[0] ; Q1[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[7] ; Q1[7] ; Clk        ; Clk      ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q1[0] ; Q1[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 0.356 ns   ; En   ; Q1[1] ; Clk      ;
; N/A   ; None         ; 0.356 ns   ; En   ; Q1[2] ; Clk      ;
; N/A   ; None         ; 0.356 ns   ; En   ; Q1[3] ; Clk      ;
; N/A   ; None         ; 0.356 ns   ; En   ; Q1[4] ; Clk      ;
; N/A   ; None         ; 0.356 ns   ; En   ; Q1[5] ; Clk      ;
; N/A   ; None         ; 0.356 ns   ; En   ; Q1[6] ; Clk      ;
; N/A   ; None         ; 0.356 ns   ; En   ; Q1[7] ; Clk      ;
; N/A   ; None         ; -0.053 ns  ; En   ; Q1[0] ; Clk      ;
+-------+--------------+------------+------+-------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 9.844 ns   ; Q1[4] ; Q[4] ; Clk        ;
; N/A   ; None         ; 9.511 ns   ; Q1[1] ; Q[1] ; Clk        ;
; N/A   ; None         ; 8.860 ns   ; Q1[2] ; Q[2] ; Clk        ;
; N/A   ; None         ; 8.417 ns   ; Q1[5] ; Q[5] ; Clk        ;
; N/A   ; None         ; 7.325 ns   ; Q1[0] ; Q[0] ; Clk        ;
; N/A   ; None         ; 6.818 ns   ; Q1[3] ; Q[3] ; Clk        ;
; N/A   ; None         ; 6.546 ns   ; Q1[6] ; Q[6] ; Clk        ;
; N/A   ; None         ; 6.520 ns   ; Q1[7] ; Q[7] ; Clk        ;
+-------+--------------+------------+-------+------+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; 0.283 ns  ; En   ; Q1[0] ; Clk      ;
; N/A           ; None        ; -0.126 ns ; En   ; Q1[1] ; Clk      ;
; N/A           ; None        ; -0.126 ns ; En   ; Q1[2] ; Clk      ;
; N/A           ; None        ; -0.126 ns ; En   ; Q1[3] ; Clk      ;
; N/A           ; None        ; -0.126 ns ; En   ; Q1[4] ; Clk      ;
; N/A           ; None        ; -0.126 ns ; En   ; Q1[5] ; Clk      ;
; N/A           ; None        ; -0.126 ns ; En   ; Q1[6] ; Clk      ;
; N/A           ; None        ; -0.126 ns ; En   ; Q1[7] ; Clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Sep 06 08:44:47 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compteur -c compteur --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 420.17 MHz between source register "Q1[1]" and destination register "Q1[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.683 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y33_N7; Fanout = 3; REG Node = 'Q1[1]'
            Info: 2: + IC(0.332 ns) + CELL(0.414 ns) = 0.746 ns; Loc. = LCCOMB_X8_Y33_N6; Fanout = 2; COMB Node = 'Q1[1]~9'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.817 ns; Loc. = LCCOMB_X8_Y33_N8; Fanout = 2; COMB Node = 'Q1[2]~11'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.888 ns; Loc. = LCCOMB_X8_Y33_N10; Fanout = 2; COMB Node = 'Q1[3]~13'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.959 ns; Loc. = LCCOMB_X8_Y33_N12; Fanout = 2; COMB Node = 'Q1[4]~15'
            Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.118 ns; Loc. = LCCOMB_X8_Y33_N14; Fanout = 2; COMB Node = 'Q1[5]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.189 ns; Loc. = LCCOMB_X8_Y33_N16; Fanout = 1; COMB Node = 'Q1[6]~19'
            Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.599 ns; Loc. = LCCOMB_X8_Y33_N18; Fanout = 1; COMB Node = 'Q1[7]~20'
            Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.683 ns; Loc. = LCFF_X8_Y33_N19; Fanout = 2; REG Node = 'Q1[7]'
            Info: Total cell delay = 1.351 ns ( 80.27 % )
            Info: Total interconnect delay = 0.332 ns ( 19.73 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N19; Fanout = 2; REG Node = 'Q1[7]'
                Info: Total cell delay = 1.536 ns ( 57.19 % )
                Info: Total interconnect delay = 1.150 ns ( 42.81 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N7; Fanout = 3; REG Node = 'Q1[1]'
                Info: Total cell delay = 1.536 ns ( 57.19 % )
                Info: Total interconnect delay = 1.150 ns ( 42.81 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "Q1[1]" (data pin = "En", clock pin = "Clk") is 0.356 ns
    Info: + Longest pin to register delay is 3.078 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'En'
        Info: 2: + IC(1.439 ns) + CELL(0.660 ns) = 3.078 ns; Loc. = LCFF_X8_Y33_N7; Fanout = 3; REG Node = 'Q1[1]'
        Info: Total cell delay = 1.639 ns ( 53.25 % )
        Info: Total interconnect delay = 1.439 ns ( 46.75 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N7; Fanout = 3; REG Node = 'Q1[1]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
Info: tco from clock "Clk" to destination pin "Q[4]" through register "Q1[4]" is 9.844 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N13; Fanout = 3; REG Node = 'Q1[4]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y33_N13; Fanout = 3; REG Node = 'Q1[4]'
        Info: 2: + IC(4.236 ns) + CELL(2.672 ns) = 6.908 ns; Loc. = PIN_B24; Fanout = 0; PIN Node = 'Q[4]'
        Info: Total cell delay = 2.672 ns ( 38.68 % )
        Info: Total interconnect delay = 4.236 ns ( 61.32 % )
Info: th for register "Q1[0]" (data pin = "En", clock pin = "Clk") is 0.283 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N1; Fanout = 4; REG Node = 'Q1[0]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'En'
        Info: 2: + IC(1.456 ns) + CELL(0.150 ns) = 2.585 ns; Loc. = LCCOMB_X8_Y33_N0; Fanout = 1; COMB Node = 'Q1[0]~7'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.669 ns; Loc. = LCFF_X8_Y33_N1; Fanout = 4; REG Node = 'Q1[0]'
        Info: Total cell delay = 1.213 ns ( 45.45 % )
        Info: Total interconnect delay = 1.456 ns ( 54.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Mon Sep 06 08:44:47 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


