<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ram_2port_191/sim/suhddpsram1024x8_rq_ram_2port_191_go2l72y.v"
   type="VERILOG"
   library="suhddpsram1024x8_rq_ram_2port_191" />
 <file
   path="sim/suhddpsram1024x8_rq.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="suhddpsram1024x8_rq" />
 <deviceFamily name="arria10" />
</simPackage>
