// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.302437,HLS_SYN_LAT=24,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=7668,HLS_SYN_LUT=12046,HLS_VERSION=2024_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_profile_ap_vld,
        y_profile_ap_vld,
        y_local_ap_vld,
        nModule_ap_vld,
        x_local_ap_vld,
        x_profile,
        nModule,
        x_local,
        y_profile,
        y_local,
        layer24_out,
        layer24_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_profile_ap_vld;
input   y_profile_ap_vld;
input   y_local_ap_vld;
input   nModule_ap_vld;
input   x_local_ap_vld;
input  [335:0] x_profile;
input  [15:0] nModule;
input  [15:0] x_local;
input  [207:0] y_profile;
input  [15:0] y_local;
output  [7:0] layer24_out;
output   layer24_out_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer24_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_idle_pp0;
reg    x_profile_ap_vld_in_sig;
reg    y_profile_ap_vld_in_sig;
reg    y_local_ap_vld_in_sig;
reg    nModule_ap_vld_in_sig;
reg    x_local_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [335:0] x_profile_preg;
reg   [335:0] x_profile_in_sig;
reg    x_profile_ap_vld_preg;
reg   [15:0] nModule_preg;
reg   [15:0] nModule_in_sig;
reg    nModule_ap_vld_preg;
reg   [15:0] x_local_preg;
reg   [15:0] x_local_in_sig;
reg    x_local_ap_vld_preg;
reg   [207:0] y_profile_preg;
reg   [207:0] y_profile_in_sig;
reg    y_profile_ap_vld_preg;
reg   [15:0] y_local_preg;
reg   [15:0] y_local_in_sig;
reg    y_local_ap_vld_preg;
reg    x_profile_blk_n;
wire    ap_block_pp0_stage0;
reg    nModule_blk_n;
reg    x_local_blk_n;
reg    y_profile_blk_n;
reg    y_local_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] layer11_out_reg_1269;
reg   [15:0] layer11_out_1_reg_1274;
reg   [7:0] layer14_out_reg_1279;
reg   [7:0] layer14_out_reg_1279_pp0_iter4_reg;
reg   [7:0] layer14_out_reg_1279_pp0_iter5_reg;
reg   [7:0] layer14_out_reg_1279_pp0_iter6_reg;
reg   [7:0] layer14_out_reg_1279_pp0_iter7_reg;
reg   [7:0] layer14_out_1_reg_1284;
reg   [7:0] layer14_out_1_reg_1284_pp0_iter4_reg;
reg   [7:0] layer14_out_1_reg_1284_pp0_iter5_reg;
reg   [7:0] layer14_out_1_reg_1284_pp0_iter6_reg;
reg   [7:0] layer14_out_1_reg_1284_pp0_iter7_reg;
reg   [15:0] layer9_out_reg_1289;
reg   [15:0] layer9_out_1_reg_1294;
reg   [15:0] layer9_out_2_reg_1299;
reg   [15:0] layer9_out_3_reg_1304;
reg   [15:0] layer9_out_4_reg_1309;
reg   [15:0] layer9_out_5_reg_1314;
reg   [15:0] layer9_out_6_reg_1319;
reg   [15:0] layer9_out_7_reg_1324;
reg   [7:0] layer13_out_reg_1329;
reg   [7:0] layer13_out_1_reg_1334;
reg   [7:0] layer13_out_2_reg_1339;
reg   [7:0] layer13_out_3_reg_1344;
reg   [7:0] layer13_out_4_reg_1349;
reg   [7:0] layer13_out_5_reg_1354;
reg   [7:0] layer13_out_6_reg_1359;
reg   [7:0] layer13_out_7_reg_1364;
reg   [15:0] layer16_out_reg_1419;
reg   [15:0] layer16_out_1_reg_1424;
reg   [15:0] layer16_out_2_reg_1429;
reg   [15:0] layer16_out_3_reg_1434;
reg   [7:0] layer18_out_reg_1439;
reg   [7:0] layer18_out_1_reg_1444;
reg   [7:0] layer18_out_2_reg_1449;
reg   [7:0] layer18_out_3_reg_1454;
reg   [15:0] layer19_out_reg_1459;
reg   [15:0] layer19_out_1_reg_1464;
reg   [15:0] layer19_out_2_reg_1469;
reg   [15:0] layer19_out_3_reg_1474;
reg   [7:0] layer21_out_reg_1479;
reg   [7:0] layer21_out_1_reg_1484;
reg   [7:0] layer21_out_2_reg_1489;
reg   [7:0] layer21_out_3_reg_1494;
wire   [12:0] grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_return;
reg   [12:0] layer22_out_reg_1499;
wire   [14:0] sigmoid_fu_882_p2;
reg   [14:0] sigmoid_reg_1504;
wire   [0:0] icmp_ln469_fu_888_p2;
reg   [0:0] icmp_ln469_reg_1510;
wire   [13:0] add_ln473_fu_932_p2;
reg   [13:0] add_ln473_reg_1516;
reg   [0:0] tmp_92_reg_1523;
wire   [0:0] icmp_ln473_fu_950_p2;
reg   [0:0] icmp_ln473_reg_1530;
reg   [0:0] tmp_94_reg_1535;
wire    call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_ready;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_0;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_1;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_2;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_3;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_4;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_5;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_6;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_7;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_8;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_9;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_10;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_11;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_12;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_13;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_14;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_15;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_16;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_17;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_18;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_19;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_20;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_21;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_22;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_23;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_24;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_25;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_26;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_27;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_28;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_29;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_30;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_31;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_32;
wire   [15:0] call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_33;
wire    call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_ready;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_0;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_1;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_2;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_3;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_4;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_5;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_6;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_7;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_8;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_9;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_10;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_11;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_12;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_13;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_14;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_15;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_16;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_17;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_18;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_19;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_20;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_21;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_22;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_23;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_24;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_25;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_26;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_27;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_28;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_29;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_30;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_31;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_32;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_33;
wire   [15:0] call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_34;
wire    call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_ready;
wire   [15:0] call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_0;
wire   [15:0] call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_1;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_0;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_1;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_2;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_3;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_4;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_5;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_6;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_7;
reg    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call93;
reg    ap_block_pp0_stage0_11001_ignoreCallOp105;
reg    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_start;
wire    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_done;
wire    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_idle;
wire    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ready;
reg    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ce;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_0;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call102;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_done;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_idle;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ready;
reg    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ce;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_0;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call114;
reg    ap_block_pp0_stage0_11001_ignoreCallOp112;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_done;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_idle;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ready;
reg    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ce;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_0;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_1;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_2;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_3;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_4;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_5;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_6;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_7;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call105;
reg    ap_block_pp0_stage0_11001_ignoreCallOp127;
wire    call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_ready;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_0;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_1;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_2;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_3;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_4;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_5;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_6;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_7;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_8;
wire   [15:0] call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_9;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_0;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_1;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_2;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_3;
reg    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call128;
reg    ap_block_pp0_stage0_11001_ignoreCallOp148;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_done;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_idle;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ready;
reg    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ce;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_0;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_1;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_2;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_3;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call133;
reg    ap_block_pp0_stage0_11001_ignoreCallOp157;
wire    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start;
wire    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_done;
wire    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_idle;
wire    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ready;
reg    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ce;
wire   [15:0] grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_0;
wire   [15:0] grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_1;
wire   [15:0] grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_2;
wire   [15:0] grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_3;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call138;
reg    ap_block_pp0_stage0_11001_ignoreCallOp163;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_done;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_idle;
wire    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ready;
reg    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ce;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_0;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_1;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_2;
wire   [7:0] grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_3;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call143;
reg    ap_block_pp0_stage0_11001_ignoreCallOp170;
wire    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start;
wire    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_done;
wire    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_idle;
wire    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ready;
reg    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call148;
reg    ap_block_pp0_stage0_11001_ignoreCallOp176;
wire    ap_block_pp0_stage0_ignoreCallOp28;
wire    ap_block_pp0_stage0_ignoreCallOp64;
wire    ap_block_pp0_stage0_ignoreCallOp102;
wire    ap_block_pp0_stage0_ignoreCallOp105;
wire    ap_block_pp0_stage0_ignoreCallOp106;
reg    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp112;
reg    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp127;
wire    ap_block_pp0_stage0_ignoreCallOp137;
wire    ap_block_pp0_stage0_ignoreCallOp148;
reg    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp157;
reg    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp163;
reg    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp170;
reg    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp176;
reg    ap_block_pp0_stage0_01001;
wire   [13:0] shl_ln_fu_871_p3;
wire  signed [14:0] sext_ln468_fu_878_p1;
wire   [0:0] tmp_fu_894_p3;
wire   [0:0] or_ln469_fu_901_p2;
wire   [12:0] select_ln469_fu_906_p3;
wire   [12:0] trunc_ln473_fu_913_p1;
wire   [12:0] select_ln469_1_fu_916_p3;
wire   [13:0] shl_ln1_fu_924_p3;
wire   [3:0] trunc_ln473_1_fu_946_p1;
wire   [0:0] tmp_95_fu_980_p3;
wire   [0:0] or_ln473_fu_987_p2;
wire   [0:0] tmp_93_fu_973_p3;
wire   [0:0] and_ln473_fu_992_p2;
wire   [7:0] trunc_ln_fu_964_p4;
wire   [7:0] zext_ln473_fu_998_p1;
wire   [7:0] add_ln473_1_fu_1002_p2;
wire   [0:0] tmp_96_fu_1008_p3;
wire   [0:0] xor_ln473_fu_1016_p2;
wire   [0:0] or_ln473_3_fu_1021_p2;
wire   [0:0] xor_ln473_2_fu_1027_p2;
wire   [0:0] xor_ln473_3_fu_1037_p2;
wire   [0:0] or_ln473_1_fu_1043_p2;
wire   [0:0] xor_ln473_1_fu_1032_p2;
wire   [0:0] or_ln473_4_fu_1055_p2;
wire   [0:0] xor_ln473_4_fu_1060_p2;
wire   [0:0] and_ln473_1_fu_1049_p2;
wire   [0:0] and_ln473_2_fu_1066_p2;
wire   [0:0] or_ln473_2_fu_1079_p2;
wire   [7:0] select_ln473_fu_1071_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to23;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 x_profile_preg = 336'd0;
#0 x_profile_ap_vld_preg = 1'b0;
#0 nModule_preg = 16'd0;
#0 nModule_ap_vld_preg = 1'b0;
#0 x_local_preg = 16'd0;
#0 x_local_ap_vld_preg = 1'b0;
#0 y_profile_preg = 208'd0;
#0 y_profile_ap_vld_preg = 1'b0;
#0 y_local_preg = 16'd0;
#0 y_local_ap_vld_preg = 1'b0;
#0 grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg = 1'b0;
#0 grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg = 1'b0;
#0 grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg = 1'b0;
#0 grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg = 1'b0;
#0 grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg = 1'b0;
#0 grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg = 1'b0;
end

myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143(
    .ap_ready(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_ready),
    .data1_val(x_profile_in_sig),
    .data2_val(y_profile_in_sig),
    .ap_return_0(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_0),
    .ap_return_1(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_1),
    .ap_return_2(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_2),
    .ap_return_3(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_3),
    .ap_return_4(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_4),
    .ap_return_5(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_5),
    .ap_return_6(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_6),
    .ap_return_7(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_7),
    .ap_return_8(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_8),
    .ap_return_9(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_9),
    .ap_return_10(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_10),
    .ap_return_11(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_11),
    .ap_return_12(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_12),
    .ap_return_13(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_13),
    .ap_return_14(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_14),
    .ap_return_15(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_15),
    .ap_return_16(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_16),
    .ap_return_17(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_17),
    .ap_return_18(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_18),
    .ap_return_19(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_19),
    .ap_return_20(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_20),
    .ap_return_21(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_21),
    .ap_return_22(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_22),
    .ap_return_23(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_23),
    .ap_return_24(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_24),
    .ap_return_25(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_25),
    .ap_return_26(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_26),
    .ap_return_27(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_27),
    .ap_return_28(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_28),
    .ap_return_29(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_29),
    .ap_return_30(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_30),
    .ap_return_31(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_31),
    .ap_return_32(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_32),
    .ap_return_33(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_33),
    .ap_rst(ap_rst)
);

myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151(
    .ap_ready(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_ready),
    .data1_0_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_0),
    .data1_1_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_1),
    .data1_2_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_2),
    .data1_3_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_3),
    .data1_4_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_4),
    .data1_5_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_5),
    .data1_6_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_6),
    .data1_7_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_7),
    .data1_8_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_8),
    .data1_9_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_9),
    .data1_10_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_10),
    .data1_11_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_11),
    .data1_12_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_12),
    .data1_13_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_13),
    .data1_14_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_14),
    .data1_15_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_15),
    .data1_16_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_16),
    .data1_17_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_17),
    .data1_18_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_18),
    .data1_19_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_19),
    .data1_20_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_20),
    .data1_21_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_21),
    .data1_22_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_22),
    .data1_23_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_23),
    .data1_24_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_24),
    .data1_25_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_25),
    .data1_26_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_26),
    .data1_27_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_27),
    .data1_28_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_28),
    .data1_29_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_29),
    .data1_30_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_30),
    .data1_31_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_31),
    .data1_32_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_32),
    .data1_33_val(call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_33),
    .data2_val(y_local_in_sig),
    .ap_return_0(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_0),
    .ap_return_1(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_1),
    .ap_return_2(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_2),
    .ap_return_3(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_3),
    .ap_return_4(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_4),
    .ap_return_5(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_5),
    .ap_return_6(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_6),
    .ap_return_7(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_7),
    .ap_return_8(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_8),
    .ap_return_9(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_9),
    .ap_return_10(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_10),
    .ap_return_11(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_11),
    .ap_return_12(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_12),
    .ap_return_13(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_13),
    .ap_return_14(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_14),
    .ap_return_15(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_15),
    .ap_return_16(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_16),
    .ap_return_17(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_17),
    .ap_return_18(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_18),
    .ap_return_19(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_19),
    .ap_return_20(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_20),
    .ap_return_21(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_21),
    .ap_return_22(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_22),
    .ap_return_23(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_23),
    .ap_return_24(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_24),
    .ap_return_25(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_25),
    .ap_return_26(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_26),
    .ap_return_27(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_27),
    .ap_return_28(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_28),
    .ap_return_29(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_29),
    .ap_return_30(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_30),
    .ap_return_31(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_31),
    .ap_return_32(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_32),
    .ap_return_33(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_33),
    .ap_return_34(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_34),
    .ap_rst(ap_rst)
);

myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191(
    .ap_ready(call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_ready),
    .data1_val(nModule_in_sig),
    .data2_val(x_local_in_sig),
    .ap_return_0(call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_0),
    .ap_return_1(call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_1),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_0),
    .data_1_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_1),
    .data_2_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_2),
    .data_3_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_3),
    .data_4_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_4),
    .data_5_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_5),
    .data_6_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_6),
    .data_7_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_7),
    .data_8_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_8),
    .data_9_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_9),
    .data_10_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_10),
    .data_11_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_11),
    .data_12_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_12),
    .data_13_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_13),
    .data_14_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_14),
    .data_15_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_15),
    .data_16_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_16),
    .data_17_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_17),
    .data_18_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_18),
    .data_19_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_19),
    .data_20_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_20),
    .data_21_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_21),
    .data_22_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_22),
    .data_23_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_23),
    .data_24_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_24),
    .data_25_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_25),
    .data_26_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_26),
    .data_27_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_27),
    .data_28_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_28),
    .data_29_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_29),
    .data_30_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_30),
    .data_31_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_31),
    .data_32_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_32),
    .data_33_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_33),
    .data_34_val(call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_34),
    .ap_return_0(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_7),
    .ap_ce(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_ce)
);

myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_start),
    .ap_done(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_done),
    .ap_idle(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_idle),
    .ap_ready(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ready),
    .ap_ce(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ce),
    .data_0_val(call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_0),
    .data_1_val(call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_1),
    .ap_return_0(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_1)
);

myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start),
    .ap_done(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_done),
    .ap_idle(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_idle),
    .ap_ready(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ready),
    .ap_ce(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ce),
    .data_0_val(layer11_out_reg_1269),
    .data_1_val(layer11_out_1_reg_1274),
    .ap_return_0(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_0),
    .ap_return_1(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_1)
);

myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start),
    .ap_done(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_done),
    .ap_idle(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_idle),
    .ap_ready(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ready),
    .ap_ce(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ce),
    .data_0_val(layer9_out_reg_1289),
    .data_1_val(layer9_out_1_reg_1294),
    .data_2_val(layer9_out_2_reg_1299),
    .data_3_val(layer9_out_3_reg_1304),
    .data_4_val(layer9_out_4_reg_1309),
    .data_5_val(layer9_out_5_reg_1314),
    .data_6_val(layer9_out_6_reg_1319),
    .data_7_val(layer9_out_7_reg_1324),
    .ap_return_0(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_0),
    .ap_return_1(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_1),
    .ap_return_2(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_2),
    .ap_return_3(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_3),
    .ap_return_4(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_4),
    .ap_return_5(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_5),
    .ap_return_6(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_6),
    .ap_return_7(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_7)
);

myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262(
    .ap_ready(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_ready),
    .data1_0_val(layer13_out_reg_1329),
    .data1_1_val(layer13_out_1_reg_1334),
    .data1_2_val(layer13_out_2_reg_1339),
    .data1_3_val(layer13_out_3_reg_1344),
    .data1_4_val(layer13_out_4_reg_1349),
    .data1_5_val(layer13_out_5_reg_1354),
    .data1_6_val(layer13_out_6_reg_1359),
    .data1_7_val(layer13_out_7_reg_1364),
    .data2_0_val(layer14_out_reg_1279_pp0_iter7_reg),
    .data2_1_val(layer14_out_1_reg_1284_pp0_iter7_reg),
    .ap_return_0(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_0),
    .ap_return_1(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_1),
    .ap_return_2(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_2),
    .ap_return_3(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_3),
    .ap_return_4(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_4),
    .ap_return_5(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_5),
    .ap_return_6(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_6),
    .ap_return_7(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_7),
    .ap_return_8(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_8),
    .ap_return_9(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_9),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_0),
    .data_1_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_1),
    .data_2_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_2),
    .data_3_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_3),
    .data_4_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_4),
    .data_5_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_5),
    .data_6_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_6),
    .data_7_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_7),
    .data_8_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_8),
    .data_9_val(call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_9),
    .ap_return_0(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_3),
    .ap_ce(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_ce)
);

myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start),
    .ap_done(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_done),
    .ap_idle(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_idle),
    .ap_ready(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ready),
    .ap_ce(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ce),
    .data_0_val(layer16_out_reg_1419),
    .data_1_val(layer16_out_1_reg_1424),
    .data_2_val(layer16_out_2_reg_1429),
    .data_3_val(layer16_out_3_reg_1434),
    .ap_return_0(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_0),
    .ap_return_1(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_1),
    .ap_return_2(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_2),
    .ap_return_3(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_3)
);

myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start),
    .ap_done(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_done),
    .ap_idle(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_idle),
    .ap_ready(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ready),
    .ap_ce(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ce),
    .data_0_val(layer18_out_reg_1439),
    .data_1_val(layer18_out_1_reg_1444),
    .data_2_val(layer18_out_2_reg_1449),
    .data_3_val(layer18_out_3_reg_1454),
    .ap_return_0(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_3)
);

myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start),
    .ap_done(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_done),
    .ap_idle(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_idle),
    .ap_ready(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ready),
    .ap_ce(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ce),
    .data_0_val(layer19_out_reg_1459),
    .data_1_val(layer19_out_1_reg_1464),
    .data_2_val(layer19_out_2_reg_1469),
    .data_3_val(layer19_out_3_reg_1474),
    .ap_return_0(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_0),
    .ap_return_1(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_1),
    .ap_return_2(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_2),
    .ap_return_3(grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_3)
);

myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start),
    .ap_done(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_done),
    .ap_idle(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_idle),
    .ap_ready(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ready),
    .ap_ce(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ce),
    .data_0_val(layer21_out_reg_1479),
    .data_1_val(layer21_out_1_reg_1484),
    .data_2_val(layer21_out_2_reg_1489),
    .data_3_val(layer21_out_3_reg_1494),
    .ap_return(grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ready == 1'b1)) begin
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg <= 1'b1;
        end else if ((grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ready == 1'b1)) begin
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg <= 1'b1;
        end else if ((grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ready == 1'b1)) begin
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg <= 1'b1;
        end else if ((grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ready == 1'b1)) begin
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        nModule_ap_vld_preg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            nModule_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (nModule_ap_vld == 1'b1))) begin
            nModule_ap_vld_preg <= nModule_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        nModule_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (nModule_ap_vld == 1'b1))) begin
            nModule_preg <= nModule;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_local_ap_vld_preg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            x_local_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_local_ap_vld == 1'b1))) begin
            x_local_ap_vld_preg <= x_local_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_local_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_local_ap_vld == 1'b1))) begin
            x_local_preg <= x_local;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_profile_ap_vld_preg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            x_profile_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_profile_ap_vld == 1'b1))) begin
            x_profile_ap_vld_preg <= x_profile_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_profile_preg <= 336'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_profile_ap_vld == 1'b1))) begin
            x_profile_preg <= x_profile;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        y_local_ap_vld_preg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            y_local_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (y_local_ap_vld == 1'b1))) begin
            y_local_ap_vld_preg <= y_local_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        y_local_preg <= 16'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (y_local_ap_vld == 1'b1))) begin
            y_local_preg <= y_local;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        y_profile_ap_vld_preg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            y_profile_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (y_profile_ap_vld == 1'b1))) begin
            y_profile_ap_vld_preg <= y_profile_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        y_profile_preg <= 208'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (y_profile_ap_vld == 1'b1))) begin
            y_profile_preg <= y_profile;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln473_reg_1516[13 : 2] <= add_ln473_fu_932_p2[13 : 2];
        icmp_ln469_reg_1510 <= icmp_ln469_fu_888_p2;
        icmp_ln473_reg_1530 <= icmp_ln473_fu_950_p2;
        layer13_out_1_reg_1334 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_1;
        layer13_out_2_reg_1339 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_2;
        layer13_out_3_reg_1344 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_3;
        layer13_out_4_reg_1349 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_4;
        layer13_out_5_reg_1354 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_5;
        layer13_out_6_reg_1359 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_6;
        layer13_out_7_reg_1364 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_7;
        layer13_out_reg_1329 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_0;
        layer14_out_1_reg_1284 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_1;
        layer14_out_1_reg_1284_pp0_iter4_reg <= layer14_out_1_reg_1284;
        layer14_out_1_reg_1284_pp0_iter5_reg <= layer14_out_1_reg_1284_pp0_iter4_reg;
        layer14_out_1_reg_1284_pp0_iter6_reg <= layer14_out_1_reg_1284_pp0_iter5_reg;
        layer14_out_1_reg_1284_pp0_iter7_reg <= layer14_out_1_reg_1284_pp0_iter6_reg;
        layer14_out_reg_1279 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_0;
        layer14_out_reg_1279_pp0_iter4_reg <= layer14_out_reg_1279;
        layer14_out_reg_1279_pp0_iter5_reg <= layer14_out_reg_1279_pp0_iter4_reg;
        layer14_out_reg_1279_pp0_iter6_reg <= layer14_out_reg_1279_pp0_iter5_reg;
        layer14_out_reg_1279_pp0_iter7_reg <= layer14_out_reg_1279_pp0_iter6_reg;
        layer16_out_1_reg_1424 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_1;
        layer16_out_2_reg_1429 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_2;
        layer16_out_3_reg_1434 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_3;
        layer16_out_reg_1419 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_0;
        layer18_out_1_reg_1444 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_1;
        layer18_out_2_reg_1449 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_2;
        layer18_out_3_reg_1454 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_3;
        layer18_out_reg_1439 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_0;
        layer19_out_1_reg_1464 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_1;
        layer19_out_2_reg_1469 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_2;
        layer19_out_3_reg_1474 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_3;
        layer19_out_reg_1459 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_0;
        layer21_out_1_reg_1484 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_1;
        layer21_out_2_reg_1489 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_2;
        layer21_out_3_reg_1494 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_3;
        layer21_out_reg_1479 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_0;
        layer22_out_reg_1499 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_return;
        layer9_out_1_reg_1294 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_1;
        layer9_out_2_reg_1299 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_2;
        layer9_out_3_reg_1304 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_3;
        layer9_out_4_reg_1309 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_4;
        layer9_out_5_reg_1314 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_5;
        layer9_out_6_reg_1319 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_6;
        layer9_out_7_reg_1324 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_7;
        layer9_out_reg_1289 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_0;
        sigmoid_reg_1504[14 : 1] <= sigmoid_fu_882_p2[14 : 1];
        tmp_92_reg_1523 <= add_ln473_fu_932_p2[32'd13];
        tmp_94_reg_1535 <= add_ln473_fu_932_p2[32'd12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer11_out_1_reg_1274 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_1;
        layer11_out_reg_1269 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to23 = 1'b1;
    end else begin
        ap_idle_pp0_0to23 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to23 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106))) begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_start = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp148))) begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp105))) begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp163))) begin
        grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp176))) begin
        grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp127))) begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ce = 1'b1;
    end else begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp112))) begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ce = 1'b1;
    end else begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp157))) begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ce = 1'b1;
    end else begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp170))) begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ce = 1'b1;
    end else begin
        grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer24_out_ap_vld = 1'b1;
    end else begin
        layer24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((nModule_ap_vld == 1'b1)) begin
        nModule_ap_vld_in_sig = nModule_ap_vld;
    end else begin
        nModule_ap_vld_in_sig = nModule_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        nModule_blk_n = nModule_ap_vld;
    end else begin
        nModule_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((nModule_ap_vld == 1'b1)) begin
        nModule_in_sig = nModule;
    end else begin
        nModule_in_sig = nModule_preg;
    end
end

always @ (*) begin
    if ((x_local_ap_vld == 1'b1)) begin
        x_local_ap_vld_in_sig = x_local_ap_vld;
    end else begin
        x_local_ap_vld_in_sig = x_local_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_local_blk_n = x_local_ap_vld;
    end else begin
        x_local_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_local_ap_vld == 1'b1)) begin
        x_local_in_sig = x_local;
    end else begin
        x_local_in_sig = x_local_preg;
    end
end

always @ (*) begin
    if ((x_profile_ap_vld == 1'b1)) begin
        x_profile_ap_vld_in_sig = x_profile_ap_vld;
    end else begin
        x_profile_ap_vld_in_sig = x_profile_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_profile_blk_n = x_profile_ap_vld;
    end else begin
        x_profile_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_profile_ap_vld == 1'b1)) begin
        x_profile_in_sig = x_profile;
    end else begin
        x_profile_in_sig = x_profile_preg;
    end
end

always @ (*) begin
    if ((y_local_ap_vld == 1'b1)) begin
        y_local_ap_vld_in_sig = y_local_ap_vld;
    end else begin
        y_local_ap_vld_in_sig = y_local_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        y_local_blk_n = y_local_ap_vld;
    end else begin
        y_local_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((y_local_ap_vld == 1'b1)) begin
        y_local_in_sig = y_local;
    end else begin
        y_local_in_sig = y_local_preg;
    end
end

always @ (*) begin
    if ((y_profile_ap_vld == 1'b1)) begin
        y_profile_ap_vld_in_sig = y_profile_ap_vld;
    end else begin
        y_profile_ap_vld_in_sig = y_profile_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        y_profile_blk_n = y_profile_ap_vld;
    end else begin
        y_profile_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((y_profile_ap_vld == 1'b1)) begin
        y_profile_in_sig = y_profile;
    end else begin
        y_profile_in_sig = y_profile_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln473_1_fu_1002_p2 = (trunc_ln_fu_964_p4 + zext_ln473_fu_998_p1);

assign add_ln473_fu_932_p2 = ($signed(shl_ln1_fu_924_p3) + $signed(14'd12288));

assign and_ln473_1_fu_1049_p2 = (xor_ln473_1_fu_1032_p2 & or_ln473_1_fu_1043_p2);

assign and_ln473_2_fu_1066_p2 = (xor_ln473_4_fu_1060_p2 & tmp_92_reg_1523);

assign and_ln473_fu_992_p2 = (tmp_93_fu_973_p3 & or_ln473_fu_987_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp105 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call93));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call102));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp112 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call114));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp127 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call105));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp148 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call128));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp157 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call133));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp163 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call138));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp170 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call143));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp176 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call148));
end

assign ap_block_pp0_stage0_ignoreCallOp102 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp105 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp106 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp112 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp127 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp137 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp148 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp157 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp163 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp170 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp176 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp64 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call102 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call105 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call114 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call128 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call133 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call138 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call143 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call148 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call93 = ((x_profile_ap_vld_in_sig == 1'b0) | (x_local_ap_vld_in_sig == 1'b0) | (nModule_ap_vld_in_sig == 1'b0) | (y_local_ap_vld_in_sig == 1'b0) | (y_profile_ap_vld_in_sig == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start = grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg;

assign grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start = grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg;

assign grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start = grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg;

assign grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start = grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg;

assign grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start = grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg;

assign grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start = grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg;

assign icmp_ln469_fu_888_p2 = (($signed(sigmoid_fu_882_p2) > $signed(15'd4096)) ? 1'b1 : 1'b0);

assign icmp_ln473_fu_950_p2 = ((trunc_ln473_1_fu_946_p1 != 4'd0) ? 1'b1 : 1'b0);

assign layer24_out = ((or_ln473_2_fu_1079_p2[0:0] == 1'b1) ? select_ln473_fu_1071_p3 : add_ln473_1_fu_1002_p2);

assign or_ln469_fu_901_p2 = (tmp_fu_894_p3 | icmp_ln469_reg_1510);

assign or_ln473_1_fu_1043_p2 = (xor_ln473_3_fu_1037_p2 | tmp_96_fu_1008_p3);

assign or_ln473_2_fu_1079_p2 = (and_ln473_2_fu_1066_p2 | and_ln473_1_fu_1049_p2);

assign or_ln473_3_fu_1021_p2 = (xor_ln473_fu_1016_p2 | tmp_96_fu_1008_p3);

assign or_ln473_4_fu_1055_p2 = (tmp_96_fu_1008_p3 | tmp_94_reg_1535);

assign or_ln473_fu_987_p2 = (tmp_95_fu_980_p3 | icmp_ln473_reg_1530);

assign select_ln469_1_fu_916_p3 = ((or_ln469_fu_901_p2[0:0] == 1'b1) ? select_ln469_fu_906_p3 : trunc_ln473_fu_913_p1);

assign select_ln469_fu_906_p3 = ((icmp_ln469_reg_1510[0:0] == 1'b1) ? 13'd4096 : 13'd0);

assign select_ln473_fu_1071_p3 = ((and_ln473_1_fu_1049_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign sext_ln468_fu_878_p1 = $signed(shl_ln_fu_871_p3);

assign shl_ln1_fu_924_p3 = {{select_ln469_1_fu_916_p3}, {1'd0}};

assign shl_ln_fu_871_p3 = {{layer22_out_reg_1499}, {1'd0}};

assign sigmoid_fu_882_p2 = ($signed(sext_ln468_fu_878_p1) + $signed(15'd2048));

assign tmp_93_fu_973_p3 = add_ln473_reg_1516[32'd4];

assign tmp_95_fu_980_p3 = add_ln473_reg_1516[32'd5];

assign tmp_96_fu_1008_p3 = add_ln473_1_fu_1002_p2[32'd7];

assign tmp_fu_894_p3 = sigmoid_reg_1504[32'd14];

assign trunc_ln473_1_fu_946_p1 = add_ln473_fu_932_p2[3:0];

assign trunc_ln473_fu_913_p1 = sigmoid_reg_1504[12:0];

assign trunc_ln_fu_964_p4 = {{add_ln473_reg_1516[12:5]}};

assign xor_ln473_1_fu_1032_p2 = (tmp_92_reg_1523 ^ 1'd1);

assign xor_ln473_2_fu_1027_p2 = (tmp_92_reg_1523 ^ or_ln473_3_fu_1021_p2);

assign xor_ln473_3_fu_1037_p2 = (xor_ln473_2_fu_1027_p2 ^ 1'd1);

assign xor_ln473_4_fu_1060_p2 = (or_ln473_4_fu_1055_p2 ^ 1'd1);

assign xor_ln473_fu_1016_p2 = (tmp_94_reg_1535 ^ 1'd1);

assign zext_ln473_fu_998_p1 = and_ln473_fu_992_p2;

always @ (posedge ap_clk) begin
    sigmoid_reg_1504[0] <= 1'b0;
    add_ln473_reg_1516[1:0] <= 2'b00;
end

endmodule //myproject
