#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep  2 11:53:05 2024
# Process ID: 63410
# Current directory: /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/design_1_gesture_model_0_2_synth_1
# Command line: vivado -log design_1_gesture_model_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_gesture_model_0_2.tcl
# Log file: /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/design_1_gesture_model_0_2_synth_1/design_1_gesture_model_0_2.vds
# Journal file: /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/design_1_gesture_model_0_2_synth_1/vivado.jou
# Running On: prince-ThinkPad-E14-Gen-5, OS: Linux, CPU Frequency: 400.101 MHz, CPU Physical cores: 14, Host memory: 16411 MB
#-----------------------------------------------------------
source design_1_gesture_model_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prince/Documents/capstone/Gesture-AI/vitis_test'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_gesture_model_0_2
Command: synth_design -top design_1_gesture_model_0_2 -part xczu3eg-sbva484-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63518
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2353.422 ; gain = 234.801 ; free physical = 6662 ; free virtual = 13169
Synthesis current peak Physical Memory [PSS] (MB): peak = 1788.279; parent = 1583.508; children = 204.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3340.352; parent = 2364.332; children = 976.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_gesture_model_0_2' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/synth/design_1_gesture_model_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'gesture_model' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_input_V_0_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_input_V_0_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_input_V_0_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_input_V_0_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_output_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_output_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_output_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_output_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_out_0_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_out_0_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_control_s_axi' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_control_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_control_s_axi' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_148_1_proc8' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_Loop_VITIS_LOOP_148_1_proc8.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fpext_32ns_64_2_no_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fpext_32ns_64_2_no_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/ip/gesture_model_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/ip/gesture_model_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fpext_32ns_64_2_no_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_pipe' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_pipe' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_regslice_both' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_regslice_both' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_regslice_both__parameterized0' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_regslice_both__parameterized0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_regslice_both__parameterized1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_regslice_both__parameterized1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_148_1_proc8' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_Loop_VITIS_LOOP_148_1_proc8.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_24s_18s_42_4_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_18s_42_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_18s_42_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_18s_42_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_24s_18s_42_4_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_18s_42_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/ip/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/ip/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_43s_24s_43_47_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_43s_24s_43_47_1_divider' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_43s_24s_43_47_1_divider' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_43s_24s_43_47_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_43s_19ns_62_1_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_43s_19ns_62_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_43s_19ns_62_1_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_43s_19ns_62_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_delay_pipe' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_delay_pipe' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_frp_pipeline_valid' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:52]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_frp_pipeline_valid' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_frp_fifoout' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_fifoout.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_fifoout.v:88]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_frp_fifoout' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_fifoout.v:9]
WARNING: [Synth 8-7071] port 'empty' of module 'gesture_model_frp_fifoout' is unconnected for instance 'pf_output_r_d0_U' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0.v:961]
WARNING: [Synth 8-7023] instance 'pf_output_r_d0_U' of module 'gesture_model_frp_fifoout' has 16 connections declared, but only 15 given [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0.v:961]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_max_pooling1d_0' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_max_pooling1d_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_max_pooling1d_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_max_pooling1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_77_1_proc' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_Loop_VITIS_LOOP_77_1_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_77_1_proc' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_Loop_VITIS_LOOP_77_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_0' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_43s_20ns_63_1_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_43s_20ns_63_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_43s_20ns_63_1_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_43s_20ns_63_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_frp_fifoout__parameterized0' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_fifoout.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_fifoout.v:88]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_frp_fifoout__parameterized0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_fifoout.v:9]
WARNING: [Synth 8-7071] port 'empty' of module 'gesture_model_frp_fifoout' is unconnected for instance 'pf_output_r_d0_U' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:734]
WARNING: [Synth 8-7023] instance 'pf_output_r_d0_U' of module 'gesture_model_frp_fifoout' has 16 connections declared, but only 15 given [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:734]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_1_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_1_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_1_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_2_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_2_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_2_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_3_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_3_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_3_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_4_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_4_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_4_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_5_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_5_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_5_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_6_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_6_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_6_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_7_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_7_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_7_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_8_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_8_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_8_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_9_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_9_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_9_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_10_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_10_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_10_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_11_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_11_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_11_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_12_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_12_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_12_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_13_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_13_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_13_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_14_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_14_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_14_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_15_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_15_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_15_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_15_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_24s_19s_43_4_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_24s_19s_43_4_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_pipe_sequential_init' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_pipe_sequential_init' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_42ns_24s_42_46_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_42ns_24s_42_46_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_42ns_24s_42_46_1_divider' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_42ns_24s_42_46_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_42ns_24s_42_46_1_divider' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_42ns_24s_42_46_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_42ns_24s_42_46_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_42ns_24s_42_46_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/ip/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/ip/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_171_3_proc9' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_Loop_VITIS_LOOP_171_3_proc9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_171_3_proc9' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_Loop_VITIS_LOOP_171_3_proc9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_gesture_model_0_2' (0#1) [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/synth/design_1_gesture_model_0_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_control_s_axi.v:250]
WARNING: [Synth 8-6014] Unused sequential element loop[42].divisor_tmp_reg[43] was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[16].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[17].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[18].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[19].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[20].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[21].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[22].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[23].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[24].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[25].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[26].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[27].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[28].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[29].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[30].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[31].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[32].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[33].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[34].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[35].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[36].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[37].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[38].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[39].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[40].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[41].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[42].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[43].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[44].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[45].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[46].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[47].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[48].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[49].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[50].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[51].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[52].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[53].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[54].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[55].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[56].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[57].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[58].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[59].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[60].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[61].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[62].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[63].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[64].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[65].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[66].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[67].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[68].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[69].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[70].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[71].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v:110]
WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0.v:989]
WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:762]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1347_13_reg_3235_reg' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1172]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1347_10_reg_3207_reg' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1171]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1347_7_reg_3174_reg' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1175]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1347_4_reg_3126_reg' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1174]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1347_1_reg_3081_reg' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1173]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_3143_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1197]
WARNING: [Synth 8-6014] Unused sequential element tmp_44_reg_3191_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1200]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_3224_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1203]
WARNING: [Synth 8-6014] Unused sequential element tmp_62_reg_3252_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1206]
WARNING: [Synth 8-6014] Unused sequential element loop[41].divisor_tmp_reg[42] was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_42ns_24s_42_46_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_42ns_24s_42_46_1.v:146]
WARNING: [Synth 8-7129] Port ap_done_int in module gesture_model_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized313 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized313 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized313 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized339 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized339 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized339 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized289 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized289 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized289 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized289 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized289 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized291 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized291 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized291 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized291 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized291 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[15] in module carry_chain__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized270 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized270 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized270 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized270 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized270 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized252 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized252 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized252 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized252 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized252 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.867 ; gain = 559.246 ; free physical = 6552 ; free virtual = 13065
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.232; parent = 1825.461; children = 204.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3653.891; parent = 2677.871; children = 976.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2692.711 ; gain = 574.090 ; free physical = 6552 ; free virtual = 13065
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.232; parent = 1825.461; children = 204.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3668.734; parent = 2692.715; children = 976.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2692.711 ; gain = 574.090 ; free physical = 6552 ; free virtual = 13065
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.232; parent = 1825.461; children = 204.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3668.734; parent = 2692.715; children = 976.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2706.648 ; gain = 0.000 ; free physical = 6559 ; free virtual = 13071
INFO: [Netlist 29-17] Analyzing 7215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/constraints/gesture_model_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/constraints/gesture_model_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/design_1_gesture_model_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/design_1_gesture_model_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2887.492 ; gain = 0.000 ; free physical = 6408 ; free virtual = 12921
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 15 instances
  FDE => FDRE: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2887.492 ; gain = 0.000 ; free physical = 6382 ; free virtual = 12895
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2887.492 ; gain = 768.871 ; free physical = 6633 ; free virtual = 13155
Synthesis current peak Physical Memory [PSS] (MB): peak = 2114.197; parent = 1909.426; children = 204.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3863.516; parent = 2887.496; children = 976.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2887.492 ; gain = 768.871 ; free physical = 6642 ; free virtual = 13155
Synthesis current peak Physical Memory [PSS] (MB): peak = 2114.197; parent = 1909.426; children = 204.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3863.516; parent = 2887.496; children = 976.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/design_1_gesture_model_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2887.492 ; gain = 768.871 ; free physical = 6642 ; free virtual = 13155
Synthesis current peak Physical Memory [PSS] (MB): peak = 2114.197; parent = 1909.426; children = 204.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3863.516; parent = 2887.496; children = 976.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'gesture_model_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'gesture_model_control_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_960_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0.v:475]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_960_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0.v:464]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].remd_tmp_reg[42]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[40].remd_tmp_reg[41]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[39].remd_tmp_reg[40]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '43' to '42' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln88_reg_640_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0.v:374]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln88_1_reg_611_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0.v:372]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln88_1_reg_611_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0.v:371]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln88_1_reg_611_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0.v:356]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln88_1_reg_611_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0.v:382]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter71_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:948]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter70_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:947]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter69_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:945]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter68_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:944]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter67_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:943]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter66_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:942]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter65_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:941]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter64_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:940]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter63_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:939]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter62_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:938]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter61_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:937]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter60_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter59_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:934]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter58_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:933]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter57_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:932]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter56_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:931]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter55_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:930]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter54_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:929]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter53_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:928]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter52_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:927]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter51_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:926]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter50_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:925]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter49_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:923]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter48_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:922]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter47_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:921]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter46_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:920]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter45_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:919]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter44_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:918]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter43_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:917]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter42_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:916]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter41_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:915]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter40_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:914]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter39_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:912]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter38_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:911]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter37_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:910]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter36_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:909]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter35_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:908]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter34_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:907]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter33_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:906]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter32_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:905]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter31_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:904]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter30_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:903]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter29_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:901]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter28_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:900]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter27_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:899]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_1370_pp0_iter26_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v:898]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "gesture_model_input_V_0_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=120 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "gesture_model_output_V_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=20 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 23 for RAM "gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=16 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'gesture_model_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'gesture_model_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2887.492 ; gain = 768.871 ; free physical = 6613 ; free virtual = 13139
Synthesis current peak Physical Memory [PSS] (MB): peak = 2114.197; parent = 1909.426; children = 204.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3863.516; parent = 2887.496; children = 976.020
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized40) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized40) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized2) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized2) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized2) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized1) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized1) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[26].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[26].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[26].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[26].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[26].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[32].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[33]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[32].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[36]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[35]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[38].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[38].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[38]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[42]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[26].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[26]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[29]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[32].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]' (FDE) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/remd_tmp_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[0].remd_tmp_reg[1][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[1].remd_tmp_reg[2][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[2].remd_tmp_reg[3][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[3].remd_tmp_reg[4][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[3].remd_tmp_reg[4][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[3].remd_tmp_reg[4][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[3].remd_tmp_reg[4][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[3].remd_tmp_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[3].remd_tmp_reg[4][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[3].remd_tmp_reg[4][33] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_43s_19ns_62_1_1.v:19]
DSP Report: Generating DSP r_V_8_reg_1628_reg, operation Mode is: (A''*B)'.
DSP Report: register r_V_8_reg_1628_reg is absorbed into DSP r_V_8_reg_1628_reg.
DSP Report: register r_V_8_reg_1628_reg is absorbed into DSP r_V_8_reg_1628_reg.
DSP Report: register r_V_8_reg_1628_reg is absorbed into DSP r_V_8_reg_1628_reg.
DSP Report: operator mul_43s_19ns_62_1_1_U24/dout is absorbed into DSP r_V_8_reg_1628_reg.
DSP Report: operator mul_43s_19ns_62_1_1_U24/dout is absorbed into DSP r_V_8_reg_1628_reg.
DSP Report: Generating DSP mul_43s_19ns_62_1_1_U24/dout, operation Mode is: A''*B.
DSP Report: register mul_43s_19ns_62_1_1_U24/dout is absorbed into DSP mul_43s_19ns_62_1_1_U24/dout.
DSP Report: register mul_43s_19ns_62_1_1_U24/dout is absorbed into DSP mul_43s_19ns_62_1_1_U24/dout.
DSP Report: operator mul_43s_19ns_62_1_1_U24/dout is absorbed into DSP mul_43s_19ns_62_1_1_U24/dout.
DSP Report: operator mul_43s_19ns_62_1_1_U24/dout is absorbed into DSP mul_43s_19ns_62_1_1_U24/dout.
DSP Report: Generating DSP r_V_8_reg_1628_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register r_V_8_reg_1628_reg is absorbed into DSP r_V_8_reg_1628_reg.
DSP Report: register r_V_8_reg_1628_reg is absorbed into DSP r_V_8_reg_1628_reg.
DSP Report: register r_V_8_reg_1628_reg is absorbed into DSP r_V_8_reg_1628_reg.
DSP Report: operator mul_43s_19ns_62_1_1_U24/dout is absorbed into DSP r_V_8_reg_1628_reg.
DSP Report: operator mul_43s_19ns_62_1_1_U24/dout is absorbed into DSP r_V_8_reg_1628_reg.
INFO: [Synth 8-3886] merging instance 'batch_norm_0_mean_V_U/q0_reg[12]' (FDE) to 'batch_norm_0_mean_V_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_reg[12]' (FDE) to 'rhs_reg_1525_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter2_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter2_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter3_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter3_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter4_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter4_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter5_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter5_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter6_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter6_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter7_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter7_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter8_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter8_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter9_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter9_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter10_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter10_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter11_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter11_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter12_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter12_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter13_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter13_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter14_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter14_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter15_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter15_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter16_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter16_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter17_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter17_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter18_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter18_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter19_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter19_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter20_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter20_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter21_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter21_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter22_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter22_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter23_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter23_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[0]' (FD) to 'p_Result_67_reg_1545_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[1]' (FD) to 'p_Result_67_reg_1545_reg[2]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[2]' (FD) to 'p_Result_67_reg_1545_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[3]' (FD) to 'p_Result_67_reg_1545_reg[4]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[4]' (FD) to 'p_Result_67_reg_1545_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[5]' (FD) to 'p_Result_67_reg_1545_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[6]' (FD) to 'p_Result_67_reg_1545_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[7]' (FD) to 'p_Result_67_reg_1545_reg[8]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[8]' (FD) to 'p_Result_67_reg_1545_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[9]' (FD) to 'p_Result_67_reg_1545_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[10]' (FD) to 'p_Result_67_reg_1545_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[11]' (FD) to 'p_Result_67_reg_1545_reg[12]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[12]' (FD) to 'p_Result_67_reg_1545_reg[13]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[13]' (FD) to 'p_Result_67_reg_1545_reg[14]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[14]' (FD) to 'p_Result_67_reg_1545_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[15]' (FD) to 'p_Result_67_reg_1545_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[16]' (FD) to 'p_Result_67_reg_1545_reg[17]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[17]' (FD) to 'p_Result_67_reg_1545_reg[18]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[18]' (FD) to 'p_Result_67_reg_1545_reg[19]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[19]' (FD) to 'p_Result_67_reg_1545_reg[20]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[20]' (FD) to 'p_Result_67_reg_1545_reg[21]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[21]' (FD) to 'p_Result_67_reg_1545_reg[22]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[22]' (FD) to 'p_Result_67_reg_1545_reg[23]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[23]' (FD) to 'p_Result_67_reg_1545_reg[24]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[24]' (FD) to 'p_Result_67_reg_1545_reg[25]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[25]' (FD) to 'p_Result_67_reg_1545_reg[26]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[26]' (FD) to 'p_Result_67_reg_1545_reg[27]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[57]' (FD) to 'p_Result_67_reg_1545_reg[58]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[58]' (FD) to 'p_Result_67_reg_1545_reg[59]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[59]' (FD) to 'p_Result_67_reg_1545_reg[60]'
INFO: [Synth 8-3886] merging instance 'p_Result_67_reg_1545_reg[60]' (FD) to 'p_Result_67_reg_1545_reg[61]'
INFO: [Synth 8-3886] merging instance 'p_Val2_23_reg_1581_reg[23]' (FD) to 'p_Result_69_reg_1591_reg[0]'
INFO: [Synth 8-3886] merging instance 'rhs_reg_1525_pp0_iter24_reg_reg[12]' (FD) to 'rhs_reg_1525_pp0_iter24_reg_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' into 'grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:21]
WARNING: [Synth 8-6014] Unused sequential element grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:23]
WARNING: [Synth 8-6014] Unused sequential element grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v:24]
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_cast_reg_2948_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_1_cast_reg_2943_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_2_cast_reg_2938_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_3_cast_reg_2933_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_4_cast_reg_2928_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_5_cast_reg_2923_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_6_cast_reg_2918_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_7_cast_reg_2913_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_8_cast_reg_2908_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_9_cast_reg_2903_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_10_cast_reg_2898_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_11_cast_reg_2893_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_12_cast_reg_2888_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_13_cast_reg_2883_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_14_cast_reg_2878_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B''.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/sext_ln1273_15_cast_reg_2873_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: register grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "input_V_0_U/gen_buffer[1].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "output_V_U/gen_buffer[1].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "output_V_U/gen_buffer[0].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "batch_norm_out_1_V_U/gen_buffer[1].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "batch_norm_out_1_V_U/gen_buffer[0].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/a_reg_reg[23:0]' into 'mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/a_reg_reg[23:0]' [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_18s_42_4_1.v:21]
DSP Report: Generating DSP mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv1d_0_weights_V_0_0_U/q0_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_18s_42_4_1_U12/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv1d_0_weights_V_1_0_U/q0_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv1d_0_weights_V_2_0_load_reg_1010_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U13/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_18s_42_4_1_U14/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_18s_42_4_1_U39/gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "input_V_0_U/gen_buffer[1].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "output_V_U/gen_buffer[1].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "output_V_U/gen_buffer[0].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "max_pool_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "max_pool_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "flatten_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "flatten_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-6904] The RAM "dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=32 x width=23) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "batch_norm_out_1_V_U/gen_buffer[1].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "batch_norm_out_1_V_U/gen_buffer[0].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module gesture_model_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module gesture_model_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 2887.492 ; gain = 768.871 ; free physical = 804 ; free virtual = 7358
Synthesis current peak Physical Memory [PSS] (MB): peak = 7985.453; parent = 1909.426; children = 6403.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13974.148; parent = 2887.496; children = 11118.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:35 . Memory (MB): peak = 3137.945 ; gain = 1019.324 ; free physical = 242 ; free virtual = 6826
Synthesis current peak Physical Memory [PSS] (MB): peak = 8390.396; parent = 2187.235; children = 6403.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14256.617; parent = 3137.949; children = 11118.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:42 . Memory (MB): peak = 3305.453 ; gain = 1186.832 ; free physical = 242 ; free virtual = 6731
Synthesis current peak Physical Memory [PSS] (MB): peak = 8501.864; parent = 2298.704; children = 6403.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14424.125; parent = 3305.457; children = 11118.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/max_pool_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/max_pool_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/flatten_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/flatten_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/dense_0_U0/dense_0_weights_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/dense_0_U0/dense_0_weights_V_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/dense_0_U0/dense_0_weights_V_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/dense_0_U0/dense_0_weights_V_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/dense_0_U0/dense_0_weights_V_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/dense_0_U0/dense_0_weights_V_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/dense_0_U0/dense_0_weights_V_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/dense_0_U0/dense_0_weights_V_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_0/dense_0_U0/dense_0_weights_V_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1230]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1221]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1222]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1223]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1224]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1225]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1226]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1227]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1228]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1229]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1215]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1216]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1217]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1219]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:1220]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:56 . Memory (MB): peak = 3317.379 ; gain = 1198.758 ; free physical = 244 ; free virtual = 5485
Synthesis current peak Physical Memory [PSS] (MB): peak = 9726.154; parent = 2298.704; children = 7442.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15656.191; parent = 3313.465; children = 12342.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_pool_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_pool_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/flatten_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/flatten_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:02:03 . Memory (MB): peak = 3317.379 ; gain = 1198.758 ; free physical = 268 ; free virtual = 5545
Synthesis current peak Physical Memory [PSS] (MB): peak = 9726.154; parent = 2298.704; children = 7442.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15656.191; parent = 3313.465; children = 12342.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:02:03 . Memory (MB): peak = 3317.379 ; gain = 1198.758 ; free physical = 270 ; free virtual = 5546
Synthesis current peak Physical Memory [PSS] (MB): peak = 9726.154; parent = 2298.704; children = 7442.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15656.191; parent = 3313.465; children = 12342.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:02:05 . Memory (MB): peak = 3317.379 ; gain = 1198.758 ; free physical = 275 ; free virtual = 5552
Synthesis current peak Physical Memory [PSS] (MB): peak = 9726.154; parent = 2298.704; children = 7442.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15656.191; parent = 3313.465; children = 12342.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:02:06 . Memory (MB): peak = 3317.379 ; gain = 1198.758 ; free physical = 275 ; free virtual = 5552
Synthesis current peak Physical Memory [PSS] (MB): peak = 9726.154; parent = 2298.704; children = 7442.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15656.191; parent = 3313.465; children = 12342.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:02:06 . Memory (MB): peak = 3317.379 ; gain = 1198.758 ; free physical = 276 ; free virtual = 5553
Synthesis current peak Physical Memory [PSS] (MB): peak = 9726.154; parent = 2298.704; children = 7442.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15656.191; parent = 3313.465; children = 12342.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:02:06 . Memory (MB): peak = 3317.379 ; gain = 1198.758 ; free physical = 276 ; free virtual = 5553
Synthesis current peak Physical Memory [PSS] (MB): peak = 9726.154; parent = 2298.704; children = 7442.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15656.191; parent = 3313.465; children = 12342.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gesture_model_batch_normalization_0__GC0     | (A''*B')'          | 19     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|gesture_model_batch_normalization_0__GC0     | (PCIN>>17+A''*B')' | 19     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|gesture_model_batch_normalization_0__GC0     | A''*B'             | 19     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|gesture_model                                | (A'*B')'           | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|gesture_model                                | (PCIN>>17+A'*B')'  | 20     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|gesture_model                                | A'*B'              | 20     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|gesture_model_conv1d_0                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 42     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 42     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 42     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|gesture_model_mul_mul_24s_18s_42_4_1_DSP48_0 | ((A'*B')')'        | 30     | 18     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp                                          | C+A'*B'            | 25     | 13     | 46     | -      | 17     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp                                          | PCIN>>17+A*B'      | 0      | 5      | -      | -      | 45     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                          | C+A'*B'            | 17     | 17     | 46     | -      | 17     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp__parameterized0                          | PCIN>>17+A*B'      | 0      | 12     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                          | PCIN+A'*B'         | 27     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                          | (PCIN>>17+A*B')'   | 0      | 12     | -      | -      | 45     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                          | C'+(A*B)'          | 17     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|dsp__parameterized1                          | PCIN>>17+A'*B'     | 0      | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                          | PCIN+(A'*B')'      | 17     | 14     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                          | PCIN+A'*B'         | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                          | (PCIN+A'*B')'      | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                          | PCIN>>17+A''*B'    | 17     | 0      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                          | PCIN>>17+A'*B      | 14     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                          | PCIN+A''*B''       | 14     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                          | PCIN>>17+A*B''     | 0      | 14     | -      | -      | 45     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_59                           | C+A:B              | 29     | 18     | 38     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_57           | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_58           | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_53           | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_54           | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2              | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1              | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_51                           | C+A:B              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                              | C+A:B              | 0      | 11     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0              | (C+A:B)'           | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3              | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_dense_1__GB1                   | Dynamic            | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   967|
|2     |DSP48E1         |    11|
|3     |DSP_ALU         |    41|
|7     |DSP_A_B_DATA    |    41|
|17    |DSP_C_DATA      |    41|
|19    |DSP_MULTIPLIER  |    41|
|20    |DSP_M_DATA      |    41|
|22    |DSP_OUTPUT      |    41|
|26    |DSP_PREADD      |    41|
|27    |DSP_PREADD_DATA |    41|
|28    |LUT1            |  2401|
|29    |LUT2            |  3911|
|30    |LUT3            |  9122|
|31    |LUT4            |  1441|
|32    |LUT5            |  2170|
|33    |LUT6            |  4313|
|34    |MUXCY           |  3533|
|35    |MUXF7           |   534|
|36    |MUXF8           |    20|
|37    |RAM16X1D        |   240|
|38    |RAM32X1D        |    71|
|39    |RAM64X1D        |    48|
|40    |RAMB18E2        |     4|
|41    |RAMB36E2        |    16|
|54    |SRL16E          |   196|
|55    |SRLC32E         |   567|
|56    |XORCY           |  3460|
|57    |FDE             |     2|
|58    |FDRE            | 15432|
|59    |FDSE            |   175|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:02:06 . Memory (MB): peak = 3317.379 ; gain = 1198.758 ; free physical = 276 ; free virtual = 5553
Synthesis current peak Physical Memory [PSS] (MB): peak = 9726.154; parent = 2298.704; children = 7442.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15656.191; parent = 3313.465; children = 12342.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 504 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:02:03 . Memory (MB): peak = 3317.379 ; gain = 1003.977 ; free physical = 7444 ; free virtual = 12722
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:02:10 . Memory (MB): peak = 3317.379 ; gain = 1198.758 ; free physical = 7455 ; free virtual = 12722
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3317.379 ; gain = 0.000 ; free physical = 7426 ; free virtual = 12693
INFO: [Netlist 29-17] Analyzing 8927 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3386.195 ; gain = 0.000 ; free physical = 7349 ; free virtual = 12615
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 921 instances were transformed.
  (CARRY4) => CARRY8: 508 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 41 instances
  FDE => FDRE: 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 240 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 71 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 48 instances

Synth Design complete, checksum: 13b7422c
INFO: [Common 17-83] Releasing license: Synthesis
586 Infos, 319 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:19 . Memory (MB): peak = 3386.195 ; gain = 2059.582 ; free physical = 7639 ; free virtual = 12906
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/design_1_gesture_model_0_2_synth_1/design_1_gesture_model_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_gesture_model_0_2, cache-ID = e7a66a482d1eb7e9
INFO: [Coretcl 2-1174] Renamed 668 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/design_1_gesture_model_0_2_synth_1/design_1_gesture_model_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_gesture_model_0_2_utilization_synth.rpt -pb design_1_gesture_model_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 11:55:38 2024...
