

================================================================
== Vitis HLS Report for 'submul'
================================================================
* Date:           Mon Aug 23 09:44:08 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       11|  40.000 ns|  0.110 us|    4|   11|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_599_1  |        2|        9|         3|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      406|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     8|        0|       45|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       79|    -|
|Register             |        -|     -|      403|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     8|      403|      530|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U230  |mul_64ns_64ns_128_1_1  |        0|   8|  0|  45|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   8|  0|  45|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln599_fu_143_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln601_fu_163_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln605_fu_255_p2   |         +|   0|  0|   9|           2|           2|
    |borrow_fu_265_p2      |         +|   0|  0|  71|          64|          64|
    |d_8_fu_231_p2         |         -|   0|  0|  71|          64|          64|
    |d_fu_219_p2           |         -|   0|  0|  71|          64|          64|
    |addr_cmp_fu_175_p2    |      icmp|   0|  0|  29|          64|          64|
    |carry1_8_fu_237_p2    |      icmp|   0|  0|  29|          64|          64|
    |carry1_fu_225_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln599_fu_149_p2  |      icmp|   0|  0|   9|           4|           4|
    |x_fu_212_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 406|         399|         460|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  14|          3|    1|          3|
    |borrow_4_reg_117         |   9|          2|   64|        128|
    |i_reg_106                |   9|          2|    4|          8|
    |reuse_addr_reg_fu_50     |   9|          2|   64|        128|
    |reuse_reg_fu_54          |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  79|         17|  199|        401|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln601_reg_308                 |   3|   0|    3|          0|
    |addr_cmp_reg_324                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |borrow_4_reg_117                  |  64|   0|   64|          0|
    |conv1_i_reg_294                   |  64|   0|  128|         64|
    |i_reg_106                         |   4|   0|    4|          0|
    |icmp_ln599_reg_304                |   1|   0|    1|          0|
    |icmp_ln599_reg_304_pp0_iter1_reg  |   1|   0|    1|          0|
    |r_addr_reg_318                    |   3|   0|    3|          0|
    |reuse_addr_reg_fu_50              |  64|   0|   64|          0|
    |reuse_reg_fu_54                   |  64|   0|   64|          0|
    |trunc_ln107_4_reg_335             |  64|   0|   64|          0|
    |y_16_reg_329                      |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 403|   0|  467|         64|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|        submul|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|        submul|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|        submul|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|        submul|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|        submul|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|        submul|  return value|
|ap_return   |  out|   64|  ap_ctrl_hs|        submul|  return value|
|r_address0  |  out|    3|   ap_memory|             r|         array|
|r_ce0       |  out|    1|   ap_memory|             r|         array|
|r_we0       |  out|    1|   ap_memory|             r|         array|
|r_d0        |  out|   64|   ap_memory|             r|         array|
|r_address1  |  out|    3|   ap_memory|             r|         array|
|r_ce1       |  out|    1|   ap_memory|             r|         array|
|r_q1        |   in|   64|   ap_memory|             r|         array|
|x_offset    |   in|    3|     ap_none|      x_offset|        scalar|
|y_address0  |  out|    3|   ap_memory|             y|         array|
|y_ce0       |  out|    1|   ap_memory|             y|         array|
|y_q0        |   in|   64|   ap_memory|             y|         array|
|len         |   in|    4|     ap_none|           len|        scalar|
|multiplier  |   in|   64|     ap_none|    multiplier|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%multiplier_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %multiplier"   --->   Operation 8 'read' 'multiplier_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%len_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %len"   --->   Operation 9 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %x_offset"   --->   Operation 10 'read' 'x_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv1_i = zext i64 %multiplier_read"   --->   Operation 11 'zext' 'conv1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%br_ln599 = br void" [./intx/intx.hpp:599]   --->   Operation 14 'br' 'br_ln599' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln599, void %.split, i4 0, void %.lr.ph" [./intx/intx.hpp:599]   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.80ns)   --->   "%add_ln599 = add i4 %i, i4 1" [./intx/intx.hpp:599]   --->   Operation 16 'add' 'add_ln599' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.72ns)   --->   "%icmp_ln599 = icmp_eq  i4 %i, i4 %len_read" [./intx/intx.hpp:599]   --->   Operation 17 'icmp' 'icmp_ln599' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast1 = zext i4 %i" [./intx/intx.hpp:599]   --->   Operation 18 'zext' 'i_cast1' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_119 = trunc i4 %i" [./intx/intx.hpp:599]   --->   Operation 19 'trunc' 'empty_119' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.71ns)   --->   "%add_ln601 = add i3 %empty_119, i3 %x_offset_read" [./intx/intx.hpp:601]   --->   Operation 20 'add' 'add_ln601' <Predicate = (!icmp_ln599)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i64 %y, i64 0, i64 %i_cast1" [./intx/intx.hpp:602]   --->   Operation 21 'getelementptr' 'y_addr' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.73ns)   --->   "%x_42 = load i3 %y_addr" [./intx/intx.hpp:602]   --->   Operation 22 'load' 'x_42' <Predicate = (!icmp_ln599)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.20>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%borrow_4 = phi i64 %borrow, void %.split, i64 0, void %.lr.ph"   --->   Operation 23 'phi' 'borrow_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 0"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln599 = br i1 %icmp_ln599, void %.split, void %._crit_edge.loopexit" [./intx/intx.hpp:599]   --->   Operation 26 'br' 'br_ln599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln601 = zext i3 %add_ln601" [./intx/intx.hpp:601]   --->   Operation 27 'zext' 'zext_ln601' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i64 %r, i64 0, i64 %zext_ln601" [./intx/intx.hpp:601]   --->   Operation 28 'getelementptr' 'r_addr' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 29 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.73ns)   --->   "%r_load = load i3 %r_addr" [./intx/intx.hpp:601]   --->   Operation 30 'load' 'r_load' <Predicate = (!icmp_ln599)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 31 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln601" [./intx/intx.hpp:601]   --->   Operation 31 'icmp' 'addr_cmp' <Predicate = (!icmp_ln599)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/2] (0.73ns)   --->   "%x_42 = load i3 %y_addr" [./intx/intx.hpp:602]   --->   Operation 32 'load' 'x_42' <Predicate = (!icmp_ln599)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i64 %x_42" [./intx/int128.hpp:397]   --->   Operation 33 'zext' 'zext_ln397' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (5.47ns)   --->   "%x_43 = mul i128 %zext_ln397, i128 %conv1_i" [./intx/int128.hpp:397]   --->   Operation 34 'mul' 'x_43' <Predicate = (!icmp_ln599)> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%y_16 = trunc i128 %x_43" [./intx/int128.hpp:107]   --->   Operation 35 'trunc' 'y_16' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln107_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_43, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 36 'partselect' 'trunc_ln107_4' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln601 = store i64 %zext_ln601, i64 %reuse_addr_reg" [./intx/intx.hpp:601]   --->   Operation 37 'store' 'store_ln601' <Predicate = (!icmp_ln599)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 5.65>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln598 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [./intx/intx.hpp:598]   --->   Operation 38 'specloopname' 'specloopname_ln598' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 39 'load' 'reuse_reg_load' <Predicate = (!icmp_ln599 & addr_cmp)> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (0.73ns)   --->   "%r_load = load i3 %r_addr" [./intx/intx.hpp:601]   --->   Operation 40 'load' 'r_load' <Predicate = (!icmp_ln599)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 41 [1/1] (0.43ns)   --->   "%x = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %r_load" [./intx/intx.hpp:601]   --->   Operation 41 'select' 'x' <Predicate = (!icmp_ln599)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.36ns)   --->   "%d = sub i64 %x, i64 %borrow_4" [./intx/int128.hpp:196]   --->   Operation 42 'sub' 'd' <Predicate = (!icmp_ln599)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.14ns)   --->   "%carry1 = icmp_ult  i64 %x, i64 %borrow_4" [./intx/int128.hpp:197]   --->   Operation 43 'icmp' 'carry1' <Predicate = (!icmp_ln599)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.36ns)   --->   "%d_8 = sub i64 %d, i64 %y_16" [./intx/int128.hpp:196]   --->   Operation 44 'sub' 'd_8' <Predicate = (!icmp_ln599)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.14ns)   --->   "%carry1_8 = icmp_ult  i64 %d, i64 %y_16" [./intx/int128.hpp:197]   --->   Operation 45 'icmp' 'carry1_8' <Predicate = (!icmp_ln599)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.73ns)   --->   "%store_ln604 = store i64 %d_8, i3 %r_addr" [./intx/intx.hpp:604]   --->   Operation 46 'store' 'store_ln604' <Predicate = (!icmp_ln599)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln196 = store i64 %d_8, i64 %reuse_reg" [./intx/int128.hpp:196]   --->   Operation 47 'store' 'store_ln196' <Predicate = (!icmp_ln599)> <Delay = 0.46>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln605 = zext i1 %carry1" [./intx/intx.hpp:605]   --->   Operation 48 'zext' 'zext_ln605' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln605_3 = zext i1 %carry1_8" [./intx/intx.hpp:605]   --->   Operation 49 'zext' 'zext_ln605_3' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.62ns)   --->   "%add_ln605 = add i2 %zext_ln605, i2 %zext_ln605_3" [./intx/intx.hpp:605]   --->   Operation 50 'add' 'add_ln605' <Predicate = (!icmp_ln599)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln605_4 = zext i2 %add_ln605" [./intx/intx.hpp:605]   --->   Operation 51 'zext' 'zext_ln605_4' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.36ns)   --->   "%borrow = add i64 %zext_ln605_4, i64 %trunc_ln107_4" [./intx/intx.hpp:605]   --->   Operation 52 'add' 'borrow' <Predicate = (!icmp_ln599)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln599)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln607 = ret i64 %borrow_4" [./intx/intx.hpp:607]   --->   Operation 54 'ret' 'ret_ln607' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ x_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ multiplier]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 011110]
reuse_reg           (alloca           ) [ 011110]
multiplier_read     (read             ) [ 000000]
len_read            (read             ) [ 001110]
x_offset_read       (read             ) [ 001110]
conv1_i             (zext             ) [ 001110]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
br_ln599            (br               ) [ 011110]
i                   (phi              ) [ 001000]
add_ln599           (add              ) [ 011110]
icmp_ln599          (icmp             ) [ 001110]
i_cast1             (zext             ) [ 000000]
empty_119           (trunc            ) [ 000000]
add_ln601           (add              ) [ 001100]
y_addr              (getelementptr    ) [ 001100]
borrow_4            (phi              ) [ 001111]
specpipeline_ln0    (specpipeline     ) [ 000000]
empty               (speclooptripcount) [ 000000]
br_ln599            (br               ) [ 000000]
zext_ln601          (zext             ) [ 000000]
r_addr              (getelementptr    ) [ 001010]
reuse_addr_reg_load (load             ) [ 000000]
addr_cmp            (icmp             ) [ 001010]
x_42                (load             ) [ 000000]
zext_ln397          (zext             ) [ 000000]
x_43                (mul              ) [ 000000]
y_16                (trunc            ) [ 001010]
trunc_ln107_4       (partselect       ) [ 001010]
store_ln601         (store            ) [ 000000]
specloopname_ln598  (specloopname     ) [ 000000]
reuse_reg_load      (load             ) [ 000000]
r_load              (load             ) [ 000000]
x                   (select           ) [ 000000]
d                   (sub              ) [ 000000]
carry1              (icmp             ) [ 000000]
d_8                 (sub              ) [ 000000]
carry1_8            (icmp             ) [ 000000]
store_ln604         (store            ) [ 000000]
store_ln196         (store            ) [ 000000]
zext_ln605          (zext             ) [ 000000]
zext_ln605_3        (zext             ) [ 000000]
add_ln605           (add              ) [ 000000]
zext_ln605_4        (zext             ) [ 000000]
borrow              (add              ) [ 011110]
br_ln0              (br               ) [ 011110]
ret_ln607           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="multiplier">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplier"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="reuse_addr_reg_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="reuse_reg_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="multiplier_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="multiplier_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="len_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="4" slack="0"/>
<pin id="67" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="y_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_42/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="r_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="3" slack="0"/>
<pin id="93" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="1"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="104" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_load/3 store_ln604/4 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="1"/>
<pin id="108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="borrow_4_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="borrow_4 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="borrow_4_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="2"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow_4/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="conv1_i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv1_i/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln599_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln599/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln599_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="1"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln599/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_cast1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="empty_119_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_119/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln601_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="1"/>
<pin id="166" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln601/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln601_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln601/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="reuse_addr_reg_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="2"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="addr_cmp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln397_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="x_43_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="2"/>
<pin id="188" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_43/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="y_16_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="y_16/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln107_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="128" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="8" slack="0"/>
<pin id="199" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_4/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln601_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="2"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln601/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="reuse_reg_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="3"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="x_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="64" slack="0"/>
<pin id="216" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="d_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="1"/>
<pin id="222" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="carry1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="1"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="carry1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="d_8_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="1"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d_8/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="carry1_8_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="1"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="carry1_8/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln196_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="3"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln605_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln605/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln605_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln605_3/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln605_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln605/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln605_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln605_4/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="borrow_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="1"/>
<pin id="268" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="borrow/4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="reuse_addr_reg_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="277" class="1005" name="reuse_reg_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="284" class="1005" name="len_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="1"/>
<pin id="286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="len_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="x_offset_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_offset_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="conv1_i_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="128" slack="2"/>
<pin id="296" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="conv1_i "/>
</bind>
</comp>

<comp id="299" class="1005" name="add_ln599_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln599 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln599_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln599 "/>
</bind>
</comp>

<comp id="308" class="1005" name="add_ln601_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="1"/>
<pin id="310" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln601 "/>
</bind>
</comp>

<comp id="313" class="1005" name="y_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="1"/>
<pin id="315" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="r_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="1"/>
<pin id="320" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="addr_cmp_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="329" class="1005" name="y_16_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_16 "/>
</bind>
</comp>

<comp id="335" class="1005" name="trunc_ln107_4_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="borrow_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="borrow "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="105"><net_src comp="89" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="58" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="110" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="110" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="110" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="162"><net_src comp="110" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="168" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="83" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="185" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="208"><net_src comp="168" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="96" pin="7"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="117" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="212" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="117" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="219" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="231" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="241"><net_src comp="219" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="231" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="225" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="50" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="280"><net_src comp="54" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="287"><net_src comp="64" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="292"><net_src comp="70" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="297"><net_src comp="129" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="302"><net_src comp="143" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="307"><net_src comp="149" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="163" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="316"><net_src comp="76" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="321"><net_src comp="89" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="327"><net_src comp="175" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="332"><net_src comp="190" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="338"><net_src comp="194" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="343"><net_src comp="265" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {4 }
	Port: y | {}
 - Input state : 
	Port: submul : r | {3 4 }
	Port: submul : x_offset | {1 }
	Port: submul : y | {2 3 }
	Port: submul : len | {1 }
	Port: submul : multiplier | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		add_ln599 : 1
		icmp_ln599 : 1
		i_cast1 : 1
		empty_119 : 1
		add_ln601 : 2
		y_addr : 2
		x_42 : 3
	State 3
		r_addr : 1
		r_load : 2
		addr_cmp : 1
		zext_ln397 : 1
		x_43 : 2
		y_16 : 3
		trunc_ln107_4 : 3
		store_ln601 : 1
	State 4
		x : 1
		d : 2
		carry1 : 2
		d_8 : 3
		carry1_8 : 3
		store_ln604 : 4
		store_ln196 : 4
		zext_ln605 : 3
		zext_ln605_3 : 4
		add_ln605 : 5
		zext_ln605_4 : 6
		borrow : 7
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    sub   |          d_fu_219          |    0    |    0    |    71   |
|          |         d_8_fu_231         |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln599_fu_143      |    0    |    0    |    12   |
|    add   |      add_ln601_fu_163      |    0    |    0    |    10   |
|          |      add_ln605_fu_255      |    0    |    0    |    9    |
|          |        borrow_fu_265       |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln599_fu_149     |    0    |    0    |    9    |
|   icmp   |       addr_cmp_fu_175      |    0    |    0    |    29   |
|          |        carry1_fu_225       |    0    |    0    |    29   |
|          |       carry1_8_fu_237      |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|  select  |          x_fu_212          |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         x_43_fu_185        |    8    |    0    |    45   |
|----------|----------------------------|---------|---------|---------|
|          | multiplier_read_read_fu_58 |    0    |    0    |    0    |
|   read   |     len_read_read_fu_64    |    0    |    0    |    0    |
|          |  x_offset_read_read_fu_70  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       conv1_i_fu_129       |    0    |    0    |    0    |
|          |       i_cast1_fu_154       |    0    |    0    |    0    |
|          |      zext_ln601_fu_168     |    0    |    0    |    0    |
|   zext   |      zext_ln397_fu_181     |    0    |    0    |    0    |
|          |      zext_ln605_fu_247     |    0    |    0    |    0    |
|          |     zext_ln605_3_fu_251    |    0    |    0    |    0    |
|          |     zext_ln605_4_fu_261    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      empty_119_fu_159      |    0    |    0    |    0    |
|          |         y_16_fu_190        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|    trunc_ln107_4_fu_194    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |    0    |   449   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln599_reg_299  |    4   |
|   add_ln601_reg_308  |    3   |
|   addr_cmp_reg_324   |    1   |
|   borrow_4_reg_117   |   64   |
|    borrow_reg_340    |   64   |
|    conv1_i_reg_294   |   128  |
|       i_reg_106      |    4   |
|  icmp_ln599_reg_304  |    1   |
|   len_read_reg_284   |    4   |
|    r_addr_reg_318    |    3   |
|reuse_addr_reg_reg_270|   64   |
|   reuse_reg_reg_277  |   64   |
| trunc_ln107_4_reg_335|   64   |
| x_offset_read_reg_289|    3   |
|     y_16_reg_329     |   64   |
|    y_addr_reg_313    |    3   |
+----------------------+--------+
|         Total        |   538  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
| borrow_4_reg_117 |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   134  ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   449  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   538  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    1   |   538  |   476  |
+-----------+--------+--------+--------+--------+
