$date
	Fri Jul  1 17:50:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module my_design $end
$var wire 1 ! clk $end
$var wire 1 " my_signal_1 $end
$var wire 1 # my_signal_2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
x"
0!
$end
#1000
1!
#2000
0!
#3000
1!
#4000
0!
#5000
1!
#6000
0!
#6001
