//===================================================
//	Generated from gen_int_api.pl
//	Do not modify this file manually
//===================================================
#ifndef __X_DEFINE_IRQ
#define __X_DEFINE_IRQ
X_DEFINE_IRQ(NIRQOUT_BIT0_ID,32,L,LEVEL)
X_DEFINE_IRQ(NIRQOUT_BIT1_ID,33,L,LEVEL)
X_DEFINE_IRQ(NIRQOUT_BIT2_ID,34,L,LEVEL)
X_DEFINE_IRQ(NIRQOUT_BIT3_ID,35,L,LEVEL)
X_DEFINE_IRQ(NPMUIRQ_BIT0_ID,36,L,LEVEL)
X_DEFINE_IRQ(NPMUIRQ_BIT1_ID,37,L,LEVEL)
X_DEFINE_IRQ(NPMUIRQ_BIT2_ID,38,L,LEVEL)
X_DEFINE_IRQ(NPMUIRQ_BIT3_ID,39,L,LEVEL)
X_DEFINE_IRQ(NCTIIRQ_BIT0_ID,40,L,LEVEL)
X_DEFINE_IRQ(NCTIIRQ_BIT1_ID,41,L,LEVEL)
X_DEFINE_IRQ(NCTIIRQ_BIT2_ID,42,L,LEVEL)
X_DEFINE_IRQ(NCTIIRQ_BIT3_ID,43,L,LEVEL)
X_DEFINE_IRQ(NCNTVIRQ_BIT0_ID,44,L,LEVEL)
X_DEFINE_IRQ(NCNTVIRQ_BIT1_ID,45,L,LEVEL)
X_DEFINE_IRQ(NCNTVIRQ_BIT2_ID,46,L,LEVEL)
X_DEFINE_IRQ(NCNTVIRQ_BIT3_ID,47,L,LEVEL)
X_DEFINE_IRQ(NCNTHPIRQ_BIT0_ID,48,L,LEVEL)
X_DEFINE_IRQ(NCNTHPIRQ_BIT1_ID,49,L,LEVEL)
X_DEFINE_IRQ(NCNTHPIRQ_BIT2_ID,50,L,LEVEL)
X_DEFINE_IRQ(NCNTHPIRQ_BIT3_ID,51,L,LEVEL)
X_DEFINE_IRQ(NCNTPNIRQ_BIT0_ID,52,L,LEVEL)
X_DEFINE_IRQ(NCNTPNIRQ_BIT1_ID,53,L,LEVEL)
X_DEFINE_IRQ(NCNTPNIRQ_BIT2_ID,54,L,LEVEL)
X_DEFINE_IRQ(NCNTPNIRQ_BIT3_ID,55,L,LEVEL)
X_DEFINE_IRQ(NCNTPSIRQ_BIT0_ID,56,L,LEVEL)
X_DEFINE_IRQ(NCNTPSIRQ_BIT1_ID,57,L,LEVEL)
X_DEFINE_IRQ(NCNTPSIRQ_BIT2_ID,58,L,LEVEL)
X_DEFINE_IRQ(NCNTPSIRQ_BIT3_ID,59,L,LEVEL)
X_DEFINE_IRQ(NAXIERRIRQ_BIT_ID,60,L,LEVEL)
X_DEFINE_IRQ(MCU_BIU_IRQ_ERR_BIT_ID,61,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_0_IRQ_BIT_ID,62,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_1_IRQ_BIT_ID,63,L,LEVEL)
X_DEFINE_IRQ(USB_MCU_IRQ_BIT0_ID,64,L,LEVEL)
X_DEFINE_IRQ(DISP_PWM_IRQ_BIT_ID,65,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_2_IRQ_BIT_ID,66,L,LEVEL)
X_DEFINE_IRQ(LOWBATTERY_IRQ_BIT_ID,67,L,EDGE)
X_DEFINE_IRQ(PWM_IRQ_BIT_ID,68,L,LEVEL)
X_DEFINE_IRQ(THERM_CTRL_IRQ_BIT_ID,69,L,LEVEL)
X_DEFINE_IRQ(MSDC0_IRQ_BIT_ID,70,L,LEVEL)
X_DEFINE_IRQ(MSDC1_IRQ_BIT_ID,71,L,LEVEL)
X_DEFINE_IRQ(I2C0_IRQ_BIT_ID,72,L,LEVEL)
X_DEFINE_IRQ(I2C1_IRQ_BIT_ID,73,L,LEVEL)
X_DEFINE_IRQ(I2C2_IRQ_BIT_ID,74,L,LEVEL)
X_DEFINE_IRQ(PTP_FSM_IRQ_BIT_ID,75,L,LEVEL)
X_DEFINE_IRQ(UART0_IRQ_BIT_ID,76,L,LEVEL)
X_DEFINE_IRQ(UART1_IRQ_BIT_ID,77,L,LEVEL)
X_DEFINE_IRQ(NFIECC_IRQ_BIT_ID,78,L,LEVEL)
X_DEFINE_IRQ(NFI_IRQ_BIT_ID,79,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_GDMA0_IRQ_BIT_ID,80,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_GDMA1_IRQ_BIT_ID,81,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_I2C0_IRQ_BIT_ID,82,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_I2C1_IRQ_BIT_ID,83,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_I2C2_IRQ_BIT_ID,84,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_MDI_IRQ_BIT_ID,85,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_BTIF_TX_IRQ_BIT_ID,86,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_BTIF_RX_IRQ_BIT_ID,87,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_UART0_TX_IRQ_BIT_ID,88,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_UART0_RX_IRQ_BIT_ID,89,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_UART1_TX_IRQ_BIT_ID,90,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_UART1_RX_IRQ_BIT_ID,91,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_UART2_TX_IRQ_BIT_ID,92,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_UART2_RX_IRQ_BIT_ID,93,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_ALL_IRQ_BIT_ID,94,L,LEVEL)
X_DEFINE_IRQ(AP_DMA_FIQ_ALL_IRQ_BIT_ID,95,L,LEVEL)
X_DEFINE_IRQ(SPI0_IRQ_BIT_ID,96,L,LEVEL)
X_DEFINE_IRQ(MSDC0_WAKEUP_PS_IRQ_BIT_ID,97,H,EDGE)
X_DEFINE_IRQ(MSDC1_WAKEUP_PS_IRQ_BIT_ID,98,H,EDGE)
X_DEFINE_IRQ(BTIF_IRQ_BIT_ID,99,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_3_IRQ_BIT_ID,100,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_4_IRQ_BIT_ID,101,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_5_IRQ_BIT_ID,102,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_6_IRQ_BIT_ID,103,L,LEVEL)
X_DEFINE_IRQ(DCC_APARM_IRQ_BIT_ID,104,L,LEVEL)
X_DEFINE_IRQ(REFRESH_RATE_IRQ_BIT_ID,105,L,LEVEL)
X_DEFINE_IRQ(APARM_DOMAIN_IRQ_BIT_ID,106,L,LEVEL)
X_DEFINE_IRQ(APARM_DECERR_IRQ_BIT_ID,107,L,LEVEL)
X_DEFINE_IRQ(DOMAIN_ABORT_IRQ_BIT0_ID,108,H,LEVEL)
X_DEFINE_IRQ(CQ_DMA_GDMA_IRQ_BIT_ID,109,L,LEVEL)
X_DEFINE_IRQ(CQ_DMA_GDMA2_IRQ_BIT_ID,110,L,LEVEL)
X_DEFINE_IRQ(CQ_DMA_AUDIO_IRQ_BIT_ID,111,L,LEVEL)
X_DEFINE_IRQ(AFE_MCU_IRQ_BIT_ID,112,L,LEVEL)
X_DEFINE_IRQ(M4U0_IRQ_BIT_ID,113,L,LEVEL)
X_DEFINE_IRQ(M4Ul2_SEC_IRQ_BIT_ID,114,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_8_IRQ_BIT_ID,115,H,LEVEL)
X_DEFINE_IRQ(AHBMON_IRQ_BIT_ID,116,L,LEVEL)
X_DEFINE_IRQ(GCE_IRQ_BIT_ID,117,L,LEVEL)
X_DEFINE_IRQ(GCE_SECURE_IRQ_BIT_ID,118,L,LEVEL)
X_DEFINE_IRQ(TRNG_IRQ_BIT_ID,119,L,LEVEL)
X_DEFINE_IRQ(SPM_IRQ_BIT0_ID,120,L,LEVEL)
X_DEFINE_IRQ(SPM_IRQ_BIT1_ID,121,L,LEVEL)
X_DEFINE_IRQ(SPM_IRQ_BIT2_ID,122,L,LEVEL)
X_DEFINE_IRQ(SPM_IRQ_BIT3_ID,123,L,LEVEL)
X_DEFINE_IRQ(APXGPT_IRQ_BIT_ID,124,L,LEVEL)
X_DEFINE_IRQ(CCIF0_AP_IRQ_BIT_ID,125,L,LEVEL)
X_DEFINE_IRQ(EINT_IRQ_BIT0_ID,126,H,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT0_ID,127,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT1_ID,128,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT2_ID,129,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT3_ID,130,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT4_ID,131,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT5_ID,132,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT6_ID,133,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT7_ID,134,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT8_ID,135,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT9_ID,136,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT10_ID,137,L,LEVEL)
X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT11_ID,138,L,LEVEL)
X_DEFINE_IRQ(EINT_EVENT_IRQ_BIT_ID,139,L,LEVEL)
X_DEFINE_IRQ(PMIC_WRAP_ERR_IRQ_BIT_ID,140,H,LEVEL)
X_DEFINE_IRQ(KP_IRQ_BIT_ID,141,L,EDGE)
X_DEFINE_IRQ(SEJ_APXGPT_IRQ_BIT_ID,142,L,LEVEL)
X_DEFINE_IRQ(SEJ_WDT_IRQ_BIT_ID,143,L,LEVEL)
X_DEFINE_IRQ(MM_MUTEX_IRQ_BIT_ID,144,L,LEVEL)
X_DEFINE_IRQ(MDP_RDMA_IRQ_BIT_ID,145,L,LEVEL)
X_DEFINE_IRQ(MDP_RSZ0_IRQ_BIT_ID,146,L,LEVEL)
X_DEFINE_IRQ(MDP_RSZ1_IRQ_BIT_ID,147,L,LEVEL)
X_DEFINE_IRQ(MDP_TDSHP_IRQ_BIT_ID,148,L,LEVEL)
X_DEFINE_IRQ(MDP_WDMA_IRQ_BIT_ID,149,L,LEVEL)
X_DEFINE_IRQ(MDP_WROT_IRQ_BIT_ID,150,L,LEVEL)
X_DEFINE_IRQ(DISP_OVL0_IRQ_BIT_ID,151,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_9_IRQ_BIT_ID,152,L,LEVEL)
X_DEFINE_IRQ(DISP_RDMA0_IRQ_BIT_ID,153,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_10_IRQ_BIT_ID,154,L,LEVEL)
X_DEFINE_IRQ(DISP_WDMA0_IRQ_BIT_ID,155,L,LEVEL)
X_DEFINE_IRQ(DISP_COLOR_IRQ_BIT_ID,156,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_11_IRQ_BIT_ID,157,L,LEVEL)
X_DEFINE_IRQ(DISP_AAL_IRQ_BIT_ID,158,L,LEVEL)
X_DEFINE_IRQ(DISP_GAMMA_IRQ_BIT_ID,159,L,LEVEL)
X_DEFINE_IRQ(DISP_DITHER_IRQ_BIT_ID,160,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_12_IRQ_BIT_ID,161,L,LEVEL)
X_DEFINE_IRQ(DSI0_IRQ_BIT_ID,162,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_13_IRQ_BIT_ID,163,L,LEVEL)
X_DEFINE_IRQ(MMSYS_TOP_IRQ_BIT_ID,164,L,LEVEL)
X_DEFINE_IRQ(SMI_LARB0_IRQ_BIT_ID,165,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_14_IRQ_BIT_ID,166,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_15_IRQ_BIT_ID,167,L,LEVEL)
X_DEFINE_IRQ(SMI_LARB1_IRQ_BIT_ID,168,L,LEVEL)
X_DEFINE_IRQ(VDEC_IRQ_BIT_ID,169,L,LEVEL)
X_DEFINE_IRQ(VENC_IRQ_BIT_ID,170,L,LEVEL)
X_DEFINE_IRQ(CAM_IRQ_BIT0_ID,171,L,LEVEL)
X_DEFINE_IRQ(CAM_IRQ_BIT1_ID,172,L,LEVEL)
X_DEFINE_IRQ(CAM_IRQ_BIT2_ID,173,L,LEVEL)
X_DEFINE_IRQ(SENINF_IRQ_BIT_ID,174,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_16_IRQ_BIT_ID,175,L,LEVEL)
X_DEFINE_IRQ(MFG_IRQ_BIT0_ID,176,L,LEVEL)
X_DEFINE_IRQ(MFG_IRQ_BIT1_ID,177,L,LEVEL)
X_DEFINE_IRQ(MFG_IRQ_BIT2_ID,178,L,LEVEL)
X_DEFINE_IRQ(MFG_IRQ_BIT3_ID,179,L,LEVEL)
X_DEFINE_IRQ(MFG_IRQ_BIT4_ID,180,L,LEVEL)
X_DEFINE_IRQ(MFG_IRQ_BIT5_ID,181,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_17_IRQ_BIT_ID,182,L,LEVEL)
X_DEFINE_IRQ(AP_SW_LISR_18_IRQ_BIT_ID,183,L,LEVEL)
X_DEFINE_IRQ(MD_WDT_IRQ_BIT_ID,184,L,EDGE)
X_DEFINE_IRQ(BT_CVSD_IRQ_BIT_ID,185,L,LEVEL)
X_DEFINE_IRQ(CONN2AP_BTIF_WAKEUP_IRQ_BIT_ID,186,L,LEVEL)
X_DEFINE_IRQ(WF_HIF_IRQ_BIT_ID,187,L,LEVEL)
X_DEFINE_IRQ(CONN_WDT_IRQ_BIT_ID,188,L,EDGE)
X_DEFINE_IRQ(WDT_IRQ_BIT_ID,189,L,EDGE)
X_DEFINE_IRQ(SYS_CIRQ_EVENT_IRQ_BIT_ID,190,L,LEVEL)
#endif
