Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 13 15:20:38 2022
| Host         : PHYS-NC3124-D02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_PuBeTrigger5_timing_summary_routed.rpt -rpx top_PuBeTrigger5_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_PuBeTrigger5
| Device       : 7z030-fbg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: GT_REFCLK_0_clk_p (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.883        0.000                      0                53955        0.056        0.000                      0                53693        0.264        0.000                       0                 22609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                              ------------         ----------      --------------
ADC_1_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  testADCClk                                                                                                                                                                                       {0.000 4.000}        8.000           125.000         
ADC_1_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2                                                                                                                                                                                     {0.000 4.000}        8.000           125.000         
ADC_2_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_2_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_3_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_1                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_3_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_2                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_4_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_2                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_4_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_3                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                                                                                                                                                         {0.000 4.000}        8.000           125.000         
  clk_out2_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
  clkfbout_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
sCLK_125                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out5_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                                                                                                                                               {0.000 20.000}       40.000          25.000          
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 2.560}        5.120           195.313         
  clkfbout                                                                                                                                                                                         {0.000 2.560}        5.120           195.313         
  sync_clk_i                                                                                                                                                                                       {0.000 2.560}        5.120           195.313         
  user_clk_i                                                                                                                                                                                       {0.000 5.120}        10.240          97.656          
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                 {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK                                 {0.000 2.560}        5.120           195.313         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  testADCClk                                                                                                                                                                                             5.518        0.000                      0                  754        0.084        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_1_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2                                                                                                                                                                                           5.772        0.000                      0                  754        0.104        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1                                                                                                                                                                                         5.941        0.000                      0                  754        0.062        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_1                                                                                                                                                                                         5.829        0.000                      0                  754        0.081        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_1                                                                                                                                                                                       6.141        0.000                      0                  754        0.075        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_2                                                                                                                                                                                         5.907        0.000                      0                  754        0.065        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_2                                                                                                                                                                                       5.664        0.000                      0                  754        0.108        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_3                                                                                                                                                                                         5.853        0.000                      0                  754        0.108        0.000                      0                  754        3.232        0.000                       0                   313  
clk_fpga_0                                                                                                                                                                                               0.999        0.000                      0                24976        0.067        0.000                      0                24976        2.000        0.000                       0                  9404  
  clk_out2_main_clock                                                                                                                                                                                    0.883        0.000                      0                15268        0.059        0.000                      0                15268        3.358        0.000                       0                  7373  
  clkfbout_main_clock                                                                                                                                                                                                                                                                                                                                6.591        0.000                       0                     3  
sCLK_125                                                                                                                                                                                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out4_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                                                                38.929        0.000                       0                     2  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK        1.986        0.000                      0                 1357        0.056        0.000                      0                 1357        1.918        0.000                       0                   689  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.060        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                           4.049        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                             2.720        0.000                      0                  128        0.108        0.000                      0                  128        2.018        0.000                       0                    70  
  user_clk_i                                                                                                                                                                                             5.923        0.000                      0                 3262        0.058        0.000                      0                 3262        4.036        0.000                       0                  1713  
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                       1.921        0.000                      0                 1357        0.067        0.000                      0                 1357        1.918        0.000                       0                   689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_main_clock  clk_div_out2               2.160        0.000                      0                   12        1.345        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1             4.032        0.000                      0                   12        0.748        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_1             3.849        0.000                      0                   12        0.670        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_1           1.764        0.000                      0                   12        1.815        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_2             1.484        0.000                      0                   12        1.919        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_2           2.783        0.000                      0                   12        1.091        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_3             2.904        0.000                      0                   12        1.320        0.000                      0                    8  
testADCClk           clk_out2_main_clock        7.083        0.000                      0                    4                                                                        
clk_div_out2         clk_out2_main_clock        7.119        0.000                      0                    4                                                                        
ADC_DESER1_n_1       clk_out2_main_clock        7.247        0.000                      0                    4                                                                        
clk_div_out2_1       clk_out2_main_clock        7.261        0.000                      0                    4                                                                        
ADC_DESER1_n_1_1     clk_out2_main_clock        7.238        0.000                      0                    4                                                                        
clk_div_out2_2       clk_out2_main_clock        7.371        0.000                      0                    4                                                                        
ADC_DESER1_n_1_2     clk_out2_main_clock        7.351        0.000                      0                    4                                                                        
clk_div_out2_3       clk_out2_main_clock        7.335        0.000                      0                    4                                                                        
clk_fpga_0           clk_out2_main_clock       15.206        0.000                      0                  122                                                                        
user_clk_i           clk_out2_main_clock        9.294        0.000                      0                   40                                                                        
clk_out2_main_clock  user_clk_i                 7.218        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    ADC_DESER1_n_1       ADC_DESER1_n_1             6.954        0.000                      0                   23        0.338        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_1     ADC_DESER1_n_1_1           6.589        0.000                      0                   23        0.340        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_2     ADC_DESER1_n_1_2           7.061        0.000                      0                   23        0.289        0.000                      0                   23  
**async_default**    clk_div_out2         clk_div_out2               6.840        0.000                      0                   23        0.320        0.000                      0                   23  
**async_default**    clk_div_out2_1       clk_div_out2_1             6.741        0.000                      0                   23        0.327        0.000                      0                   23  
**async_default**    clk_div_out2_2       clk_div_out2_2             6.803        0.000                      0                   23        0.341        0.000                      0                   23  
**async_default**    clk_div_out2_3       clk_div_out2_3             7.004        0.000                      0                   23        0.339        0.000                      0                   23  
**async_default**    clk_fpga_0           clk_fpga_0                 5.588        0.000                      0                  193        0.436        0.000                      0                  193  
**async_default**    clk_out2_main_clock  clk_out2_main_clock        5.215        0.000                      0                  880        0.275        0.000                      0                  880  
**async_default**    testADCClk           testADCClk                 7.042        0.000                      0                   23        0.311        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y15    adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y12     adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        5.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.259ns (11.208%)  route 2.052ns (88.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.202    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X118Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y161       FDRE (Prop_fdre_C_Q)         0.259     3.461 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           2.052     5.513    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][0]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.223ns (9.879%)  route 2.034ns (90.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           2.034     5.462    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.259ns (11.908%)  route 1.916ns (88.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.202    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X118Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y161       FDRE (Prop_fdre_C_Q)         0.259     3.461 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.916     5.377    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][0]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.834    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    IDELAY_X1Y192        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077    11.030    adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.105%)  route 1.620ns (85.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.262     3.740    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y152       LUT2 (Prop_lut2_I1_O)        0.043     3.783 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.358     5.141    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y154       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.105%)  route 1.620ns (85.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.262     3.740    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y152       LUT2 (Prop_lut2_I1_O)        0.043     3.783 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.358     5.141    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y154       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.105%)  route 1.620ns (85.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.262     3.740    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y152       LUT2 (Prop_lut2_I1_O)        0.043     3.783 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.358     5.141    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y154       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.105%)  route 1.620ns (85.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.262     3.740    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y152       LUT2 (Prop_lut2_I1_O)        0.043     3.783 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.358     5.141    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y154       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.105%)  route 1.620ns (85.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.262     3.740    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y152       LUT2 (Prop_lut2_I1_O)        0.043     3.783 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.358     5.141    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y154       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.105%)  route 1.620ns (85.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.262     3.740    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y152       LUT2 (Prop_lut2_I1_O)        0.043     3.783 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.358     5.141    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y154       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y154       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.266ns (14.105%)  route 1.620ns (85.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.262     3.740    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y152       LUT2 (Prop_lut2_I1_O)        0.043     3.783 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.358     5.141    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y154       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y154       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y154       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  5.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/obitslip1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/bitsleep1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.335    adcs/adc_interface1/CLK
    SLICE_X119Y193       FDRE                                         r  adcs/adc_interface1/obitslip1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y193       FDRE (Prop_fdre_C_Q)         0.100     1.435 f  adcs/adc_interface1/obitslip1_reg[6]/Q
                         net (fo=1, routed)           0.054     1.489    adcs/adc_interface1/obitslip1[6]
    SLICE_X118Y193       LUT2 (Prop_lut2_I1_O)        0.028     1.517 r  adcs/adc_interface1/bitsleep1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.517    adcs/adc_interface1/bitsleep1[6]_i_1_n_0
    SLICE_X118Y193       FDRE                                         r  adcs/adc_interface1/bitsleep1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.583    adcs/adc_interface1/CLK
    SLICE_X118Y193       FDRE                                         r  adcs/adc_interface1/bitsleep1_reg[6]/C
                         clock pessimism             -0.237     1.346    
    SLICE_X118Y193       FDRE (Hold_fdre_C_D)         0.087     1.433    adcs/adc_interface1/bitsleep1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/obitslip1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/bitsleep1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.333    adcs/adc_interface1/CLK
    SLICE_X116Y161       FDRE                                         r  adcs/adc_interface1/obitslip1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y161       FDRE (Prop_fdre_C_Q)         0.100     1.433 f  adcs/adc_interface1/obitslip1_reg[3]/Q
                         net (fo=1, routed)           0.052     1.485    adcs/adc_interface1/obitslip1[3]
    SLICE_X117Y161       LUT2 (Prop_lut2_I1_O)        0.028     1.513 r  adcs/adc_interface1/bitsleep1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.513    adcs/adc_interface1/bitsleep1[3]_i_1_n_0
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/bitsleep1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.581    adcs/adc_interface1/CLK
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/bitsleep1_reg[3]/C
                         clock pessimism             -0.237     1.344    
    SLICE_X117Y161       FDRE (Hold_fdre_C_D)         0.061     1.405    adcs/adc_interface1/bitsleep1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.249     1.365    
    SLICE_X107Y151       FDPE (Hold_fdpe_C_D)         0.047     1.412    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X107Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDRE (Prop_fdre_C_Q)         0.100     1.465 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X107Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X107Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.249     1.365    
    SLICE_X107Y150       FDRE (Hold_fdre_C_D)         0.047     1.412    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.333    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y161       FDRE (Prop_fdre_C_Q)         0.100     1.433 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.488    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.581    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.333    
    SLICE_X117Y161       FDRE (Hold_fdre_C_D)         0.047     1.380    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.333    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y162       FDRE (Prop_fdre_C_Q)         0.100     1.433 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.488    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X115Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.579    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.333    
    SLICE_X115Y162       FDRE (Hold_fdre_C_D)         0.047     1.380    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.333    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y161       FDRE (Prop_fdre_C_Q)         0.100     1.433 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.488    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.581    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.333    
    SLICE_X119Y161       FDRE (Hold_fdre_C_D)         0.047     1.380    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.330    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y183       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y183       FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.485    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y183       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.576    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y183       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.330    
    SLICE_X119Y183       FDRE (Hold_fdre_C_D)         0.047     1.377    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.334    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.489    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.334    
    SLICE_X119Y159       FDRE (Hold_fdre_C_D)         0.047     1.381    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.331    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y164       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y164       FDRE (Prop_fdre_C_Q)         0.100     1.431 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.486    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y164       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.578    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y164       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.331    
    SLICE_X119Y164       FDRE (Hold_fdre_C_D)         0.047     1.378    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         testADCClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y160   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y162   adcs/adc_interface1/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y198   adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y192   adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y186   adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y184   adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_B_P
  To Clock:  ADC_1_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y12    adcs/adc_interface1/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y13     adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        5.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.266ns (14.916%)  route 1.517ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.073     5.056    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X118Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.829    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.266ns (14.916%)  route 1.517ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.073     5.056    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X118Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.829    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.266ns (14.916%)  route 1.517ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.073     5.056    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X118Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.829    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.266ns (14.916%)  route 1.517ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.073     5.056    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X118Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.829    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.266ns (14.916%)  route 1.517ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.073     5.056    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X118Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.829    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.266ns (14.916%)  route 1.517ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.073     5.056    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X118Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.829    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.266ns (14.916%)  route 1.517ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.073     5.056    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X118Y155       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y155       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X118Y155       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.829    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.266ns (14.916%)  route 1.517ns (85.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.073     5.056    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X118Y155       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y155       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X118Y155       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.829    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.266ns (15.637%)  route 1.435ns (84.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.990     4.974    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WE
    SLICE_X118Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X118Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y156       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.266ns (15.637%)  route 1.435ns (84.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.941    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X111Y155       LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.990     4.974    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WE
    SLICE_X118Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X118Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y156       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  5.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[5].ADC_B_7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.111%)  route 0.149ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.351    adcs/adc_interface1/clk_div_out2
    SLICE_X115Y165       FDRE                                         r  adcs/adc_interface1/ADDESR[5].ADC_B_7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y165       FDRE (Prop_fdre_C_Q)         0.100     1.451 r  adcs/adc_interface1/ADDESR[5].ADC_B_7_reg[5]/Q
                         net (fo=1, routed)           0.149     1.600    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIC0
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism             -0.233     1.367    
    SLICE_X114Y161       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.496    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y154       FDRE (Prop_fdre_C_Q)         0.100     1.455 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.510    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.247     1.355    
    SLICE_X113Y154       FDRE (Hold_fdre_C_D)         0.049     1.404    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y152       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDRE (Prop_fdre_C_Q)         0.100     1.484 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.539    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X109Y152       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.633    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y152       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.249     1.384    
    SLICE_X109Y152       FDRE (Hold_fdre_C_D)         0.047     1.431    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.347    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y168       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y168       FDRE (Prop_fdre_C_Q)         0.100     1.447 r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.502    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y168       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.593    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y168       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.347    
    SLICE_X117Y168       FDRE (Hold_fdre_C_D)         0.047     1.394    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.352    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y160       FDRE (Prop_fdre_C_Q)         0.100     1.452 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.507    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.352    
    SLICE_X119Y160       FDRE (Hold_fdre_C_D)         0.047     1.399    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.352    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y160       FDRE (Prop_fdre_C_Q)         0.100     1.452 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.507    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.352    
    SLICE_X119Y160       FDRE (Hold_fdre_C_D)         0.047     1.399    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.352    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y160       FDRE (Prop_fdre_C_Q)         0.100     1.452 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.507    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.352    
    SLICE_X117Y160       FDRE (Hold_fdre_C_D)         0.047     1.399    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y154       FDRE (Prop_fdre_C_Q)         0.100     1.455 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.510    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.247     1.355    
    SLICE_X113Y154       FDRE (Hold_fdre_C_D)         0.047     1.402    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y154       FDRE (Prop_fdre_C_Q)         0.100     1.455 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.510    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.247     1.355    
    SLICE_X113Y154       FDRE (Hold_fdre_C_D)         0.047     1.402    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X113Y188       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y188       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.508    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X113Y188       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X113Y188       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.353    
    SLICE_X113Y188       FDRE (Hold_fdre_C_D)         0.047     1.400    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y190   adcs/adc_interface1/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y188   adcs/adc_interface1/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y196   adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y194   adcs/adc_interface1/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y182   adcs/adc_interface1/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y180   adcs/adc_interface1/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y155  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y155  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_A_P
  To Clock:  ADC_2_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y11    adcs/adc_interface2/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y8      adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        5.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.223ns (11.781%)  route 1.670ns (88.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.210    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y116       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y116       FDRE (Prop_fdre_C_Q)         0.223     3.433 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.670     5.103    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.121    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.044    adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.223ns (11.855%)  route 1.658ns (88.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.211    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y115       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y115       FDRE (Prop_fdre_C_Q)         0.223     3.434 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.658     5.092    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.121    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.044    adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.223ns (13.429%)  route 1.438ns (86.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.210    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y116       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y116       FDRE (Prop_fdre_C_Q)         0.223     3.433 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.438     4.871    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y138        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y138        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.117    
    IDELAY_X1Y138        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.040    adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.040    
                         arrival time                          -4.871    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.223ns (13.525%)  route 1.426ns (86.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.211    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y115       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y115       FDRE (Prop_fdre_C_Q)         0.223     3.434 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.426     4.860    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X1Y138        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y138        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.117    
    IDELAY_X1Y138        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.040    adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.040    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.223ns (13.785%)  route 1.395ns (86.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.211    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y115       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y115       FDRE (Prop_fdre_C_Q)         0.223     3.434 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.395     4.829    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.121    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    11.044    adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.223ns (13.305%)  route 1.453ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.223     3.427 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.453     4.880    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.117    
    SLICE_X118Y118       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.109    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.223ns (13.305%)  route 1.453ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.223     3.427 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.453     4.880    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.117    
    SLICE_X118Y118       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.109    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.223ns (13.305%)  route 1.453ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.223     3.427 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.453     4.880    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.117    
    SLICE_X118Y118       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.109    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.223ns (13.305%)  route 1.453ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.223     3.427 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.453     4.880    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.117    
    SLICE_X118Y118       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.109    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.223ns (13.305%)  route 1.453ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.223     3.427 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.453     4.880    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.308    11.152    
                         clock uncertainty           -0.035    11.117    
    SLICE_X118Y118       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.109    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  6.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_B_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.342    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X115Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_B_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.100     1.442 r  adcs/adc_interface2/ADDESR[3].ADC_B_2_reg[3]/Q
                         net (fo=1, routed)           0.101     1.544    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.233     1.352    
    SLICE_X114Y120       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.481    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y118       FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/Q
                         net (fo=1, routed)           0.107     1.548    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.587    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.235     1.352    
    SLICE_X118Y118       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.483    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[2].ADC_A_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X115Y119       FDRE                                         r  adcs/adc_interface2/ADDESR[2].ADC_A_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface2/ADDESR[2].ADC_A_0_reg[2]/Q
                         net (fo=1, routed)           0.096     1.537    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X114Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     1.352    
    SLICE_X114Y119       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.458    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_B_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.147%)  route 0.149ns (59.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X116Y116       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_B_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y116       FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface2/ADDESR[3].ADC_B_0_reg[3]/Q
                         net (fo=1, routed)           0.149     1.592    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIA0
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.587    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.210     1.377    
    SLICE_X114Y118       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.508    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[7].ADC_A_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.530%)  route 0.153ns (60.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X116Y116       FDRE                                         r  adcs/adc_interface2/ADDESR[7].ADC_A_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y116       FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface2/ADDESR[7].ADC_A_2_reg[7]/Q
                         net (fo=1, routed)           0.153     1.596    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIC0
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.587    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.210     1.377    
    SLICE_X114Y118       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.506    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[7].ADC_B_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.845%)  route 0.139ns (58.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X116Y116       FDRE                                         r  adcs/adc_interface2/ADDESR[7].ADC_B_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y116       FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface2/ADDESR[7].ADC_B_0_reg[7]/Q
                         net (fo=1, routed)           0.139     1.582    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.587    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.234     1.353    
    SLICE_X118Y118       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.485    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[1].ADC_A_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.870%)  route 0.145ns (59.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y116       FDRE                                         r  adcs/adc_interface2/ADDESR[1].ADC_A_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y116       FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface2/ADDESR[1].ADC_A_2_reg[1]/Q
                         net (fo=1, routed)           0.145     1.588    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIC0
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.234     1.352    
    SLICE_X118Y119       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.481    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.091ns (28.100%)  route 0.233ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.091     1.430 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.233     1.663    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y121       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.556    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.091ns (28.100%)  route 0.233ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.091     1.430 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.233     1.663    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y121       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.556    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.091ns (28.100%)  route 0.233ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.091     1.430 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.233     1.663    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y121       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.556    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y112   adcs/adc_interface2/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y114   adcs/adc_interface2/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y146   adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y138   adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y130   adcs/adc_interface2/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y136   adcs/adc_interface2/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_B_P
  To Clock:  ADC_2_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y8     adcs/adc_interface2/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y9      adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.057%)  route 1.468ns (82.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.023     5.001    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.057%)  route 1.468ns (82.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.023     5.001    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.057%)  route 1.468ns (82.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.023     5.001    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.057%)  route 1.468ns (82.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.023     5.001    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.057%)  route 1.468ns (82.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.023     5.001    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.057%)  route 1.468ns (82.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.023     5.001    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.057%)  route 1.468ns (82.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.023     5.001    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.057%)  route 1.468ns (82.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.023     5.001    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.302ns (17.010%)  route 1.473ns (82.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.028     5.005    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.340    11.202    
                         clock uncertainty           -0.035    11.167    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.864    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         10.864    
                         arrival time                          -5.005    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.302ns (17.010%)  route 1.473ns (82.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDPE (Prop_fdpe_C_Q)         0.259     3.489 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.934    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y132       LUT2 (Prop_lut2_I1_O)        0.043     3.977 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.028     5.005    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.340    11.202    
                         clock uncertainty           -0.035    11.167    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.864    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.864    
                         arrival time                          -5.005    
  -------------------------------------------------------------------
                         slack                                  5.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[2].ADC_A_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.357    adcs/adc_interface2/clk_div_out2
    SLICE_X119Y123       FDRE                                         r  adcs/adc_interface2/ADDESR[2].ADC_A_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y123       FDRE (Prop_fdre_C_Q)         0.100     1.457 r  adcs/adc_interface2/ADDESR[2].ADC_A_1_reg[2]/Q
                         net (fo=1, routed)           0.097     1.554    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.601    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     1.367    
    SLICE_X118Y124       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.473    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_A_7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (37.968%)  route 0.163ns (62.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.363    adcs/adc_interface2/clk_div_out2
    SLICE_X117Y132       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_A_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y132       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface2/ADDESR[3].ADC_A_7_reg[3]/Q
                         net (fo=1, routed)           0.163     1.626    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIC0
    SLICE_X114Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.605    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X114Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/CLK
                         clock pessimism             -0.210     1.395    
    SLICE_X114Y128       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.524    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[6].ADC_A_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.357    adcs/adc_interface2/clk_div_out2
    SLICE_X119Y123       FDRE                                         r  adcs/adc_interface2/ADDESR[6].ADC_A_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y123       FDRE (Prop_fdre_C_Q)         0.091     1.448 r  adcs/adc_interface2/ADDESR[6].ADC_A_1_reg[6]/Q
                         net (fo=1, routed)           0.094     1.542    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.601    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     1.367    
    SLICE_X118Y124       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.437    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y111       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y111       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y112       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y112       FDRE (Prop_fdre_C_Q)         0.100     1.466 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.521    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y112       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y112       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.366    
    SLICE_X119Y112       FDRE (Hold_fdre_C_D)         0.047     1.413    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y110       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y110       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y139       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y139       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y139       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y139       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y139       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.363    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y131       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y131       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.518    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X115Y131       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y131       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.245     1.363    
    SLICE_X115Y131       FDRE (Hold_fdre_C_D)         0.047     1.410    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.394    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y136       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y136       FDRE (Prop_fdre_C_Q)         0.100     1.494 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.549    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X109Y136       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.642    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y136       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.394    
    SLICE_X109Y136       FDRE (Hold_fdre_C_D)         0.047     1.441    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.370    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y149       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y149       FDRE (Prop_fdre_C_Q)         0.100     1.470 r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.525    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y149       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.618    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y149       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.370    
    SLICE_X119Y149       FDRE (Hold_fdre_C_D)         0.047     1.417    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y108   adcs/adc_interface2/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y110   adcs/adc_interface2/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y140   adcs/adc_interface2/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y148   adcs/adc_interface2/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y132   adcs/adc_interface2/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y142   adcs/adc_interface2/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y128  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y124  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_A_P
  To Clock:  ADC_3_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y4    adcs/adc_interface3/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y4     adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.266ns (17.734%)  route 1.234ns (82.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y86        FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.455     3.878    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y85        LUT2 (Prop_lut2_I1_O)        0.043     3.921 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.779     4.700    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.343    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X114Y86        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.841    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.266ns (17.734%)  route 1.234ns (82.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y86        FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.455     3.878    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y85        LUT2 (Prop_lut2_I1_O)        0.043     3.921 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.779     4.700    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.343    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X114Y86        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.841    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.266ns (17.734%)  route 1.234ns (82.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y86        FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.455     3.878    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y85        LUT2 (Prop_lut2_I1_O)        0.043     3.921 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.779     4.700    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.343    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X114Y86        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.841    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.266ns (17.734%)  route 1.234ns (82.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y86        FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.455     3.878    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y85        LUT2 (Prop_lut2_I1_O)        0.043     3.921 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.779     4.700    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.343    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X114Y86        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.841    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.266ns (17.734%)  route 1.234ns (82.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y86        FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.455     3.878    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y85        LUT2 (Prop_lut2_I1_O)        0.043     3.921 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.779     4.700    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.343    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X114Y86        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.841    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.266ns (17.734%)  route 1.234ns (82.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y86        FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.455     3.878    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y85        LUT2 (Prop_lut2_I1_O)        0.043     3.921 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.779     4.700    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.343    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X114Y86        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.841    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.266ns (17.734%)  route 1.234ns (82.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y86        FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.455     3.878    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y85        LUT2 (Prop_lut2_I1_O)        0.043     3.921 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.779     4.700    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y86        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.343    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X114Y86        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.841    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.266ns (17.734%)  route 1.234ns (82.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y86        FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.455     3.878    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y85        LUT2 (Prop_lut2_I1_O)        0.043     3.921 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.779     4.700    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X114Y86        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.343    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X114Y86        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.841    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.223ns (13.619%)  route 1.414ns (86.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.203    adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y91        FDRE                                         r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y91        FDRE (Prop_fdre_C_Q)         0.223     3.426 r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.414     4.841    adcs/adc_interface3/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y64         IDELAYE2                                     r  adcs/adc_interface3/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.829    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y64         IDELAYE2                                     r  adcs/adc_interface3/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.308    11.137    
                         clock uncertainty           -0.035    11.102    
    IDELAY_X1Y64         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.025    adcs/adc_interface3/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.223ns (13.177%)  route 1.469ns (86.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.196    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y83        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y83        FDCE (Prop_fdce_C_Q)         0.223     3.419 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.469     4.889    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.340    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X114Y85        RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.132    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         11.132    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  6.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[0].ADC_A_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X115Y87        FDRE                                         r  adcs/adc_interface3/ADDESR[0].ADC_A_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y87        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/ADDESR[0].ADC_A_0_reg[0]/Q
                         net (fo=1, routed)           0.095     1.527    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.233     1.344    
    SLICE_X114Y86        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.452    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[3].ADC_A_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.893%)  route 0.157ns (61.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X117Y85        FDRE                                         r  adcs/adc_interface3/ADDESR[3].ADC_A_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y85        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface3/ADDESR[3].ADC_A_4_reg[3]/Q
                         net (fo=1, routed)           0.157     1.588    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA0
    SLICE_X114Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.576    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.210     1.366    
    SLICE_X114Y84        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.497    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_A_4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.030%)  route 0.138ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.331    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X115Y85        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_A_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y85        FDRE (Prop_fdre_C_Q)         0.100     1.431 r  adcs/adc_interface3/ADDESR[1].ADC_A_4_reg[1]/Q
                         net (fo=1, routed)           0.138     1.569    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB0
    SLICE_X114Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.576    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.233     1.343    
    SLICE_X114Y84        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.475    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[5].ADC_B_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X115Y87        FDRE                                         r  adcs/adc_interface3/ADDESR[5].ADC_B_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y87        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/ADDESR[5].ADC_B_2_reg[5]/Q
                         net (fo=1, routed)           0.144     1.576    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB0
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.233     1.344    
    SLICE_X114Y85        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.476    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[5].ADC_A_4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.824%)  route 0.164ns (62.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y85        FDRE                                         r  adcs/adc_interface3/ADDESR[5].ADC_A_4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y85        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface3/ADDESR[5].ADC_A_4_reg[5]/Q
                         net (fo=1, routed)           0.164     1.595    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIC0
    SLICE_X114Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X114Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
                         clock pessimism             -0.210     1.364    
    SLICE_X114Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.493    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[6].ADC_B_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.775%)  route 0.145ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y84        FDRE                                         r  adcs/adc_interface3/ADDESR[6].ADC_B_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y84        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface3/ADDESR[6].ADC_B_4_reg[6]/Q
                         net (fo=1, routed)           0.145     1.576    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIC1
    SLICE_X114Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.576    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism             -0.210     1.366    
    SLICE_X114Y84        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.472    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[0].ADC_B_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.775%)  route 0.145ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.329    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y83        FDRE                                         r  adcs/adc_interface3/ADDESR[0].ADC_B_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y83        FDRE (Prop_fdre_C_Q)         0.100     1.429 r  adcs/adc_interface3/ADDESR[0].ADC_B_4_reg[0]/Q
                         net (fo=1, routed)           0.145     1.575    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIC1
    SLICE_X114Y83        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.575    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y83        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK
                         clock pessimism             -0.210     1.365    
    SLICE_X114Y83        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.471    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_A_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.449%)  route 0.147ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X115Y87        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_A_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y87        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/ADDESR[1].ADC_A_0_reg[1]/Q
                         net (fo=1, routed)           0.147     1.580    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.233     1.344    
    SLICE_X114Y86        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.475    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y76        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y76        FDRE (Prop_fdre_C_Q)         0.100     1.422 r  adcs/adc_interface3/ADDESR[1].ADC_B_6_reg[1]/Q
                         net (fo=1, routed)           0.148     1.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/DIB0
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism             -0.234     1.333    
    SLICE_X118Y76        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.465    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.357    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.100     1.457 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.512    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X111Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.247     1.357    
    SLICE_X111Y83        FDPE (Hold_fdpe_C_D)         0.047     1.404    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y96   adcs/adc_interface3/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y90   adcs/adc_interface3/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y86   adcs/adc_interface3/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y84   adcs/adc_interface3/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y64   adcs/adc_interface3/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y66   adcs/adc_interface3/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y82  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y82  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y81  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_B_P
  To Clock:  ADC_3_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y7    adcs/adc_interface3/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y5     adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        5.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.327ns (15.665%)  route 1.761ns (84.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.761     5.163    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[3]
    SLICE_X111Y71        LUT2 (Prop_lut2_I1_O)        0.123     5.286 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     5.286    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[2]
    SLICE_X111Y71        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.558    10.887    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y71        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.159    
    SLICE_X111Y71        FDRE (Setup_fdre_C_D)        0.034    11.193    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.204ns (11.244%)  route 1.610ns (88.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.610     5.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD3
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X114Y73        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.163    10.948    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.204ns (11.244%)  route 1.610ns (88.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.610     5.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD3
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X114Y73        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.163    10.948    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.204ns (11.244%)  route 1.610ns (88.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.610     5.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD3
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X114Y73        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.163    10.948    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.204ns (11.244%)  route 1.610ns (88.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.610     5.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD3
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X114Y73        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.163    10.948    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.204ns (11.244%)  route 1.610ns (88.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.610     5.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD3
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X114Y73        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.163    10.948    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.204ns (11.244%)  route 1.610ns (88.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.610     5.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD3
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X114Y73        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.163    10.948    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.204ns (11.244%)  route 1.610ns (88.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.610     5.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD3
    SLICE_X114Y73        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y73        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X114Y73        RAMS32 (Setup_rams32_CLK_ADR3)
                                                     -0.163    10.948    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.204ns (11.244%)  route 1.610ns (88.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.610     5.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD3
    SLICE_X114Y73        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y73        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X114Y73        RAMS32 (Setup_rams32_CLK_ADR3)
                                                     -0.163    10.948    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.204ns (11.277%)  route 1.605ns (88.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 10.886 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.199    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.204     3.403 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.605     5.007    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[3]
    SLICE_X111Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.557    10.886    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism              0.308    11.194    
                         clock uncertainty           -0.035    11.158    
    SLICE_X111Y72        FDRE (Setup_fdre_C_D)       -0.102    11.056    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  6.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y77        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.100     1.436 r  adcs/adc_interface3/ADDESR[1].ADC_B_3_reg[1]/Q
                         net (fo=1, routed)           0.107     1.543    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA0
    SLICE_X118Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.235     1.347    
    SLICE_X118Y77        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.478    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[5].ADC_B_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.244%)  route 0.142ns (58.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/clk_div_out2
    SLICE_X116Y79        FDRE                                         r  adcs/adc_interface3/ADDESR[5].ADC_B_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y79        FDRE (Prop_fdre_C_Q)         0.100     1.438 r  adcs/adc_interface3/ADDESR[5].ADC_B_3_reg[5]/Q
                         net (fo=1, routed)           0.142     1.580    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB0
    SLICE_X114Y78        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y78        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.210     1.373    
    SLICE_X114Y78        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.505    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y77        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.091     1.427 r  adcs/adc_interface3/ADDESR[7].ADC_A_5_reg[7]/Q
                         net (fo=1, routed)           0.095     1.522    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIB0
    SLICE_X118Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.235     1.347    
    SLICE_X118Y77        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.443    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.634%)  route 0.146ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.339    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y69        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y69        FDRE (Prop_fdre_C_Q)         0.100     1.439 r  adcs/adc_interface3/ADDESR[7].ADC_A_7_reg[7]/Q
                         net (fo=1, routed)           0.146     1.585    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIA0
    SLICE_X114Y71        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X114Y71        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/CLK
                         clock pessimism             -0.210     1.373    
    SLICE_X114Y71        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.504    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_A_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.349%)  route 0.148ns (59.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.337    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y78        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_A_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y78        FDRE (Prop_fdre_C_Q)         0.100     1.437 r  adcs/adc_interface3/ADDESR[1].ADC_A_5_reg[1]/Q
                         net (fo=1, routed)           0.148     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB0
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.580    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.210     1.370    
    SLICE_X114Y76        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.502    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.613%)  route 0.152ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.341    adcs/adc_interface3/clk_div_out2
    SLICE_X116Y67        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y67        FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface3/ADDESR[7].ADC_A_1_reg[7]/Q
                         net (fo=1, routed)           0.152     1.593    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X114Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y70        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.210     1.374    
    SLICE_X114Y70        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.505    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[4].ADC_B_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.775%)  route 0.145ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/clk_div_out2
    SLICE_X116Y79        FDRE                                         r  adcs/adc_interface3/ADDESR[4].ADC_B_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y79        FDRE (Prop_fdre_C_Q)         0.100     1.438 r  adcs/adc_interface3/ADDESR[4].ADC_B_3_reg[4]/Q
                         net (fo=1, routed)           0.145     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB1
    SLICE_X114Y78        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y78        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.210     1.373    
    SLICE_X114Y78        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.488    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.193%)  route 0.143ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/clk_div_out2
    SLICE_X118Y72        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y72        FDRE (Prop_fdre_C_Q)         0.118     1.454 r  adcs/adc_interface3/ADDESR[1].ADC_B_5_reg[1]/Q
                         net (fo=1, routed)           0.143     1.597    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIC0
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/CLK
                         clock pessimism             -0.210     1.372    
    SLICE_X114Y72        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.501    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.306%)  route 0.161ns (61.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y68        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_fdre_C_Q)         0.100     1.440 r  adcs/adc_interface3/ADDESR[1].ADC_B_7_reg[1]/Q
                         net (fo=1, routed)           0.161     1.601    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/DIB0
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.580    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism             -0.210     1.370    
    SLICE_X114Y73        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.502    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.091ns (30.293%)  route 0.209ns (69.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.335    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.091     1.426 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.209     1.635    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.580    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.233     1.347    
    SLICE_X114Y76        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.536    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y94   adcs/adc_interface3/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y80   adcs/adc_interface3/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y82   adcs/adc_interface3/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y68   adcs/adc_interface3/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y62   adcs/adc_interface3/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y58   adcs/adc_interface3/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_A_P
  To Clock:  ADC_4_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y0    adcs/adc_interface4/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y0     adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        5.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.259ns (12.005%)  route 1.898ns (87.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X2Y47          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.898     5.267    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][3]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.223ns (10.354%)  route 1.931ns (89.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y47          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.223     3.333 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.931     5.263    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.223ns (11.068%)  route 1.792ns (88.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y47          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.223     3.333 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.792     5.125    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X0Y14         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.758    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y14         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/C
                         clock pessimism              0.283    11.041    
                         clock uncertainty           -0.035    11.005    
    IDELAY_X0Y14         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    10.928    adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.259ns (14.069%)  route 1.582ns (85.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X2Y47          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.582     4.951    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][3]
    IDELAY_X0Y14         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.758    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y14         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/C
                         clock pessimism              0.283    11.041    
                         clock uncertainty           -0.035    11.005    
    IDELAY_X0Y14         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    10.928    adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.223ns (12.288%)  route 1.592ns (87.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.223     3.333 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.592     4.925    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.259ns (13.737%)  route 1.626ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 10.873 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.259     3.428 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.626     5.054    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.627    10.873    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.283    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X32Y49         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.112    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.259ns (13.737%)  route 1.626ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 10.873 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.259     3.428 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.626     5.054    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.627    10.873    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.283    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X32Y49         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.112    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.259ns (13.737%)  route 1.626ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 10.873 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.259     3.428 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.626     5.054    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.627    10.873    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.283    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X32Y49         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.112    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.259ns (13.737%)  route 1.626ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 10.873 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.259     3.428 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.626     5.054    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.627    10.873    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.283    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X32Y49         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.112    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.259ns (13.737%)  route 1.626ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 10.873 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.259     3.428 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.626     5.054    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.627    10.873    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.283    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X32Y49         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.112    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  6.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y47          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.536    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y47          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y47          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.381    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.047     1.428    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.376    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.100     1.476 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.531    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.615    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.239     1.376    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.047     1.423    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.536    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.381    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.047     1.428    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.376    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.100     1.476 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.531    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.615    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.239     1.376    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.047     1.423    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.380    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.100     1.480 r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.535    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.620    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.380    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.047     1.427    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.380    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.100     1.480 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.535    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.620    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.380    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.047     1.427    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.380    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.100     1.480 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.535    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.620    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.380    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.047     1.427    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.417    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.100     1.517 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.060     1.577    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.242     1.417    
    SLICE_X28Y47         FDPE (Hold_fdpe_C_D)         0.047     1.464    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.417    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X28Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.100     1.517 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.060     1.577    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X28Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X28Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.242     1.417    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.047     1.464    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.100     1.516 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.060     1.576    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.658    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.242     1.416    
    SLICE_X28Y46         FDPE (Hold_fdpe_C_D)         0.047     1.463    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y46  adcs/adc_interface4/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y36  adcs/adc_interface4/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y8   adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y14  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X32Y44  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_B_P
  To Clock:  ADC_4_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y3    adcs/adc_interface4/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y1     adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y18  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y18  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y16  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y16  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        5.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.257%)  route 1.448ns (82.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDPE (Prop_fdpe_C_Q)         0.259     3.456 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.406     3.863    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.906 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.042     4.947    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X26Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.800    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.257%)  route 1.448ns (82.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDPE (Prop_fdpe_C_Q)         0.259     3.456 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.406     3.863    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.906 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.042     4.947    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X26Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.800    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.257%)  route 1.448ns (82.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDPE (Prop_fdpe_C_Q)         0.259     3.456 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.406     3.863    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.906 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.042     4.947    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X26Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.800    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.257%)  route 1.448ns (82.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDPE (Prop_fdpe_C_Q)         0.259     3.456 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.406     3.863    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.906 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.042     4.947    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X26Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.800    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.257%)  route 1.448ns (82.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDPE (Prop_fdpe_C_Q)         0.259     3.456 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.406     3.863    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.906 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.042     4.947    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X26Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.800    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.257%)  route 1.448ns (82.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDPE (Prop_fdpe_C_Q)         0.259     3.456 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.406     3.863    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.906 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.042     4.947    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y49         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X26Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.800    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.257%)  route 1.448ns (82.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDPE (Prop_fdpe_C_Q)         0.259     3.456 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.406     3.863    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.906 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.042     4.947    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X26Y49         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y49         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X26Y49         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.800    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.302ns (17.257%)  route 1.448ns (82.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDPE (Prop_fdpe_C_Q)         0.259     3.456 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.406     3.863    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.906 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.042     4.947    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X26Y49         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y49         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X26Y49         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.800    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.259ns (13.276%)  route 1.692ns (86.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.139    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X2Y45          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.259     3.398 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.692     5.090    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    IDELAY_X0Y10         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    10.960    adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.259ns (13.734%)  route 1.627ns (86.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.139    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X2Y45          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.259     3.398 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.627     5.025    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
                         clock pessimism              0.283    11.068    
                         clock uncertainty           -0.035    11.033    
    IDELAY_X0Y16         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    10.956    adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  5.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.409    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X5Y41          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100     1.509 r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.564    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X5Y41          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.648    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X5Y41          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.239     1.409    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.047     1.456    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.408    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.100     1.508 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.563    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.648    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.408    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     1.455    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.408    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.100     1.508 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.563    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.648    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.408    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     1.455    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.399    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y21          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     1.499 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.554    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y21          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.637    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y21          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.238     1.399    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.047     1.446    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.443    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDPE (Prop_fdpe_C_Q)         0.100     1.543 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.598    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X23Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.348     1.684    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.241     1.443    
    SLICE_X23Y46         FDPE (Hold_fdpe_C_D)         0.047     1.490    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.446    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.100     1.546 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.057     1.603    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X24Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.687    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.241     1.446    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.047     1.493    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.445    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.100     1.545 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.060     1.605    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X24Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.686    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.241     1.445    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.047     1.492    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.445    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y44         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.100     1.545 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.060     1.605    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X24Y44         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.686    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y44         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.241     1.445    
    SLICE_X24Y44         FDRE (Hold_fdre_C_D)         0.047     1.492    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.445    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y43         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.100     1.545 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.060     1.605    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X24Y43         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.686    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y43         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.241     1.445    
    SLICE_X24Y43         FDRE (Hold_fdre_C_D)         0.047     1.492    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.446    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X24Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.100     1.546 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.060     1.606    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X24Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.687    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X24Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.241     1.446    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.047     1.493    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y18  adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y16  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X26Y49  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X26Y49  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y45  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 1.127ns (16.863%)  route 5.556ns (83.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 9.951 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=154, routed)         5.556     8.890    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X68Y146        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.080     9.951    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y146        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                         clock pessimism              0.071    10.022    
                         clock uncertainty           -0.125     9.897    
    SLICE_X68Y146        FDRE (Setup_fdre_C_D)       -0.008     9.889    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.127ns (17.294%)  route 5.390ns (82.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 9.951 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=154, routed)         5.390     8.723    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X69Y144        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.080     9.951    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y144        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
                         clock pessimism              0.071    10.022    
                         clock uncertainty           -0.125     9.897    
    SLICE_X69Y144        FDRE (Setup_fdre_C_D)       -0.010     9.887    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[9]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg53_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.127ns (17.032%)  route 5.490ns (82.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 10.066 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=158, routed)         5.490     8.823    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X69Y174        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg53_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.195    10.066    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y174        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg53_reg[5]/C
                         clock pessimism              0.071    10.137    
                         clock uncertainty           -0.125    10.012    
    SLICE_X69Y174        FDRE (Setup_fdre_C_D)       -0.019     9.993    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg53_reg[5]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg9_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.127ns (17.343%)  route 5.371ns (82.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 9.952 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=154, routed)         5.371     8.704    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X71Y144        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg9_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.081     9.952    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y144        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
                         clock pessimism              0.071    10.023    
                         clock uncertainty           -0.125     9.898    
    SLICE_X71Y144        FDRE (Setup_fdre_C_D)       -0.019     9.879    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg9_reg[9]
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg22_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.127ns (17.249%)  route 5.407ns (82.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 10.062 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=158, routed)         5.407     8.740    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X57Y170        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg22_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.191    10.062    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y170        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg22_reg[5]/C
                         clock pessimism              0.071    10.133    
                         clock uncertainty           -0.125    10.008    
    SLICE_X57Y170        FDRE (Setup_fdre_C_D)       -0.031     9.977    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg22_reg[5]
  -------------------------------------------------------------------
                         required time                          9.977    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg8_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 1.127ns (17.577%)  route 5.285ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 9.952 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=154, routed)         5.285     8.618    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X71Y145        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg8_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.081     9.952    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y145        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg8_reg[9]/C
                         clock pessimism              0.071    10.023    
                         clock uncertainty           -0.125     9.898    
    SLICE_X71Y145        FDRE (Setup_fdre_C_D)       -0.019     9.879    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg8_reg[9]
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.127ns (17.592%)  route 5.279ns (82.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 9.950 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=154, routed)         5.279     8.612    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X68Y143        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.079     9.950    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y143        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[9]/C
                         clock pessimism              0.071    10.021    
                         clock uncertainty           -0.125     9.896    
    SLICE_X68Y143        FDRE (Setup_fdre_C_D)       -0.019     9.877    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[9]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg16_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.127ns (17.338%)  route 5.373ns (82.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 10.063 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=158, routed)         5.373     8.706    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X57Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg16_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.192    10.063    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg16_reg[5]/C
                         clock pessimism              0.071    10.134    
                         clock uncertainty           -0.125    10.009    
    SLICE_X57Y169        FDRE (Setup_fdre_C_D)       -0.031     9.978    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg16_reg[5]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg23_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.127ns (17.321%)  route 5.379ns (82.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 10.068 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=158, routed)         5.379     8.712    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X58Y168        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg23_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.197    10.068    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y168        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg23_reg[5]/C
                         clock pessimism              0.071    10.139    
                         clock uncertainty           -0.125    10.014    
    SLICE_X58Y168        FDRE (Setup_fdre_C_D)       -0.010    10.004    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg23_reg[5]
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 1.127ns (17.604%)  route 5.275ns (82.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 9.952 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=154, routed)         5.275     8.608    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X70Y145        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.081     9.952    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y145        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                         clock pessimism              0.071    10.023    
                         clock uncertainty           -0.125     9.898    
    SLICE_X70Y145        FDRE (Setup_fdre_C_D)        0.004     9.902    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[9]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  1.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.196ns (58.763%)  route 0.138ns (41.237%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.519     0.861    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y134        FDRE                                         r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134        FDRE (Prop_fdre_C_Q)         0.100     0.961 r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg12_reg[3]/Q
                         net (fo=1, routed)           0.138     1.099    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg12[3]
    SLICE_X59Y133        LUT5 (Prop_lut5_I4_O)        0.028     1.127 r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/axi_rdata[3]_i_7/O
                         net (fo=1, routed)           0.000     1.127    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/axi_rdata[3]_i_7_n_0
    SLICE_X59Y133        MUXF7 (Prop_muxf7_I1_O)      0.051     1.178 r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.178    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_3_n_0
    SLICE_X59Y133        MUXF8 (Prop_muxf8_I1_O)      0.017     1.195 r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.195    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/reg_data_out__0[3]
    SLICE_X59Y133        FDRE                                         r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.724     1.104    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y133        FDRE                                         r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.046     1.058    
    SLICE_X59Y133        FDRE (Hold_fdre_C_D)         0.070     1.128    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.171%)  route 0.103ns (50.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.550     0.892    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X40Y97         FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.100     0.992 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]/Q
                         net (fo=1, routed)           0.103     1.095    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/data_p1_reg[29][12]
    SLICE_X38Y97         SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.751     1.131    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X38Y97         SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5/CLK
                         clock pessimism             -0.206     0.925    
    SLICE_X38Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.027    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.900%)  route 0.219ns (63.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.533     0.875    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X39Y100        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.100     0.975 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]/Q
                         net (fo=1, routed)           0.219     1.194    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2[17]
    SLICE_X39Y99         LUT4 (Prop_lut4_I3_O)        0.028     1.222 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.222    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1[17]_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.751     1.131    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X39Y99         FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[17]/C
                         clock pessimism             -0.038     1.093    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.060     1.153    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.196ns (57.580%)  route 0.144ns (42.420%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.523     0.865    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y145        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDRE (Prop_fdre_C_Q)         0.100     0.965 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13_reg[23]/Q
                         net (fo=1, routed)           0.144     1.109    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13[23]
    SLICE_X60Y145        LUT6 (Prop_lut6_I3_O)        0.028     1.137 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[23]_i_7/O
                         net (fo=1, routed)           0.000     1.137    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[23]_i_7_n_0
    SLICE_X60Y145        MUXF7 (Prop_muxf7_I1_O)      0.051     1.188 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_3/O
                         net (fo=1, routed)           0.000     1.188    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_3_n_0
    SLICE_X60Y145        MUXF8 (Prop_muxf8_I1_O)      0.017     1.205 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.205    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[23]
    SLICE_X60Y145        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.731     1.111    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y145        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.046     1.065    
    SLICE_X60Y145        FDRE (Hold_fdre_C_D)         0.070     1.135    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.992%)  route 0.138ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.548     0.890    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y136        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_fdre_C_Q)         0.100     0.990 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.138     1.128    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y136        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.752     1.132    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y136        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.229     0.903    
    SLICE_X30Y136        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.057    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.837%)  route 0.105ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.553     0.895    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y148        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.100     0.995 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.105     1.100    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y148        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.757     1.137    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y148        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.211     0.926    
    SLICE_X26Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.028    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.591%)  route 0.096ns (47.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.529     0.871    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y137        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y137        FDRE (Prop_fdre_C_Q)         0.107     0.978 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.096     1.074    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y138        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.736     1.116    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y138        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.230     0.886    
    SLICE_X32Y138        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.002    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_1/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.841%)  route 0.143ns (61.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.548     0.890    zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X33Y88         FDRE                                         r  zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.091     0.981 r  zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[47]/Q
                         net (fo=1, routed)           0.143     1.124    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/stream0_V_V_TDATA[47]
    RAMB36_X2Y18         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_1/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.780     1.160    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.225     0.935    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.117     1.052    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.553     0.895    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y148        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.100     0.995 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.103     1.098    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y148        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.757     1.137    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y148        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.211     0.926    
    SLICE_X26Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.024    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.548     0.890    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y134        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y134        FDRE (Prop_fdre_C_Q)         0.091     0.981 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.054     1.035    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y134        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.751     1.131    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y134        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.230     0.901    
    SLICE_X30Y134        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     0.957    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y0   zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y21        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y21        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y22        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y22        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X1Y16        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y18        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y16        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1     n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         4.000       3.232      SLICE_X18Y92        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_9/U0/trigger_kill_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 0.368ns (5.245%)  route 6.648ns (94.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 9.951 - 8.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.206     2.137    AW_MEMORY_MANAGER/clk
    SLICE_X50Y129        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDCE (Prop_fdce_C_Q)         0.236     2.373 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[7]/Q
                         net (fo=48, routed)          6.648     9.021    U0_9/U0/REG_inhib_WR[7]
    SLICE_X90Y127        LUT4 (Prop_lut4_I3_O)        0.132     9.153 r  U0_9/U0/trigger_kill_counter[7]_i_1__25/O
                         net (fo=1, routed)           0.000     9.153    U0_9/U0/trigger_kill_counter_0[7]
    SLICE_X90Y127        FDRE                                         r  U0_9/U0/trigger_kill_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.078     9.951    U0_9/U0/clk_out2
    SLICE_X90Y127        FDRE                                         r  U0_9/U0/trigger_kill_counter_reg[7]/C
                         clock pessimism              0.071    10.022    
                         clock uncertainty           -0.073     9.949    
    SLICE_X90Y127        FDRE (Setup_fdre_C_D)        0.086    10.035    U0_9/U0/trigger_kill_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_12/U0/trigger_kill_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.364ns (5.200%)  route 6.636ns (94.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 9.999 - 8.000 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.204     2.135    AW_MEMORY_MANAGER/clk
    SLICE_X48Y128        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.236     2.371 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[8]/Q
                         net (fo=48, routed)          6.636     9.007    U0_12/U0/REG_inhib_WR[8]
    SLICE_X98Y121        LUT6 (Prop_lut6_I5_O)        0.128     9.135 r  U0_12/U0/trigger_kill_counter[8]_i_1__9/O
                         net (fo=1, routed)           0.000     9.135    U0_12/U0/trigger_kill_counter_0[8]
    SLICE_X98Y121        FDRE                                         r  U0_12/U0/trigger_kill_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.126     9.999    U0_12/U0/clk_out2
    SLICE_X98Y121        FDRE                                         r  U0_12/U0/trigger_kill_counter_reg[8]/C
                         clock pessimism              0.071    10.070    
                         clock uncertainty           -0.073     9.997    
    SLICE_X98Y121        FDRE (Setup_fdre_C_D)        0.034    10.031    U0_12/U0/trigger_kill_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_11/U1/trigger_kill_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 0.302ns (4.299%)  route 6.723ns (95.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.206     2.137    AW_MEMORY_MANAGER/clk
    SLICE_X50Y129        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDCE (Prop_fdce_C_Q)         0.259     2.396 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[12]/Q
                         net (fo=48, routed)          6.723     9.119    U0_11/U1/REG_inhib_WR[12]
    SLICE_X100Y123       LUT6 (Prop_lut6_I5_O)        0.043     9.162 r  U0_11/U1/trigger_kill_counter[12]_i_1__8/O
                         net (fo=1, routed)           0.000     9.162    U0_11/U1/trigger_kill_counter[12]
    SLICE_X100Y123       FDRE                                         r  U0_11/U1/trigger_kill_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.124     9.997    U0_11/U1/clk_out2
    SLICE_X100Y123       FDRE                                         r  U0_11/U1/trigger_kill_counter_reg[12]/C
                         clock pessimism              0.071    10.068    
                         clock uncertainty           -0.073     9.995    
    SLICE_X100Y123       FDRE (Setup_fdre_C_D)        0.065    10.060    U0_11/U1/trigger_kill_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_11/U0/trigger_kill_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.302ns (4.324%)  route 6.682ns (95.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 10.002 - 8.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.206     2.137    AW_MEMORY_MANAGER/clk
    SLICE_X50Y129        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDCE (Prop_fdce_C_Q)         0.259     2.396 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[12]/Q
                         net (fo=48, routed)          6.682     9.078    U0_11/U0/REG_inhib_WR[12]
    SLICE_X99Y130        LUT6 (Prop_lut6_I5_O)        0.043     9.121 r  U0_11/U0/trigger_kill_counter[12]_i_1__7/O
                         net (fo=1, routed)           0.000     9.121    U0_11/U0/trigger_kill_counter_0[12]
    SLICE_X99Y130        FDRE                                         r  U0_11/U0/trigger_kill_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.129    10.002    U0_11/U0/clk_out2
    SLICE_X99Y130        FDRE                                         r  U0_11/U0/trigger_kill_counter_reg[12]/C
                         clock pessimism              0.071    10.073    
                         clock uncertainty           -0.073    10.000    
    SLICE_X99Y130        FDRE (Setup_fdre_C_D)        0.033    10.033    U0_11/U0/trigger_kill_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_11/U0/trigger_kill_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 0.359ns (5.154%)  route 6.606ns (94.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 9.999 - 8.000 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.204     2.135    AW_MEMORY_MANAGER/clk
    SLICE_X48Y128        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.236     2.371 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/Q
                         net (fo=48, routed)          6.606     8.977    U0_11/U0/REG_inhib_WR[2]
    SLICE_X99Y128        LUT6 (Prop_lut6_I5_O)        0.123     9.100 r  U0_11/U0/trigger_kill_counter[2]_i_1__7/O
                         net (fo=1, routed)           0.000     9.100    U0_11/U0/trigger_kill_counter_0[2]
    SLICE_X99Y128        FDRE                                         r  U0_11/U0/trigger_kill_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.126     9.999    U0_11/U0/clk_out2
    SLICE_X99Y128        FDRE                                         r  U0_11/U0/trigger_kill_counter_reg[2]/C
                         clock pessimism              0.071    10.070    
                         clock uncertainty           -0.073     9.997    
    SLICE_X99Y128        FDRE (Setup_fdre_C_D)        0.034    10.031    U0_11/U0/trigger_kill_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_15/U1/trigger_kill_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.359ns (5.196%)  route 6.550ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 9.947 - 8.000 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.204     2.135    AW_MEMORY_MANAGER/clk
    SLICE_X48Y128        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.236     2.371 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/Q
                         net (fo=48, routed)          6.550     8.921    U0_15/U1/REG_inhib_WR[2]
    SLICE_X85Y125        LUT6 (Prop_lut6_I5_O)        0.123     9.044 r  U0_15/U1/trigger_kill_counter[2]_i_1__16/O
                         net (fo=1, routed)           0.000     9.044    U0_15/U1/trigger_kill_counter[2]
    SLICE_X85Y125        FDRE                                         r  U0_15/U1/trigger_kill_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.074     9.947    U0_15/U1/clk_out2
    SLICE_X85Y125        FDRE                                         r  U0_15/U1/trigger_kill_counter_reg[2]/C
                         clock pessimism              0.071    10.018    
                         clock uncertainty           -0.073     9.945    
    SLICE_X85Y125        FDRE (Setup_fdre_C_D)        0.034     9.979    U0_15/U1/trigger_kill_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.979    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U1/trigger_kill_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 0.372ns (5.372%)  route 6.553ns (94.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 9.948 - 8.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.206     2.137    AW_MEMORY_MANAGER/clk
    SLICE_X50Y129        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDCE (Prop_fdce_C_Q)         0.236     2.373 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[9]/Q
                         net (fo=48, routed)          6.553     8.926    U0_10/U1/REG_inhib_WR[9]
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.136     9.062 r  U0_10/U1/trigger_kill_counter[9]_i_1__24/O
                         net (fo=1, routed)           0.000     9.062    U0_10/U1/trigger_kill_counter[9]
    SLICE_X87Y125        FDRE                                         r  U0_10/U1/trigger_kill_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.075     9.948    U0_10/U1/clk_out2
    SLICE_X87Y125        FDRE                                         r  U0_10/U1/trigger_kill_counter_reg[9]/C
                         clock pessimism              0.071    10.019    
                         clock uncertainty           -0.073     9.946    
    SLICE_X87Y125        FDRE (Setup_fdre_C_D)        0.058    10.004    U0_10/U1/trigger_kill_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_9/U0/trigger_kill_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.366ns (5.261%)  route 6.591ns (94.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 9.951 - 8.000 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.204     2.135    AW_MEMORY_MANAGER/clk
    SLICE_X48Y128        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.236     2.371 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/Q
                         net (fo=48, routed)          6.591     8.962    U0_9/U0/REG_inhib_WR[2]
    SLICE_X90Y127        LUT4 (Prop_lut4_I3_O)        0.130     9.092 r  U0_9/U0/trigger_kill_counter[2]_i_1__25/O
                         net (fo=1, routed)           0.000     9.092    U0_9/U0/trigger_kill_counter_0[2]
    SLICE_X90Y127        FDRE                                         r  U0_9/U0/trigger_kill_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.078     9.951    U0_9/U0/clk_out2
    SLICE_X90Y127        FDRE                                         r  U0_9/U0/trigger_kill_counter_reg[2]/C
                         clock pessimism              0.071    10.022    
                         clock uncertainty           -0.073     9.949    
    SLICE_X90Y127        FDRE (Setup_fdre_C_D)        0.086    10.035    U0_9/U0/trigger_kill_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U0/trigger_kill_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.369ns (5.294%)  route 6.601ns (94.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 9.994 - 8.000 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.204     2.135    AW_MEMORY_MANAGER/clk
    SLICE_X48Y128        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.236     2.371 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[2]/Q
                         net (fo=48, routed)          6.601     8.972    U0_10/U0/REG_inhib_WR[2]
    SLICE_X92Y124        LUT4 (Prop_lut4_I3_O)        0.133     9.105 r  U0_10/U0/trigger_kill_counter[2]_i_1__23/O
                         net (fo=1, routed)           0.000     9.105    U0_10/U0/trigger_kill_counter_0[2]
    SLICE_X92Y124        FDRE                                         r  U0_10/U0/trigger_kill_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.121     9.994    U0_10/U0/clk_out2
    SLICE_X92Y124        FDRE                                         r  U0_10/U0/trigger_kill_counter_reg[2]/C
                         clock pessimism              0.071    10.065    
                         clock uncertainty           -0.073     9.992    
    SLICE_X92Y124        FDRE (Setup_fdre_C_D)        0.058    10.050    U0_10/U0/trigger_kill_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.050    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 AW_MEMORY_MANAGER/REG_inhib_WR_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_9/U0/trigger_kill_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 0.302ns (4.361%)  route 6.623ns (95.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 9.951 - 8.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.206     2.137    AW_MEMORY_MANAGER/clk
    SLICE_X50Y129        FDCE                                         r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDCE (Prop_fdce_C_Q)         0.259     2.396 r  AW_MEMORY_MANAGER/REG_inhib_WR_reg[12]/Q
                         net (fo=48, routed)          6.623     9.019    U0_9/U0/REG_inhib_WR[12]
    SLICE_X88Y127        LUT4 (Prop_lut4_I3_O)        0.043     9.062 r  U0_9/U0/trigger_kill_counter[12]_i_1__25/O
                         net (fo=1, routed)           0.000     9.062    U0_9/U0/trigger_kill_counter_0[12]
    SLICE_X88Y127        FDRE                                         r  U0_9/U0/trigger_kill_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.078     9.951    U0_9/U0/clk_out2
    SLICE_X88Y127        FDRE                                         r  U0_9/U0/trigger_kill_counter_reg[12]/C
                         clock pessimism              0.071    10.022    
                         clock uncertainty           -0.073     9.949    
    SLICE_X88Y127        FDRE (Setup_fdre_C_D)        0.065    10.014    U0_9/U0/trigger_kill_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         10.014    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  0.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U0_0/U9/WP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.292%)  route 0.168ns (58.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.569     0.913    U0_0/U9/clk_out2
    SLICE_X102Y103       FDRE                                         r  U0_0/U9/WP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103       FDRE (Prop_fdre_C_Q)         0.118     1.031 r  U0_0/U9/WP_reg[0]/Q
                         net (fo=10, routed)          0.168     1.199    U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]
    RAMB18_X6Y40         RAMB18E1                                     r  U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.806     1.188    U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y40         RAMB18E1                                     r  U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.231     0.957    
    RAMB18_X6Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.140    U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U0_0/U9/WP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.199%)  route 0.168ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.569     0.913    U0_0/U9/clk_out2
    SLICE_X102Y103       FDRE                                         r  U0_0/U9/WP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103       FDRE (Prop_fdre_C_Q)         0.118     1.031 r  U0_0/U9/WP_reg[1]/Q
                         net (fo=9, routed)           0.168     1.199    U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]
    RAMB18_X6Y40         RAMB18E1                                     r  U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.806     1.188    U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y40         RAMB18E1                                     r  U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.231     0.957    
    RAMB18_X6Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.140    U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U36/sec_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U36/sec_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.347ns (74.996%)  route 0.116ns (25.004%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    U36/clk_out2
    SLICE_X34Y146        FDRE                                         r  U36/sec_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDRE (Prop_fdre_C_Q)         0.118     0.996 r  U36/sec_counter_reg[7]/Q
                         net (fo=2, routed)           0.115     1.111    U36/sec_counter_reg_n_0_[7]
    SLICE_X34Y146        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.218 r  U36/sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    U36/sec_counter_reg[8]_i_1_n_0
    SLICE_X34Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.245 r  U36/sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    U36/sec_counter_reg[12]_i_1_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.272 r  U36/sec_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.272    U36/sec_counter_reg[16]_i_1_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.299 r  U36/sec_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.300    U36/sec_counter_reg[20]_i_1_n_0
    SLICE_X34Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.341 r  U36/sec_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.341    U36/data0[21]
    SLICE_X34Y150        FDRE                                         r  U36/sec_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.841     1.223    U36/clk_out2
    SLICE_X34Y150        FDRE                                         r  U36/sec_counter_reg[21]/C
                         clock pessimism             -0.046     1.177    
    SLICE_X34Y150        FDRE (Hold_fdre_C_D)         0.092     1.269    U36/sec_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U0_12/U7/RP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_12/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.267%)  route 0.183ns (60.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.561     0.905    U0_12/U7/clk_out2
    SLICE_X102Y130       FDRE                                         r  U0_12/U7/RP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y130       FDRE (Prop_fdre_C_Q)         0.118     1.023 r  U0_12/U7/RP_reg[3]/Q
                         net (fo=1, routed)           0.183     1.206    U0_12/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[3]
    RAMB18_X6Y52         RAMB18E1                                     r  U0_12/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.797     1.179    U0_12/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y52         RAMB18E1                                     r  U0_12/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.231     0.948    
    RAMB18_X6Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.131    U0_12/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U0_9/U9/iIN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_9/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.778%)  route 0.171ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.563     0.907    U0_9/U9/clk_out2
    SLICE_X99Y136        FDRE                                         r  U0_9/U9/iIN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y136        FDRE (Prop_fdre_C_Q)         0.091     0.998 r  U0_9/U9/iIN_reg[0]/Q
                         net (fo=3, routed)           0.171     1.169    U0_9/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/dina[0]
    RAMB18_X6Y55         RAMB18E1                                     r  U0_9/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.804     1.186    U0_9/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y55         RAMB18E1                                     r  U0_9/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.211     0.975    
    RAMB18_X6Y55         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.119     1.094    U0_9/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U0_0/U9/WP_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.107ns (40.451%)  route 0.158ns (59.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.570     0.914    U0_0/U9/clk_out2
    SLICE_X102Y102       FDRE                                         r  U0_0/U9/WP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_fdre_C_Q)         0.107     1.021 r  U0_0/U9/WP_reg[9]/Q
                         net (fo=3, routed)           0.158     1.179    U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]
    RAMB18_X6Y40         RAMB18E1                                     r  U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.806     1.188    U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y40         RAMB18E1                                     r  U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.231     0.957    
    RAMB18_X6Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.145     1.102    U0_0/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.748%)  route 0.248ns (71.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.602     0.946    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X89Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y14         FDRE (Prop_fdre_C_Q)         0.100     1.046 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=3, routed)           0.248     1.294    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X5Y2          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.877     1.259    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     1.033    
    RAMB36_X5Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.216    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U0_18/U7/RP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.118ns (39.049%)  route 0.184ns (60.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.557     0.901    U0_18/U7/clk_out2
    SLICE_X102Y126       FDRE                                         r  U0_18/U7/RP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y126       FDRE (Prop_fdre_C_Q)         0.118     1.019 r  U0_18/U7/RP_reg[1]/Q
                         net (fo=1, routed)           0.184     1.203    U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[1]
    RAMB18_X6Y51         RAMB18E1                                     r  U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.791     1.173    U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y51         RAMB18E1                                     r  U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.231     0.942    
    RAMB18_X6Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.125    U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.130ns (28.754%)  route 0.322ns (71.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.601     0.945    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X115Y149       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y149       FDCE (Prop_fdce_C_Q)         0.100     1.045 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=69, routed)          0.322     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[2]
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.030     1.397 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.397    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X113Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.907     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X113Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism             -0.046     1.243    
    SLICE_X113Y151       FDRE (Hold_fdre_C_D)         0.075     1.318    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U0_14/U7/RP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.879%)  route 0.186ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.528     0.872    U0_14/U7/clk_out2
    SLICE_X70Y115        FDRE                                         r  U0_14/U7/RP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.118     0.990 r  U0_14/U7/RP_reg[6]/Q
                         net (fo=1, routed)           0.186     1.176    U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[6]
    RAMB18_X4Y47         RAMB18E1                                     r  U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.761     1.143    U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y47         RAMB18E1                                     r  U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.230     0.913    
    RAMB18_X4Y47         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.096    U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X5Y48     U0_16/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X7Y42     U0_3/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X7Y44     U0_8/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X5Y36     U0_20/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y48     U0_8/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y38     U0_20/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y52     U0_12/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X7Y58     U0_12/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X5Y40     U0_17/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X7Y41     U0_4/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y29     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X90Y8      zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X58Y11     zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X90Y8      zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y19    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X42Y97     zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y29     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y19    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X42Y97     zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X58Y11     zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y29     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X58Y11     zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y19    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X42Y97     zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X90Y8      zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X58Y11     zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y19    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X42Y97     zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y29     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X90Y8      zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clock
  To Clock:  clkfbout_main_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y5    main_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sCLK_125
  To Clock:  sCLK_125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sCLK_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sCLK_125 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   adcs/dcm_ref/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y19   adcs/dcm_ref/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y20   adcs/dcm_ref/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.779ns (25.278%)  route 2.303ns (74.722%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.857     3.833    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X81Y7          LUT4 (Prop_lut4_I2_O)        0.054     3.887 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.434     4.320    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X77Y6          LUT6 (Prop_lut6_I5_O)        0.137     4.457 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.358     4.816    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X76Y6          LUT4 (Prop_lut4_I1_O)        0.049     4.865 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.387     5.252    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X77Y7          LUT2 (Prop_lut2_I1_O)        0.144     5.396 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.267     5.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X77Y7          LUT6 (Prop_lut6_I2_O)        0.136     5.799 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.799    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X77Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X77Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X77Y7          FDRE (Setup_fdre_C_D)        0.033     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.474ns (15.413%)  route 2.601ns (84.587%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.756     3.732    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X82Y7          LUT4 (Prop_lut4_I0_O)        0.043     3.775 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_19/O
                         net (fo=1, routed)           0.515     4.291    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]_0
    SLICE_X82Y6          LUT6 (Prop_lut6_I1_O)        0.043     4.334 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_7/O
                         net (fo=2, routed)           0.657     4.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]_0
    SLICE_X78Y7          LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_3/O
                         net (fo=2, routed)           0.430     5.464    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_3_n_0
    SLICE_X77Y7          LUT6 (Prop_lut6_I2_O)        0.043     5.507 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_2/O
                         net (fo=1, routed)           0.242     5.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_2_n_0
    SLICE_X76Y7          LUT6 (Prop_lut6_I1_O)        0.043     5.792 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.792    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X76Y7          FDRE (Setup_fdre_C_D)        0.033     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.779ns (25.476%)  route 2.279ns (74.524%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.857     3.833    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X81Y7          LUT4 (Prop_lut4_I2_O)        0.054     3.887 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.434     4.320    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X77Y6          LUT6 (Prop_lut6_I5_O)        0.137     4.457 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.358     4.816    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X76Y6          LUT4 (Prop_lut4_I1_O)        0.049     4.865 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.387     5.252    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X77Y7          LUT2 (Prop_lut2_I1_O)        0.144     5.396 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.243     5.639    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I3_O)        0.136     5.775 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.775    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X77Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X77Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X77Y8          FDRE (Setup_fdre_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.536ns (19.193%)  route 2.257ns (80.807%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.857     3.833    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X81Y7          LUT4 (Prop_lut4_I2_O)        0.054     3.887 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.434     4.320    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X77Y6          LUT6 (Prop_lut6_I5_O)        0.137     4.457 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.358     4.816    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X76Y6          LUT3 (Prop_lut3_I1_O)        0.043     4.859 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.328     5.187    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.230 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.280     5.510    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X78Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X78Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X78Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.536ns (19.193%)  route 2.257ns (80.807%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.857     3.833    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X81Y7          LUT4 (Prop_lut4_I2_O)        0.054     3.887 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.434     4.320    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X77Y6          LUT6 (Prop_lut6_I5_O)        0.137     4.457 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.358     4.816    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X76Y6          LUT3 (Prop_lut3_I1_O)        0.043     4.859 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.328     5.187    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.230 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.280     5.510    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X78Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X78Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X78Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.536ns (19.193%)  route 2.257ns (80.807%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.857     3.833    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X81Y7          LUT4 (Prop_lut4_I2_O)        0.054     3.887 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.434     4.320    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X77Y6          LUT6 (Prop_lut6_I5_O)        0.137     4.457 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.358     4.816    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X76Y6          LUT3 (Prop_lut3_I1_O)        0.043     4.859 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.328     5.187    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.230 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.280     5.510    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X78Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X78Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X78Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.536ns (19.193%)  route 2.257ns (80.807%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.857     3.833    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X81Y7          LUT4 (Prop_lut4_I2_O)        0.054     3.887 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.434     4.320    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X77Y6          LUT6 (Prop_lut6_I5_O)        0.137     4.457 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.358     4.816    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X76Y6          LUT3 (Prop_lut3_I1_O)        0.043     4.859 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.328     5.187    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.230 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.280     5.510    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X78Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X78Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X78Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.779ns (25.899%)  route 2.229ns (74.101%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.857     3.833    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X81Y7          LUT4 (Prop_lut4_I2_O)        0.054     3.887 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.434     4.320    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X77Y6          LUT6 (Prop_lut6_I5_O)        0.137     4.457 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.358     4.816    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X76Y6          LUT4 (Prop_lut4_I1_O)        0.049     4.865 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.387     5.252    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X77Y7          LUT2 (Prop_lut2_I1_O)        0.144     5.396 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.193     5.589    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I0_O)        0.136     5.725 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.725    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X77Y8          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X77Y8          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X77Y8          FDSE (Setup_fdse_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.536ns (19.717%)  route 2.182ns (80.283%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.857     3.833    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X81Y7          LUT4 (Prop_lut4_I2_O)        0.054     3.887 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.434     4.320    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X77Y6          LUT6 (Prop_lut6_I5_O)        0.137     4.457 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.358     4.816    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X76Y6          LUT3 (Prop_lut3_I1_O)        0.043     4.859 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.328     5.187    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X77Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.230 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.205     5.435    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X79Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X79Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.641ns (22.392%)  route 2.222ns (77.608%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.259     2.976 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.857     3.833    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][28]
    SLICE_X81Y7          LUT4 (Prop_lut4_I2_O)        0.054     3.887 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.552     4.438    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X77Y6          LUT6 (Prop_lut6_I4_O)        0.137     4.575 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.419     4.994    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X78Y9          LUT3 (Prop_lut3_I2_O)        0.054     5.048 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.394     5.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X76Y7          LUT6 (Prop_lut6_I4_O)        0.137     5.580 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.580    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1_n_0
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X76Y7          FDRE (Setup_fdre_C_D)        0.034     7.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  2.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.178ns (42.203%)  route 0.244ns (57.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     1.154    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.237 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     2.510    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X75Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y2          FDRE (Prop_fdre_C_Q)         0.178     2.688 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/Q
                         net (fo=3, routed)           0.244     2.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en
    RAMB36_X4Y0          FIFO36E1                                     r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.434     2.740    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    RAMB36_X4Y0          FIFO36E1                                     r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
                         clock pessimism             -0.157     2.583    
    RAMB36_X4Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.293     2.876    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.311%)  route 0.161ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.606     1.158    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y6          FDRE (Prop_fdre_C_Q)         0.118     1.276 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/Q
                         net (fo=6, routed)           0.161     1.437    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[16]
    SLICE_X84Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.190    
    SLICE_X84Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.604%)  route 0.096ns (51.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.595     1.147    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X64Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.091     1.238 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg3_reg/Q
                         net (fo=1, routed)           0.096     1.334    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg3
    SLICE_X62Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.816     1.409    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X62Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7/CLK
                         clock pessimism             -0.248     1.161    
    SLICE_X62Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27/D
                            (rising edge-triggered cell SRLC32E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.604%)  route 0.096ns (51.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.595     1.147    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X64Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.091     1.238 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3_reg/Q
                         net (fo=1, routed)           0.096     1.334    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3
    SLICE_X62Y4          SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.816     1.409    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X62Y4          SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27/CLK
                         clock pessimism             -0.248     1.161    
    SLICE_X62Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.066     1.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.593     1.145    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X65Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.100     1.245 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X65Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.814     1.407    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X65Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/C
                         clock pessimism             -0.262     1.145    
    SLICE_X65Y10         FDRE (Hold_fdre_C_D)         0.047     1.192    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.595     1.147    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/out
    SLICE_X63Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.100     1.247 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.302    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X63Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.816     1.409    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/out
    SLICE_X63Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/C
                         clock pessimism             -0.262     1.147    
    SLICE_X63Y6          FDRE (Hold_fdre_C_D)         0.047     1.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.591     1.143    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X65Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.100     1.243 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.298    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X65Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.810     1.403    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X65Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.260     1.143    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.047     1.190    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.204%)  route 0.153ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X86Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y7          FDRE (Prop_fdre_C_Q)         0.107     1.264 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/Q
                         net (fo=8, routed)           0.153     1.417    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[30]
    SLICE_X84Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.190    
    SLICE_X84Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.308    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.595     1.147    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/out
    SLICE_X64Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.100     1.247 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.057     1.304    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X64Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.816     1.409    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/out
    SLICE_X64Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/C
                         clock pessimism             -0.262     1.147    
    SLICE_X64Y4          FDRE (Hold_fdre_C_D)         0.047     1.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.602     1.154    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X72Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.100     1.254 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.056     1.310    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X72Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.823     1.416    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X72Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/C
                         clock pessimism             -0.262     1.154    
    SLICE_X72Y6          FDRE (Hold_fdre_C_D)         0.044     1.198    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y1       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDSE/C                   n/a            0.750         5.120       4.370      SLICE_X81Y10        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X81Y9         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y11        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y11        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[5]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y11        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y2         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y6       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.404ns (19.967%)  route 1.619ns (80.033%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 10.928 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13         FDRE (Prop_fdre_C_Q)         0.223     6.528 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.436     6.964    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X93Y14         LUT4 (Prop_lut4_I0_O)        0.043     7.007 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.269     7.277    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X93Y13         LUT5 (Prop_lut5_I4_O)        0.043     7.320 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.181     7.501    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X93Y12         LUT6 (Prop_lut6_I5_O)        0.043     7.544 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.332     7.876    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.052     7.928 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.400     8.328    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X92Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.315    10.928    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.471    11.399    
                         clock uncertainty           -0.056    11.343    
    SLICE_X92Y15         FDRE (Setup_fdre_C_CE)      -0.294    11.049    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.440ns (21.709%)  route 1.587ns (78.291%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y36        FDRE (Prop_fdre_C_Q)         0.259     6.566 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.468     7.034    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X101Y36        LUT4 (Prop_lut4_I3_O)        0.043     7.077 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X101Y35        LUT5 (Prop_lut5_I4_O)        0.043     7.462 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.230     7.691    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X101Y34        LUT6 (Prop_lut6_I5_O)        0.043     7.734 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.966    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X101Y34        LUT2 (Prop_lut2_I0_O)        0.052     8.018 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.316     8.334    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X100Y37        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y37        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.471    11.403    
                         clock uncertainty           -0.056    11.347    
    SLICE_X100Y37        FDRE (Setup_fdre_C_CE)      -0.271    11.076    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.404ns (20.856%)  route 1.533ns (79.144%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 10.929 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13         FDRE (Prop_fdre_C_Q)         0.223     6.528 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.436     6.964    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X93Y14         LUT4 (Prop_lut4_I0_O)        0.043     7.007 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.269     7.277    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X93Y13         LUT5 (Prop_lut5_I4_O)        0.043     7.320 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.181     7.501    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X93Y12         LUT6 (Prop_lut6_I5_O)        0.043     7.544 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.332     7.876    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.052     7.928 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.242    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X92Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.316    10.929    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.471    11.400    
                         clock uncertainty           -0.056    11.344    
    SLICE_X92Y14         FDRE (Setup_fdre_C_CE)      -0.294    11.050    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.404ns (20.856%)  route 1.533ns (79.144%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 10.929 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13         FDRE (Prop_fdre_C_Q)         0.223     6.528 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.436     6.964    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X93Y14         LUT4 (Prop_lut4_I0_O)        0.043     7.007 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.269     7.277    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X93Y13         LUT5 (Prop_lut5_I4_O)        0.043     7.320 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.181     7.501    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X93Y12         LUT6 (Prop_lut6_I5_O)        0.043     7.544 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.332     7.876    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.052     7.928 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.242    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X92Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.316    10.929    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.471    11.400    
                         clock uncertainty           -0.056    11.344    
    SLICE_X92Y14         FDRE (Setup_fdre_C_CE)      -0.294    11.050    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.404ns (20.856%)  route 1.533ns (79.144%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 10.929 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13         FDRE (Prop_fdre_C_Q)         0.223     6.528 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.436     6.964    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X93Y14         LUT4 (Prop_lut4_I0_O)        0.043     7.007 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.269     7.277    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X93Y13         LUT5 (Prop_lut5_I4_O)        0.043     7.320 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.181     7.501    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X93Y12         LUT6 (Prop_lut6_I5_O)        0.043     7.544 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.332     7.876    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.052     7.928 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.242    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X92Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.316    10.929    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.471    11.400    
                         clock uncertainty           -0.056    11.344    
    SLICE_X92Y14         FDRE (Setup_fdre_C_CE)      -0.294    11.050    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.404ns (20.856%)  route 1.533ns (79.144%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 10.929 - 5.120 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.452     6.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13         FDRE (Prop_fdre_C_Q)         0.223     6.528 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.436     6.964    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X93Y14         LUT4 (Prop_lut4_I0_O)        0.043     7.007 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.269     7.277    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X93Y13         LUT5 (Prop_lut5_I4_O)        0.043     7.320 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.181     7.501    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X93Y12         LUT6 (Prop_lut6_I5_O)        0.043     7.544 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.332     7.876    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.052     7.928 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.242    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X92Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.316    10.929    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X92Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.471    11.400    
                         clock uncertainty           -0.056    11.344    
    SLICE_X92Y14         FDRE (Setup_fdre_C_CE)      -0.294    11.050    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.440ns (22.544%)  route 1.512ns (77.456%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y36        FDRE (Prop_fdre_C_Q)         0.259     6.566 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.468     7.034    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X101Y36        LUT4 (Prop_lut4_I3_O)        0.043     7.077 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X101Y35        LUT5 (Prop_lut5_I4_O)        0.043     7.462 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.230     7.691    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X101Y34        LUT6 (Prop_lut6_I5_O)        0.043     7.734 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.966    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X101Y34        LUT2 (Prop_lut2_I0_O)        0.052     8.018 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.241     8.259    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X100Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.471    11.401    
                         clock uncertainty           -0.056    11.345    
    SLICE_X100Y34        FDRE (Setup_fdre_C_CE)      -0.271    11.074    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.074    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.440ns (22.544%)  route 1.512ns (77.456%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y36        FDRE (Prop_fdre_C_Q)         0.259     6.566 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.468     7.034    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X101Y36        LUT4 (Prop_lut4_I3_O)        0.043     7.077 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X101Y35        LUT5 (Prop_lut5_I4_O)        0.043     7.462 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.230     7.691    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X101Y34        LUT6 (Prop_lut6_I5_O)        0.043     7.734 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.966    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X101Y34        LUT2 (Prop_lut2_I0_O)        0.052     8.018 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.241     8.259    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X100Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.471    11.401    
                         clock uncertainty           -0.056    11.345    
    SLICE_X100Y34        FDRE (Setup_fdre_C_CE)      -0.271    11.074    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.074    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.440ns (22.544%)  route 1.512ns (77.456%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y36        FDRE (Prop_fdre_C_Q)         0.259     6.566 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.468     7.034    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X101Y36        LUT4 (Prop_lut4_I3_O)        0.043     7.077 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X101Y35        LUT5 (Prop_lut5_I4_O)        0.043     7.462 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.230     7.691    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X101Y34        LUT6 (Prop_lut6_I5_O)        0.043     7.734 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.966    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X101Y34        LUT2 (Prop_lut2_I0_O)        0.052     8.018 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.241     8.259    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X100Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.471    11.401    
                         clock uncertainty           -0.056    11.345    
    SLICE_X100Y34        FDRE (Setup_fdre_C_CE)      -0.271    11.074    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.074    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.440ns (22.544%)  route 1.512ns (77.456%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y36        FDRE (Prop_fdre_C_Q)         0.259     6.566 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.468     7.034    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X101Y36        LUT4 (Prop_lut4_I3_O)        0.043     7.077 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X101Y35        LUT5 (Prop_lut5_I4_O)        0.043     7.462 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.230     7.691    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X101Y34        LUT6 (Prop_lut6_I5_O)        0.043     7.734 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.966    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X101Y34        LUT2 (Prop_lut2_I0_O)        0.052     8.018 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.241     8.259    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X100Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X100Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.471    11.401    
                         clock uncertainty           -0.056    11.345    
    SLICE_X100Y34        FDRE (Setup_fdre_C_CE)      -0.271    11.074    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.074    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  2.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.633     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X109Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDRE (Prop_fdre_C_Q)         0.100     2.763 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.818    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X109Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.855     3.231    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X109Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.568     2.663    
    SLICE_X109Y11        FDRE (Hold_fdre_C_D)         0.047     2.710    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.628     2.658    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X101Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y36        FDRE (Prop_fdre_C_Q)         0.100     2.758 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.813    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X101Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.849     3.225    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X101Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.567     2.658    
    SLICE_X101Y36        FDRE (Hold_fdre_C_D)         0.047     2.705    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.626     2.656    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X101Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y32        FDRE (Prop_fdre_C_Q)         0.100     2.756 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.811    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X101Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.846     3.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X101Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.566     2.656    
    SLICE_X101Y32        FDRE (Hold_fdre_C_D)         0.047     2.703    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.630     2.660    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X94Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y11         FDRE (Prop_fdre_C_Q)         0.100     2.760 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.820    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X94Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.851     3.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X94Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.567     2.660    
    SLICE_X94Y11         FDRE (Hold_fdre_C_D)         0.047     2.707    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.631     2.661    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X102Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y12        FDRE (Prop_fdre_C_Q)         0.118     2.779 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.834    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X102Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.852     3.228    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X102Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.567     2.661    
    SLICE_X102Y12        FDRE (Hold_fdre_C_D)         0.042     2.703    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.624     2.654    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X108Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y27        FDRE (Prop_fdre_C_Q)         0.118     2.772 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.827    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X108Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.844     3.220    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X108Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.566     2.654    
    SLICE_X108Y27        FDRE (Hold_fdre_C_D)         0.042     2.696    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.628     2.658    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X101Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y36        FDRE (Prop_fdre_C_Q)         0.100     2.758 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/Q
                         net (fo=1, routed)           0.101     2.859    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_n_0
    SLICE_X101Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.848     3.224    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X101Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
                         clock pessimism             -0.554     2.670    
    SLICE_X101Y34        FDRE (Hold_fdre_C_D)         0.038     2.708    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.334%)  route 0.148ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.624     2.654    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X109Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDRE (Prop_fdre_C_Q)         0.100     2.754 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/Q
                         net (fo=1, routed)           0.148     2.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_n_0
    SLICE_X108Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.844     3.220    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X108Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/C
                         clock pessimism             -0.555     2.665    
    SLICE_X108Y27        FDRE (Hold_fdre_C_D)         0.059     2.724    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.099%)  route 0.118ns (47.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.628     2.658    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X101Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y34        FDRE (Prop_fdre_C_Q)         0.100     2.758 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/Q
                         net (fo=2, routed)           0.118     2.876    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg_n_0
    SLICE_X101Y34        LUT4 (Prop_lut4_I2_O)        0.028     2.904 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.904    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_0
    SLICE_X101Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.848     3.224    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X101Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.566     2.658    
    SLICE_X101Y34        FDRE (Hold_fdre_C_D)         0.060     2.718    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.633     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X109Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDRE (Prop_fdre_C_Q)         0.091     2.754 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.860    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X109Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.855     3.231    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X109Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.568     2.663    
    SLICE_X109Y11        FDRE (Hold_fdre_C_D)         0.006     2.669    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y3       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X101Y36       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X101Y36       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X101Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X101Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X108Y27       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X108Y27       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X102Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X102Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X102Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X102Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X109Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X109Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X109Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X109Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X101Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X101Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X101Y34       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X101Y34       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X101Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X101Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X101Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X101Y34       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X101Y34       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X100Y33       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X100Y33       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X100Y33       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.461ns (11.853%)  route 3.428ns (88.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.846    10.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.461ns (11.853%)  route 3.428ns (88.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.846    10.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.461ns (11.853%)  route 3.428ns (88.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.846    10.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[40]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[40]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.461ns (11.853%)  route 3.428ns (88.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.846    10.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.461ns (11.853%)  route 3.428ns (88.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.846    10.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[47]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[47]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.461ns (11.853%)  route 3.428ns (88.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.846    10.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[8]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[8]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.461ns (12.038%)  route 3.369ns (87.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.787    10.092    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y3         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y3         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[15]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y3         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.461ns (12.038%)  route 3.369ns (87.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.787    10.092    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y3         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y3         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[20]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y3         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.461ns (12.038%)  route 3.369ns (87.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.787    10.092    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y3         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y3         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y3         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.461ns (12.038%)  route 3.369ns (87.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X79Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.462     6.947    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X79Y0          LUT4 (Prop_lut4_I0_O)        0.052     6.999 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.179     7.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X79Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.314 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.941     9.255    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X105Y4         LUT5 (Prop_lut5_I1_O)        0.050     9.305 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.787    10.092    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y3         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y3         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y3         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.479%)  route 0.158ns (63.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.631     2.661    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X93Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y3          FDRE (Prop_fdre_C_Q)         0.091     2.752 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.158     2.910    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.883     3.259    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.553     2.706    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.147     2.853    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.350%)  route 0.200ns (66.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.631     2.661    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X93Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y6          FDRE (Prop_fdre_C_Q)         0.100     2.761 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=5, routed)           0.200     2.961    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.883     3.259    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.553     2.706    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.889    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.091%)  route 0.202ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.631     2.661    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X92Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y3          FDRE (Prop_fdre_C_Q)         0.100     2.761 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.202     2.963    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.883     3.259    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.553     2.706    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.889    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.095%)  route 0.232ns (69.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.592     2.622    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/out
    SLICE_X57Y0          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.100     2.722 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[12]/Q
                         net (fo=2, routed)           0.232     2.954    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg_n_0_[12]
    SLICE_X59Y0          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.815     3.191    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/out
    SLICE_X59Y0          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[13]/C
                         clock pessimism             -0.374     2.817    
    SLICE_X59Y0          FDRE (Hold_fdre_C_D)         0.039     2.856    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.630%)  route 0.108ns (54.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.627     2.657    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/m_aclk
    SLICE_X103Y18        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y18        FDRE (Prop_fdre_C_Q)         0.091     2.748 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.108     2.856    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X104Y18        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.848     3.224    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/m_aclk
    SLICE_X104Y18        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.534     2.690    
    SLICE_X104Y18        SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     2.756    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.392%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.586     2.616    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y25         FDSE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y25         FDSE (Prop_fdse_C_Q)         0.100     2.716 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.081     2.797    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[0]
    SLICE_X70Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.803     3.179    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X70Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.552     2.627    
    SLICE_X70Y25         FDRE (Hold_fdre_C_D)         0.063     2.690    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.598     2.628    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/MMCM_RESET_reg
    SLICE_X67Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.100     2.728 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.783    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X67Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.819     3.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/MMCM_RESET_reg
    SLICE_X67Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/C
                         clock pessimism             -0.567     2.628    
    SLICE_X67Y2          FDRE (Hold_fdre_C_D)         0.047     2.675    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.598     2.628    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/out
    SLICE_X71Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y7          FDRE (Prop_fdre_C_Q)         0.100     2.728 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.783    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X71Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.818     3.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/out
    SLICE_X71Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d2_reg/C
                         clock pessimism             -0.566     2.628    
    SLICE_X71Y7          FDRE (Hold_fdre_C_D)         0.047     2.675    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/cc_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/cc_count_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.595     2.625    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/out
    SLICE_X61Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/cc_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.100     2.725 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/cc_count_r_reg[0]/Q
                         net (fo=2, routed)           0.055     2.780    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/p_1_in[4]
    SLICE_X61Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/cc_count_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.815     3.191    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/out
    SLICE_X61Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/cc_count_r_reg[1]/C
                         clock pessimism             -0.566     2.625    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.047     2.672    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/cc_count_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.601     2.631    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/CLK
    SLICE_X79Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y11         FDRE (Prop_fdre_C_Q)         0.100     2.731 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X79Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.822     3.198    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/CLK
    SLICE_X79Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg2_reg/C
                         clock pessimism             -0.567     2.631    
    SLICE_X79Y11         FDRE (Hold_fdre_C_D)         0.047     2.678    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X5Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y1         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y0         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y3         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y2         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.409         10.240      8.831      BUFGCTRL_X0Y0       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y28        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X84Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X84Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X84Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X84Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X62Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X58Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X104Y18       zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X62Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X62Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y28        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X84Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X84Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X62Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X62Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X58Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X58Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X104Y2        zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X104Y2        zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y28        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.573ns (18.177%)  route 2.579ns (81.823%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 7.670 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X108Y28        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDRE (Prop_fdre_C_Q)         0.259     3.011 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.910     3.921    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X99Y25         LUT6 (Prop_lut6_I0_O)        0.043     3.964 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.316     4.280    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.043     4.323 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.631     4.955    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X97Y28         LUT6 (Prop_lut6_I0_O)        0.043     4.998 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.418     5.416    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X98Y30         LUT3 (Prop_lut3_I2_O)        0.049     5.465 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.303     5.768    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X97Y30         LUT6 (Prop_lut6_I4_O)        0.136     5.904 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.904    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_1_n_0
    SLICE_X97Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.313     7.670    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X97Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/C
                         clock pessimism              0.157     7.827    
                         clock uncertainty           -0.035     7.792    
    SLICE_X97Y30         FDRE (Setup_fdre_C_D)        0.034     7.826    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.576ns (18.361%)  route 2.561ns (81.639%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 7.670 - 5.120 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.442     2.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X106Y24        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.259     3.007 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.918     3.925    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[14]
    SLICE_X97Y26         LUT4 (Prop_lut4_I0_O)        0.043     3.968 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.343     4.311    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X97Y25         LUT4 (Prop_lut4_I2_O)        0.043     4.354 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.511     4.865    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X97Y29         LUT4 (Prop_lut4_I2_O)        0.052     4.917 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.462     5.379    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X96Y31         LUT5 (Prop_lut5_I4_O)        0.136     5.515 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_3/O
                         net (fo=1, routed)           0.328     5.842    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_3_n_0
    SLICE_X96Y30         LUT6 (Prop_lut6_I2_O)        0.043     5.885 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.885    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X96Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.313     7.670    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X96Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.827    
                         clock uncertainty           -0.035     7.792    
    SLICE_X96Y30         FDRE (Setup_fdre_C_D)        0.065     7.857    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.675ns (21.650%)  route 2.443ns (78.350%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 7.670 - 5.120 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.442     2.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X106Y24        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.259     3.007 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.918     3.925    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[14]
    SLICE_X97Y26         LUT4 (Prop_lut4_I0_O)        0.043     3.968 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.343     4.311    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X97Y25         LUT4 (Prop_lut4_I2_O)        0.043     4.354 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.511     4.865    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X97Y29         LUT4 (Prop_lut4_I2_O)        0.052     4.917 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.402     5.318    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X96Y30         LUT2 (Prop_lut2_I1_O)        0.144     5.462 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.269     5.732    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X96Y30         LUT6 (Prop_lut6_I0_O)        0.134     5.866 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.866    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X96Y30         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.313     7.670    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X96Y30         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.827    
                         clock uncertainty           -0.035     7.792    
    SLICE_X96Y30         FDSE (Setup_fdse_C_D)        0.066     7.858    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.675ns (21.720%)  route 2.433ns (78.280%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 7.670 - 5.120 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.442     2.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X106Y24        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.259     3.007 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.918     3.925    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[14]
    SLICE_X97Y26         LUT4 (Prop_lut4_I0_O)        0.043     3.968 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.343     4.311    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X97Y25         LUT4 (Prop_lut4_I2_O)        0.043     4.354 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.511     4.865    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X97Y29         LUT4 (Prop_lut4_I2_O)        0.052     4.917 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.402     5.318    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X96Y30         LUT2 (Prop_lut2_I1_O)        0.144     5.462 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.259     5.722    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X96Y30         LUT6 (Prop_lut6_I2_O)        0.134     5.856 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.856    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X96Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.313     7.670    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X96Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.827    
                         clock uncertainty           -0.035     7.792    
    SLICE_X96Y30         FDRE (Setup_fdre_C_D)        0.066     7.858    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.537ns (17.824%)  route 2.476ns (82.176%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 7.670 - 5.120 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.442     2.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X103Y24        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.223     2.971 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/Q
                         net (fo=6, routed)           0.672     3.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[16]
    SLICE_X95Y27         LUT4 (Prop_lut4_I0_O)        0.043     3.686 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_6/O
                         net (fo=4, routed)           0.531     4.218    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[16]
    SLICE_X97Y27         LUT5 (Prop_lut5_I0_O)        0.049     4.267 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_9/O
                         net (fo=1, routed)           0.460     4.727    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_9_n_0
    SLICE_X97Y27         LUT6 (Prop_lut6_I0_O)        0.136     4.863 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_3/O
                         net (fo=2, routed)           0.571     5.434    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_3_n_0
    SLICE_X97Y30         LUT6 (Prop_lut6_I2_O)        0.043     5.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_2/O
                         net (fo=1, routed)           0.241     5.718    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_2_n_0
    SLICE_X97Y30         LUT6 (Prop_lut6_I1_O)        0.043     5.761 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.761    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X97Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.313     7.670    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X97Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.827    
                         clock uncertainty           -0.035     7.792    
    SLICE_X97Y30         FDRE (Setup_fdre_C_D)        0.033     7.825    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.431ns (15.690%)  route 2.316ns (84.310%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 7.672 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X108Y28        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDRE (Prop_fdre_C_Q)         0.259     3.011 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.910     3.921    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X99Y25         LUT6 (Prop_lut6_I0_O)        0.043     3.964 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.316     4.280    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.043     4.323 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.527     4.851    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X96Y28         LUT6 (Prop_lut6_I0_O)        0.043     4.894 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.281     5.174    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X97Y31         LUT6 (Prop_lut6_I0_O)        0.043     5.217 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.282     5.499    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X97Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.315     7.672    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X97Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[0]/C
                         clock pessimism              0.157     7.829    
                         clock uncertainty           -0.035     7.794    
    SLICE_X97Y33         FDRE (Setup_fdre_C_CE)      -0.201     7.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.593    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.431ns (15.690%)  route 2.316ns (84.310%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 7.672 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X108Y28        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDRE (Prop_fdre_C_Q)         0.259     3.011 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.910     3.921    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X99Y25         LUT6 (Prop_lut6_I0_O)        0.043     3.964 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.316     4.280    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.043     4.323 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.527     4.851    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X96Y28         LUT6 (Prop_lut6_I0_O)        0.043     4.894 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.281     5.174    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X97Y31         LUT6 (Prop_lut6_I0_O)        0.043     5.217 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.282     5.499    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X97Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.315     7.672    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X97Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[1]/C
                         clock pessimism              0.157     7.829    
                         clock uncertainty           -0.035     7.794    
    SLICE_X97Y33         FDRE (Setup_fdre_C_CE)      -0.201     7.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.593    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.431ns (15.690%)  route 2.316ns (84.310%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 7.672 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X108Y28        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDRE (Prop_fdre_C_Q)         0.259     3.011 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.910     3.921    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X99Y25         LUT6 (Prop_lut6_I0_O)        0.043     3.964 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.316     4.280    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.043     4.323 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.527     4.851    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X96Y28         LUT6 (Prop_lut6_I0_O)        0.043     4.894 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.281     5.174    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X97Y31         LUT6 (Prop_lut6_I0_O)        0.043     5.217 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.282     5.499    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X97Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.315     7.672    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X97Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[2]/C
                         clock pessimism              0.157     7.829    
                         clock uncertainty           -0.035     7.794    
    SLICE_X97Y33         FDRE (Setup_fdre_C_CE)      -0.201     7.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.593    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.431ns (15.726%)  route 2.310ns (84.274%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 7.671 - 5.120 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.442     2.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X106Y24        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.259     3.007 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.918     3.925    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[14]
    SLICE_X97Y26         LUT4 (Prop_lut4_I0_O)        0.043     3.968 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.343     4.311    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X97Y25         LUT4 (Prop_lut4_I2_O)        0.043     4.354 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.511     4.865    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X97Y29         LUT3 (Prop_lut3_I0_O)        0.043     4.908 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.256     5.164    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X96Y31         LUT6 (Prop_lut6_I5_O)        0.043     5.207 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.282     5.489    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X94Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.314     7.671    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X94Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/C
                         clock pessimism              0.157     7.828    
                         clock uncertainty           -0.035     7.793    
    SLICE_X94Y32         FDRE (Setup_fdre_C_CE)      -0.201     7.592    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.431ns (15.732%)  route 2.309ns (84.268%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 7.671 - 5.120 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.442     2.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X106Y24        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.259     3.007 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.918     3.925    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[14]
    SLICE_X97Y26         LUT4 (Prop_lut4_I0_O)        0.043     3.968 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.343     4.311    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X97Y25         LUT4 (Prop_lut4_I2_O)        0.043     4.354 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.511     4.865    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X97Y29         LUT3 (Prop_lut3_I0_O)        0.043     4.908 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.256     5.164    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X96Y31         LUT6 (Prop_lut6_I5_O)        0.043     5.207 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.281     5.488    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X95Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.314     7.671    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X95Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/C
                         clock pessimism              0.157     7.828    
                         clock uncertainty           -0.035     7.793    
    SLICE_X95Y32         FDRE (Setup_fdre_C_CE)      -0.201     7.592    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  2.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.178ns (37.007%)  route 0.303ns (62.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     1.154    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.237 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.263     2.500    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X89Y23         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDRE (Prop_fdre_C_Q)         0.178     2.678 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/Q
                         net (fo=3, routed)           0.303     2.981    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en
    RAMB36_X5Y4          FIFO36E1                                     r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.472     2.778    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    RAMB36_X5Y4          FIFO36E1                                     r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
                         clock pessimism             -0.157     2.621    
    RAMB36_X5Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.293     2.914    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.595     1.147    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X85Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y28         FDRE (Prop_fdre_C_Q)         0.100     1.247 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/Q
                         net (fo=1, routed)           0.055     1.302    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/reset_r3
    SLICE_X84Y28         LUT2 (Prop_lut2_I0_O)        0.028     1.330 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/FABRIC_PCS_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset_n_0
    SLICE_X84Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.814     1.407    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X84Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/C
                         clock pessimism             -0.249     1.158    
    SLICE_X84Y28         FDRE (Hold_fdre_C_D)         0.087     1.245    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.595     1.147    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDRE (Prop_fdre_C_Q)         0.100     1.247 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[26]/Q
                         net (fo=1, routed)           0.056     1.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage[26]
    SLICE_X90Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.814     1.407    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X90Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[26]/C
                         clock pessimism             -0.249     1.158    
    SLICE_X90Y22         FDRE (Hold_fdre_C_D)         0.059     1.217    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.948%)  route 0.118ns (54.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.619     1.171    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X99Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDRE (Prop_fdre_C_Q)         0.100     1.271 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[25]/Q
                         net (fo=7, routed)           0.118     1.389    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[25]
    SLICE_X96Y25         SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.837     1.430    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X96Y25         SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.201    
    SLICE_X96Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.299    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.603%)  route 0.159ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.622     1.174    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X102Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y23        FDRE (Prop_fdre_C_Q)         0.118     1.292 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/Q
                         net (fo=8, routed)           0.159     1.451    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[23]
    SLICE_X104Y23        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.842     1.435    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X104Y23        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.206    
    SLICE_X104Y23        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.360    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.445%)  route 0.111ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.623     1.175    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.100     1.275 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[1]/Q
                         net (fo=4, routed)           0.111     1.386    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[1]
    SLICE_X104Y23        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.842     1.435    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X104Y23        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/CLK
                         clock pessimism             -0.249     1.186    
    SLICE_X104Y23        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.281    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.619     1.171    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X95Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDRE (Prop_fdre_C_Q)         0.100     1.271 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.326    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X95Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.837     1.430    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X95Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/C
                         clock pessimism             -0.259     1.171    
    SLICE_X95Y24         FDRE (Hold_fdre_C_D)         0.047     1.218    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.620     1.172    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X93Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDRE (Prop_fdre_C_Q)         0.100     1.272 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]/Q
                         net (fo=1, routed)           0.055     1.327    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[33]
    SLICE_X93Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.839     1.432    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X93Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[33]/C
                         clock pessimism             -0.260     1.172    
    SLICE_X93Y22         FDRE (Hold_fdre_C_D)         0.047     1.219    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.599     1.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/out
    SLICE_X89Y31         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDRE (Prop_fdre_C_Q)         0.100     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X89Y31         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/out
    SLICE_X89Y31         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg/C
                         clock pessimism             -0.260     1.151    
    SLICE_X89Y31         FDRE (Hold_fdre_C_D)         0.047     1.198    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.627     1.179    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/out
    SLICE_X93Y34         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y34         FDRE (Prop_fdre_C_Q)         0.100     1.279 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.334    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X93Y34         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.846     1.439    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/out
    SLICE_X93Y34         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/C
                         clock pessimism             -0.260     1.179    
    SLICE_X93Y34         FDRE (Hold_fdre_C_D)         0.047     1.226    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X5Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y2       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X108Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X110Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X110Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X110Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X110Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y23        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y23        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X100Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X100Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X100Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X100Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X100Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X100Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X100Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X100Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        2.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.259ns (4.363%)  route 5.678ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.678     8.081    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 0.259ns (4.437%)  route 5.579ns (95.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.579     7.982    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y194        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.259ns (4.655%)  route 5.305ns (95.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.305     7.708    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y190        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.259ns (4.805%)  route 5.131ns (95.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 10.850 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.131     7.534    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.850    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.850    
                         clock uncertainty           -0.170    10.680    
    ILOGIC_X1Y188        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.237    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.237    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.259ns (5.159%)  route 4.761ns (94.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.761     7.164    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.259ns (5.162%)  route 4.759ns (94.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.759     7.162    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.846    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y182        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.259ns (5.842%)  route 4.174ns (94.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.174     6.577    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y168        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.259ns (6.839%)  route 3.528ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.528     5.931    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y158        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.611%)  route 0.275ns (57.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.275     0.479    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y154       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.131%)  route 0.269ns (56.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.269     0.473    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X113Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y154       FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  7.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.345ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.118ns (5.506%)  route 2.025ns (94.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.025     3.014    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y158        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.118ns (4.752%)  route 2.365ns (95.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.365     3.354    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.590    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y168        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             2.014ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.118ns (4.209%)  route 2.685ns (95.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.685     3.674    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.589    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.015ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.118ns (4.206%)  route 2.688ns (95.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.688     3.677    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.591    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y182        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.205ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.118ns (3.931%)  route 2.884ns (96.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.884     3.873    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.597    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.170     1.767    
    ILOGIC_X1Y188        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.668    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.294ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.118ns (3.816%)  route 2.974ns (96.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.974     3.963    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y190        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.118ns (3.647%)  route 3.118ns (96.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.118     4.107    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y194        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           4.107    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.118ns (3.588%)  route 3.171ns (96.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.171     4.160    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           4.160    
  -------------------------------------------------------------------
                         slack                                  2.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        4.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.259ns (6.387%)  route 3.796ns (93.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.796     6.199    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y112        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.259ns (6.553%)  route 3.693ns (93.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.693     6.096    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.843    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.259ns (6.729%)  route 3.590ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.590     5.993    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.841    
                         clock uncertainty           -0.170    10.671    
    ILOGIC_X1Y116        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.228    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.259ns (6.914%)  route 3.487ns (93.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.487     5.890    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.259ns (7.903%)  route 3.018ns (92.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.018     5.421    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.848    
                         clock uncertainty           -0.170    10.678    
    ILOGIC_X1Y146        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.235    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.259ns (9.481%)  route 2.473ns (90.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.473     4.876    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y138        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.259ns (9.524%)  route 2.460ns (90.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.460     4.863    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y130        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.259ns (9.838%)  route 2.374ns (90.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.374     4.777    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.759ns  (logic 0.204ns (26.895%)  route 0.555ns (73.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.555     0.759    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y120       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y120       FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.674ns  (logic 0.204ns (30.285%)  route 0.470ns (69.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.470     0.674    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X112Y120       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y120       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  7.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.118ns (7.684%)  route 1.418ns (92.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.418     2.407    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y136        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.118ns (7.481%)  route 1.459ns (92.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.459     2.448    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y130        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.118ns (7.428%)  route 1.471ns (92.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.471     2.460    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y138        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.118ns (6.296%)  route 1.756ns (93.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.756     2.745    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.593    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.593    
                         clock uncertainty            0.170     1.763    
    ILOGIC_X1Y146        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.664    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.118ns (5.553%)  route 2.007ns (94.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.007     2.996    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.754    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.655    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.118ns (5.405%)  route 2.065ns (94.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.065     3.054    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.586    
                         clock uncertainty            0.170     1.756    
    ILOGIC_X1Y116        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.657    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.118ns (5.265%)  route 2.123ns (94.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.123     3.112    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.118ns (5.132%)  route 2.181ns (94.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.181     3.170    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.589    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y112        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  1.510    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        3.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.259ns (6.078%)  route 4.002ns (93.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.002     6.405    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y108        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.259ns (6.229%)  route 3.899ns (93.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.899     6.302    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.866    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.866    
                         clock uncertainty           -0.170    10.696    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.253    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.259ns (7.152%)  route 3.362ns (92.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.362     5.765    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.859    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.859    
                         clock uncertainty           -0.170    10.689    
    ILOGIC_X1Y120        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.246    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.259ns (7.680%)  route 3.113ns (92.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 10.869 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.113     5.516    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.869    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.869    
                         clock uncertainty           -0.170    10.699    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.256    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.259ns (8.619%)  route 2.746ns (91.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 10.868 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.746     5.149    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.868    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.868    
                         clock uncertainty           -0.170    10.698    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.255    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.259ns (8.913%)  route 2.647ns (91.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.647     5.050    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.259ns (9.846%)  route 2.371ns (90.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.371     4.774    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.861    
                         clock uncertainty           -0.170    10.691    
    ILOGIC_X1Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.248    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -4.774    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.259ns (10.239%)  route 2.271ns (89.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.271     4.674    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.863    
                         clock uncertainty           -0.170    10.693    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.250    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.568ns  (logic 0.204ns (35.932%)  route 0.364ns (64.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X117Y130       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.364     0.568    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X115Y131       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y131       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.642ns  (logic 0.223ns (34.724%)  route 0.419ns (65.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.419     0.642    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X110Y128       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y128       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  7.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.118ns (7.986%)  route 1.360ns (92.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.360     2.349    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.608    
                         clock uncertainty            0.170     1.778    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.679    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.118ns (7.695%)  route 1.415ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.415     2.404    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.606    
                         clock uncertainty            0.170     1.776    
    ILOGIC_X1Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.677    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.118ns (7.028%)  route 1.561ns (92.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.561     2.550    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.118ns (6.813%)  route 1.614ns (93.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.614     2.603    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.118ns (6.135%)  route 1.805ns (93.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.805     2.794    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X1Y148        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.118ns (5.727%)  route 1.942ns (94.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.942     2.931    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.603    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.603    
                         clock uncertainty            0.170     1.773    
    ILOGIC_X1Y120        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.674    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.118ns (5.006%)  route 2.239ns (94.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.239     3.228    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.612    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.612    
                         clock uncertainty            0.170     1.782    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.683    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.602ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.118ns (4.886%)  route 2.297ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.297     3.286    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y108        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  1.602    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.259ns (4.105%)  route 6.050ns (95.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         6.050     8.453    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.829    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.829    
                         clock uncertainty           -0.170    10.660    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.217    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 0.259ns (4.172%)  route 5.949ns (95.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.949     8.352    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.827    
                         clock uncertainty           -0.170    10.658    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.215    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.259ns (4.869%)  route 5.061ns (95.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.828 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.061     7.464    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.828    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.828    
                         clock uncertainty           -0.170    10.659    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.216    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.259ns (4.969%)  route 4.954ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.954     7.357    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.259ns (5.069%)  route 4.851ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.851     7.254    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.259ns (5.173%)  route 4.748ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.748     7.151    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.832    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.832    
                         clock uncertainty           -0.170    10.663    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.220    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.220    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.259ns (5.513%)  route 4.439ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.439     6.842    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.259ns (5.637%)  route 4.336ns (94.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.336     6.739    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y98         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.662ns  (logic 0.204ns (30.831%)  route 0.458ns (69.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.458     0.662    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y81        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y81        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.437%)  route 0.277ns (57.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     0.481    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y83        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y83        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.815ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.118ns (4.548%)  route 2.477ns (95.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.477     3.466    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.580    
                         clock uncertainty            0.170     1.750    
    ILOGIC_X1Y98         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.651    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.874ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.118ns (4.448%)  route 2.535ns (95.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.535     3.524    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.579    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.579    
                         clock uncertainty            0.170     1.749    
    ILOGIC_X1Y96         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.650    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             2.049ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.118ns (4.174%)  route 2.709ns (95.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.709     3.698    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.578    
                         clock uncertainty            0.170     1.748    
    ILOGIC_X1Y90         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.649    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.118ns (4.090%)  route 2.767ns (95.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.767     3.756    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.577    
                         clock uncertainty            0.170     1.747    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.648    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.169ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.118ns (4.010%)  route 2.825ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.825     3.814    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.232ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.118ns (3.927%)  route 2.887ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.887     3.876    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.573    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.573    
                         clock uncertainty            0.170     1.743    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.644    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.726ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.118ns (3.373%)  route 3.380ns (96.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.380     4.369    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.572    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.572    
                         clock uncertainty            0.170     1.742    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.643    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           4.369    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.780ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.118ns (3.320%)  route 3.436ns (96.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.436     4.425    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  2.780    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        1.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.259ns (3.922%)  route 6.344ns (96.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         6.344     8.747    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.845    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.259ns (3.978%)  route 6.251ns (96.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         6.251     8.654    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.844    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 0.259ns (4.041%)  route 6.151ns (95.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         6.151     8.554    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.259ns (4.241%)  route 5.848ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.848     8.251    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y68         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 0.259ns (4.683%)  route 5.271ns (95.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.271     7.674    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.259ns (4.776%)  route 5.164ns (95.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.164     7.567    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y82         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.259ns (5.282%)  route 4.645ns (94.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.645     7.048    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y92         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.259ns (5.395%)  route 4.542ns (94.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.542     6.945    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.847    
                         clock uncertainty           -0.170    10.677    
    ILOGIC_X1Y94         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.234    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.591ns  (logic 0.223ns (37.741%)  route 0.368ns (62.259%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.368     0.591    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X111Y76        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y76        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.049%)  route 0.281ns (57.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.281     0.485    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X111Y76        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y76        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  7.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.919ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.118ns (4.353%)  route 2.593ns (95.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.593     3.582    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.592    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.592    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y94         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.978ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.118ns (4.262%)  route 2.651ns (95.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.651     3.640    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y92         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             2.279ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.118ns (3.853%)  route 2.945ns (96.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.945     3.934    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y82         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.344ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.118ns (3.776%)  route 3.007ns (96.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.007     3.996    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.582    
                         clock uncertainty            0.170     1.751    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.652    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.996    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.660ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.118ns (3.428%)  route 3.324ns (96.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.324     4.313    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.752    
    ILOGIC_X1Y68         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.653    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.822ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.118ns (3.269%)  route 3.492ns (96.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.492     4.481    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.757    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.658    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           4.481    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.876ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.118ns (3.219%)  route 3.547ns (96.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.547     4.536    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           4.536    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.118ns (3.178%)  route 3.595ns (96.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.595     4.584    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           4.584    
  -------------------------------------------------------------------
                         slack                                  2.923    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        2.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.259ns (4.961%)  route 4.962ns (95.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.962     7.365    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.761    
                         clock uncertainty           -0.170    10.591    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.148    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.259ns (5.253%)  route 4.672ns (94.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.672     7.075    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.758    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.170    10.588    
    ILOGIC_X0Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.145    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.259ns (6.138%)  route 3.961ns (93.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.961     6.364    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.757    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.757    
                         clock uncertainty           -0.170    10.587    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.144    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.259ns (6.296%)  route 3.855ns (93.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.855     6.258    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.259ns (6.448%)  route 3.758ns (93.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.758     6.161    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.259ns (6.972%)  route 3.456ns (93.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.456     5.859    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.259ns (7.167%)  route 3.355ns (92.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.355     5.758    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.259ns (7.755%)  route 3.081ns (92.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.081     5.484    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y48         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.937%)  route 0.282ns (58.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.282     0.486    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y43         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.059     7.941    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.478ns  (logic 0.204ns (42.641%)  route 0.274ns (57.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.274     0.478    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y42         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)       -0.062     7.938    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  7.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.118ns (6.186%)  route 1.790ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.790     2.779    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.617    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.170     1.787    
    ILOGIC_X0Y48         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.688    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.118ns (5.748%)  route 1.935ns (94.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.935     2.924    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.118ns (5.596%)  route 1.991ns (94.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.991     2.980    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.118ns (5.184%)  route 2.158ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.158     3.147    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.614    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.614    
                         clock uncertainty            0.170     1.784    
    ILOGIC_X0Y38         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.685    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.118ns (5.069%)  route 2.210ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.210     3.199    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.579ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.118ns (4.940%)  route 2.271ns (95.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.271     3.260    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.610    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.170     1.780    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.681    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.118ns (4.233%)  route 2.670ns (95.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.670     3.659    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y14         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.128ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.118ns (4.009%)  route 2.825ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.825     3.814    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.615    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  2.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.259ns (5.051%)  route 4.869ns (94.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.869     7.272    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.789    
                         clock uncertainty           -0.170    10.619    
    ILOGIC_X0Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.176    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.259ns (5.358%)  route 4.575ns (94.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.575     6.978    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.785    
                         clock uncertainty           -0.170    10.615    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.172    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.293ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.259ns (5.472%)  route 4.474ns (94.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.474     6.877    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.259ns (5.585%)  route 4.378ns (94.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.782 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.378     6.781    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.507    10.782    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.782    
                         clock uncertainty           -0.170    10.612    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.169    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.169    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.259ns (5.869%)  route 4.154ns (94.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.154     6.557    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.259ns (5.996%)  route 4.061ns (94.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.784 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.061     6.464    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.784    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.784    
                         clock uncertainty           -0.170    10.614    
    ILOGIC_X0Y32         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.171    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.259ns (6.613%)  route 3.657ns (93.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.790 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.657     6.060    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.790    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.790    
                         clock uncertainty           -0.170    10.620    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.177    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.259ns (6.788%)  route 3.556ns (93.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.213     2.144    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.259     2.403 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.556     5.959    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.791    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.791    
                         clock uncertainty           -0.170    10.621    
    ILOGIC_X0Y42         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.178    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.996%)  route 0.380ns (63.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380     0.603    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X24Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.592ns  (logic 0.223ns (37.644%)  route 0.369ns (62.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.369     0.592    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X24Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y45         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  7.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.118ns (5.452%)  route 2.046ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.046     3.035    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.118ns (5.315%)  route 2.102ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.102     3.091    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y40         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.118ns (4.829%)  route 2.326ns (95.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.326     3.315    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.637    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.637    
                         clock uncertainty            0.170     1.807    
    ILOGIC_X0Y32         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.708    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.118ns (4.736%)  route 2.374ns (95.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.374     3.363    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.635    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.170     1.805    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.706    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.795ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.118ns (4.488%)  route 2.511ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.511     3.500    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.634    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.634    
                         clock uncertainty            0.170     1.804    
    ILOGIC_X0Y20         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.705    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.844ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.118ns (4.403%)  route 2.562ns (95.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.562     3.551    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.636    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.636    
                         clock uncertainty            0.170     1.806    
    ILOGIC_X0Y18         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.707    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.897ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.118ns (4.313%)  route 2.618ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.618     3.607    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.638    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.638    
                         clock uncertainty            0.170     1.808    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.709    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             2.052ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.118ns (4.076%)  route 2.777ns (95.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.527     0.871    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.777     3.766    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.643    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.643    
                         clock uncertainty            0.170     1.813    
    ILOGIC_X0Y10         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.714    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  2.052    





---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.825ns  (logic 0.204ns (24.719%)  route 0.621ns (75.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X117Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.621     0.825    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X116Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y150       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.510ns  (logic 0.204ns (40.007%)  route 0.306ns (59.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.306     0.510    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X116Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y150       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.938%)  route 0.273ns (55.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.273     0.496    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y150       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.762%)  route 0.298ns (57.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X117Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.298     0.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X118Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X118Y149       FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  7.500    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.119ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.904ns  (logic 0.223ns (24.661%)  route 0.681ns (75.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.681     0.904    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X118Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X118Y149       FDRE (Setup_fdre_C_D)        0.023     8.023    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.124ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.815ns  (logic 0.204ns (25.041%)  route 0.611ns (74.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.611     0.815    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X118Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X118Y149       FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  7.124    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.734ns  (logic 0.223ns (30.372%)  route 0.511ns (69.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.511     0.734    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X117Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y149       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.665ns  (logic 0.223ns (33.526%)  route 0.442ns (66.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X117Y154       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.442     0.665    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X117Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y149       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  7.325    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.247ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.661ns  (logic 0.204ns (30.864%)  route 0.457ns (69.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.457     0.661    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X112Y119       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.887%)  route 0.382ns (63.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.382     0.605    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X112Y118       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y118       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.611%)  route 0.275ns (57.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.275     0.479    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X113Y118       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y118       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.820%)  route 0.323ns (59.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.323     0.546    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X113Y118       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y118       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.445    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.261ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.729ns  (logic 0.223ns (30.588%)  route 0.506ns (69.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y125                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y125       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.506     0.729    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X107Y124       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  7.261    

Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.636ns  (logic 0.204ns (32.086%)  route 0.432ns (67.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y125                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y125       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.432     0.636    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X107Y124       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.678ns  (logic 0.223ns (32.908%)  route 0.455ns (67.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y125                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y125       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.455     0.678    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y123       FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.522ns  (logic 0.223ns (42.738%)  route 0.299ns (57.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.299     0.522    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X107Y124       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  7.469    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.238ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.757ns  (logic 0.223ns (29.473%)  route 0.534ns (70.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y75                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y75        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.534     0.757    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X112Y73        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y73        FDRE (Setup_fdre_C_D)       -0.005     7.995    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.388%)  route 0.357ns (63.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y75                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y75        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.357     0.561    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X109Y74        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y74        FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.999%)  route 0.364ns (62.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.364     0.587    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X111Y73        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y73        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.440%)  route 0.302ns (57.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y74                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y74        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.302     0.525    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X112Y73        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y73        FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  7.465    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.371ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.021%)  route 0.333ns (61.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.333     0.537    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X107Y71        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y71        FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.564ns  (logic 0.223ns (39.536%)  route 0.341ns (60.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.341     0.564    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y71        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y71        FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.535ns  (logic 0.223ns (41.664%)  route 0.312ns (58.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.312     0.535    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X108Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y72        FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.507ns  (logic 0.223ns (43.960%)  route 0.284ns (56.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.284     0.507    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X108Y71        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y71        FDRE (Setup_fdre_C_D)        0.022     8.022    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  7.515    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.670ns  (logic 0.223ns (33.275%)  route 0.447ns (66.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.670    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X32Y51         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.395%)  route 0.373ns (62.605%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373     0.596    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X33Y51         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.888%)  route 0.283ns (58.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.283     0.487    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y51         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.497ns  (logic 0.223ns (44.836%)  route 0.274ns (55.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.274     0.497    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X35Y43         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  7.494    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.688ns  (logic 0.223ns (32.400%)  route 0.465ns (67.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.465     0.688    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X26Y50         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.023     8.023    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.597ns  (logic 0.204ns (34.175%)  route 0.393ns (65.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.393     0.597    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X26Y50         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.218%)  route 0.279ns (57.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.279     0.483    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X26Y51         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)       -0.059     7.941    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.531ns  (logic 0.223ns (42.026%)  route 0.308ns (57.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.308     0.531    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X26Y50         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  7.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack       15.206ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.206ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.820ns  (logic 0.259ns (31.588%)  route 0.561ns (68.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y131                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X38Y131        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.561     0.820    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[10]
    SLICE_X38Y130        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X38Y130        FDRE (Setup_fdre_C_D)        0.026    16.026    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                 15.206    

Slack (MET) :             15.207ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.733ns  (logic 0.236ns (32.178%)  route 0.497ns (67.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.497     0.733    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[20]
    SLICE_X38Y130        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X38Y130        FDRE (Setup_fdre_C_D)       -0.060    15.940    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         15.940    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 15.207    

Slack (MET) :             15.208ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.787ns  (logic 0.223ns (28.345%)  route 0.564ns (71.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y131                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X39Y131        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.564     0.787    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[10]
    SLICE_X41Y131        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X41Y131        FDRE (Setup_fdre_C_D)       -0.005    15.995    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                 15.208    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.725ns  (logic 0.259ns (35.708%)  route 0.466ns (64.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.466     0.725    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[3]
    SLICE_X47Y130        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X47Y130        FDRE (Setup_fdre_C_D)       -0.009    15.991    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         15.991    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.714ns  (logic 0.259ns (36.268%)  route 0.455ns (63.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.455     0.714    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[12]
    SLICE_X47Y130        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X47Y130        FDRE (Setup_fdre_C_D)       -0.009    15.991    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         15.991    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.282ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.708ns  (logic 0.223ns (31.495%)  route 0.485ns (68.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.485     0.708    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[26]
    SLICE_X37Y132        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X37Y132        FDRE (Setup_fdre_C_D)       -0.010    15.990    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 15.282    

Slack (MET) :             15.283ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.615ns  (logic 0.236ns (38.372%)  route 0.379ns (61.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.379     0.615    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[6]
    SLICE_X47Y130        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X47Y130        FDRE (Setup_fdre_C_D)       -0.102    15.898    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 15.283    

Slack (MET) :             15.294ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.693ns  (logic 0.259ns (37.391%)  route 0.434ns (62.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.434     0.693    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[17]
    SLICE_X41Y131        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X41Y131        FDRE (Setup_fdre_C_D)       -0.013    15.987    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 15.294    

Slack (MET) :             15.295ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.616ns  (logic 0.236ns (38.302%)  route 0.380ns (61.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X38Y132        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.380     0.616    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[31]
    SLICE_X40Y132        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X40Y132        FDRE (Setup_fdre_C_D)       -0.089    15.911    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                 15.295    

Slack (MET) :             15.301ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.610ns  (logic 0.236ns (38.666%)  route 0.374ns (61.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.374     0.610    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[18]
    SLICE_X35Y132        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X35Y132        FDRE (Setup_fdre_C_D)       -0.089    15.911    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                 15.301    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.294ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.859ns  (logic 0.204ns (23.744%)  route 0.655ns (76.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y1          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.655     0.859    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X89Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X89Y1          FDRE (Setup_fdre_C_D)       -0.087    10.153    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.153    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.441%)  route 0.406ns (66.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X92Y1          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.406     0.610    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X91Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X91Y1          FDRE (Setup_fdre_C_D)       -0.091    10.149    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.541ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.606ns  (logic 0.236ns (38.936%)  route 0.370ns (61.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X70Y27         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.370     0.606    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X69Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X69Y27         FDRE (Setup_fdre_C_D)       -0.093    10.147    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  9.541    

Slack (MET) :             9.590ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.450%)  route 0.388ns (65.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y12                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X89Y12         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.388     0.592    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X88Y12         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X88Y12         FDRE (Setup_fdre_C_D)       -0.058    10.182    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  9.590    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.585ns  (logic 0.204ns (34.868%)  route 0.381ns (65.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y12                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X89Y12         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.381     0.585    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X88Y12         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X88Y12         FDRE (Setup_fdre_C_D)       -0.058    10.182    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.581ns  (logic 0.204ns (35.141%)  route 0.377ns (64.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.377     0.581    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X58Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X58Y7          FDRE (Setup_fdre_C_D)       -0.061    10.179    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.179    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.605ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.627ns  (logic 0.223ns (35.543%)  route 0.404ns (64.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.404     0.627    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X57Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X57Y7          FDRE (Setup_fdre_C_D)       -0.008    10.232    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  9.605    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.527ns  (logic 0.204ns (38.674%)  route 0.323ns (61.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y1          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.323     0.527    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X91Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X91Y1          FDRE (Setup_fdre_C_D)       -0.090    10.150    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.627ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.604ns  (logic 0.259ns (42.895%)  route 0.345ns (57.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y16                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X84Y16         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.345     0.604    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X85Y16         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X85Y16         FDRE (Setup_fdre_C_D)       -0.009    10.231    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  9.627    

Slack (MET) :             9.628ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.605ns  (logic 0.259ns (42.832%)  route 0.346ns (57.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X84Y13         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.346     0.605    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X85Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X85Y13         FDRE (Setup_fdre_C_D)       -0.007    10.233    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  9.628    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.218ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.218ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.689ns  (logic 0.236ns (34.248%)  route 0.453ns (65.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y4                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y4          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.453     0.689    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X94Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X94Y5          FDRE (Setup_fdre_C_D)       -0.093     7.907    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  7.218    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.577%)  route 0.463ns (69.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y2                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X92Y2          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.463     0.667    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X93Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y2          FDRE (Setup_fdre_C_D)       -0.090     7.910    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.651ns  (logic 0.204ns (31.352%)  route 0.447ns (68.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.447     0.651    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X66Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X66Y25         FDRE (Setup_fdre_C_D)       -0.065     7.935    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  7.284    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.680ns  (logic 0.223ns (32.806%)  route 0.457ns (67.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.457     0.680    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X59Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y9          FDRE (Setup_fdre_C_D)       -0.009     7.991    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.579ns  (logic 0.204ns (35.263%)  route 0.375ns (64.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.375     0.579    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X65Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)       -0.093     7.907    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.369%)  route 0.466ns (67.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y15                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X89Y15         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.466     0.689    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X88Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X88Y15         FDRE (Setup_fdre_C_D)        0.026     8.026    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.142%)  route 0.360ns (63.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y2                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X92Y2          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.360     0.564    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X93Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y2          FDRE (Setup_fdre_C_D)       -0.091     7.909    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.584ns  (logic 0.204ns (34.953%)  route 0.380ns (65.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y15                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X89Y15         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.380     0.584    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X88Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X88Y15         FDRE (Setup_fdre_C_D)       -0.061     7.939    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.610ns  (logic 0.223ns (36.531%)  route 0.387ns (63.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y2                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y2          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.387     0.610    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X94Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X94Y5          FDRE (Setup_fdre_C_D)       -0.019     7.981    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.186%)  route 0.360ns (63.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.360     0.564    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X58Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y9          FDRE (Setup_fdre_C_D)       -0.058     7.942    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  7.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        6.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (31.992%)  route 0.474ns (68.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.614     3.252    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.474     3.949    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (31.992%)  route 0.474ns (68.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.614     3.252    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.474     3.949    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (31.992%)  route 0.474ns (68.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.614     3.252    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.474     3.949    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (31.992%)  route 0.474ns (68.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.614     3.252    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.474     3.949    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (31.992%)  route 0.474ns (68.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.614     3.252    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.474     3.949    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (31.992%)  route 0.474ns (68.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.614     3.252    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.474     3.949    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (31.992%)  route 0.474ns (68.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.614     3.252    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.474     3.949    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X112Y121       FDPE (Recov_fdpe_C_PRE)     -0.178    10.937    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (31.992%)  route 0.474ns (68.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.614     3.252    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.474     3.949    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.115    
    SLICE_X112Y121       FDPE (Recov_fdpe_C_PRE)     -0.178    10.937    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.687%)  route 0.352ns (63.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.204     3.455 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.352     3.807    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y122       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X112Y122       FDPE (Recov_fdpe_C_PRE)     -0.261    10.853    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.687%)  route 0.352ns (63.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.613     3.251    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDPE (Prop_fdpe_C_Q)         0.204     3.455 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.352     3.807    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y122       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X112Y122       FDPE (Recov_fdpe_C_PRE)     -0.261    10.853    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  7.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.072%)  route 0.148ns (61.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDPE (Prop_fdpe_C_Q)         0.091     1.457 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.148     1.605    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y122       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.235     1.377    
    SLICE_X111Y122       FDPE (Remov_fdpe_C_PRE)     -0.110     1.267    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.072%)  route 0.148ns (61.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDPE (Prop_fdpe_C_Q)         0.091     1.457 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.148     1.605    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y122       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.329     1.612    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.235     1.377    
    SLICE_X111Y122       FDPE (Remov_fdpe_C_PRE)     -0.110     1.267    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDPE (Prop_fdpe_C_Q)         0.091     1.457 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.618    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.330     1.613    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.236     1.377    
    SLICE_X111Y121       FDCE (Remov_fdce_C_CLR)     -0.107     1.270    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDPE (Prop_fdpe_C_Q)         0.091     1.457 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.618    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.330     1.613    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.236     1.377    
    SLICE_X111Y121       FDCE (Remov_fdce_C_CLR)     -0.107     1.270    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDPE (Prop_fdpe_C_Q)         0.091     1.457 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.618    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.330     1.613    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.236     1.377    
    SLICE_X111Y121       FDCE (Remov_fdce_C_CLR)     -0.107     1.270    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDPE (Prop_fdpe_C_Q)         0.091     1.457 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.618    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.330     1.613    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.236     1.377    
    SLICE_X111Y121       FDCE (Remov_fdce_C_CLR)     -0.107     1.270    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDPE (Prop_fdpe_C_Q)         0.091     1.457 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.618    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.330     1.613    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.236     1.377    
    SLICE_X111Y121       FDPE (Remov_fdpe_C_PRE)     -0.110     1.267    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDPE (Prop_fdpe_C_Q)         0.091     1.457 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.618    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.330     1.613    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.236     1.377    
    SLICE_X111Y121       FDPE (Remov_fdpe_C_PRE)     -0.110     1.267    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDPE (Prop_fdpe_C_Q)         0.091     1.457 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.618    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.330     1.613    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.236     1.377    
    SLICE_X111Y121       FDPE (Remov_fdpe_C_PRE)     -0.110     1.267    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.500%)  route 0.217ns (68.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.293     1.366    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDPE (Prop_fdpe_C_Q)         0.100     1.466 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.217     1.683    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.210     1.374    
    SLICE_X115Y121       FDCE (Remov_fdce_C_CLR)     -0.069     1.305    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.223ns (20.996%)  route 0.839ns (79.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.223     3.467 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.839     4.306    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y84        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y84        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    SLICE_X115Y84        FDCE (Recov_fdce_C_CLR)     -0.212    10.895    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.223ns (20.996%)  route 0.839ns (79.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.223     3.467 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.839     4.306    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y84        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y84        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    SLICE_X115Y84        FDCE (Recov_fdce_C_CLR)     -0.212    10.895    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.223ns (28.185%)  route 0.568ns (71.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.223     3.467 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.568     4.036    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y83        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y83        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X115Y83        FDCE (Recov_fdce_C_CLR)     -0.212    10.894    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.223ns (28.185%)  route 0.568ns (71.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.223     3.467 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.568     4.036    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y83        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y83        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X115Y83        FDCE (Recov_fdce_C_CLR)     -0.212    10.894    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.223ns (28.185%)  route 0.568ns (71.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.223     3.467 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.568     4.036    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y83        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y83        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X115Y83        FDCE (Recov_fdce_C_CLR)     -0.212    10.894    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.204ns (27.865%)  route 0.528ns (72.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.204     3.448 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.528     3.976    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X115Y86        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.308    11.144    
                         clock uncertainty           -0.035    11.109    
    SLICE_X115Y86        FDPE (Recov_fdpe_C_PRE)     -0.261    10.848    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.204ns (27.865%)  route 0.528ns (72.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.836 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.204     3.448 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.528     3.976    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X115Y86        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.836    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y86        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.308    11.144    
                         clock uncertainty           -0.035    11.109    
    SLICE_X115Y86        FDPE (Recov_fdpe_C_PRE)     -0.261    10.848    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.006%)  route 0.546ns (70.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.223     3.467 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     4.013    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y84        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y84        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    SLICE_X112Y84        FDCE (Recov_fdce_C_CLR)     -0.212    10.895    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.223ns (29.085%)  route 0.544ns (70.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.223     3.467 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.544     4.011    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y84        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y84        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    SLICE_X113Y84        FDCE (Recov_fdce_C_CLR)     -0.212    10.895    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.223ns (29.085%)  route 0.544ns (70.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.244    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.223     3.467 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.544     4.011    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y84        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y84        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    SLICE_X113Y84        FDCE (Recov_fdce_C_CLR)     -0.212    10.895    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  6.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.230%)  route 0.153ns (62.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.358    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDPE (Prop_fdpe_C_Q)         0.091     1.449 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.153     1.603    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y83        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y83        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.235     1.369    
    SLICE_X111Y83        FDCE (Remov_fdce_C_CLR)     -0.107     1.262    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.230%)  route 0.153ns (62.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.358    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDPE (Prop_fdpe_C_Q)         0.091     1.449 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.153     1.603    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y83        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y83        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.235     1.369    
    SLICE_X111Y83        FDCE (Remov_fdce_C_CLR)     -0.107     1.262    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.913%)  route 0.156ns (63.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.358    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDPE (Prop_fdpe_C_Q)         0.091     1.449 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.605    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y83        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.235     1.369    
    SLICE_X110Y83        FDCE (Remov_fdce_C_CLR)     -0.107     1.262    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.913%)  route 0.156ns (63.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.358    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDPE (Prop_fdpe_C_Q)         0.091     1.449 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.605    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y83        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.235     1.369    
    SLICE_X110Y83        FDCE (Remov_fdce_C_CLR)     -0.107     1.262    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.230%)  route 0.153ns (62.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.358    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDPE (Prop_fdpe_C_Q)         0.091     1.449 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.153     1.603    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y83        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.235     1.369    
    SLICE_X111Y83        FDPE (Remov_fdpe_C_PRE)     -0.110     1.259    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.230%)  route 0.153ns (62.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.358    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDPE (Prop_fdpe_C_Q)         0.091     1.449 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.153     1.603    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y83        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.235     1.369    
    SLICE_X111Y83        FDPE (Remov_fdpe_C_PRE)     -0.110     1.259    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.913%)  route 0.156ns (63.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.358    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDPE (Prop_fdpe_C_Q)         0.091     1.449 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.605    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y83        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.235     1.369    
    SLICE_X110Y83        FDPE (Remov_fdpe_C_PRE)     -0.110     1.259    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.913%)  route 0.156ns (63.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.358    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDPE (Prop_fdpe_C_Q)         0.091     1.449 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.605    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y83        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.235     1.369    
    SLICE_X110Y83        FDPE (Remov_fdpe_C_PRE)     -0.110     1.259    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.358    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDPE (Prop_fdpe_C_Q)         0.091     1.449 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.610    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y84        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.605    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y84        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.236     1.369    
    SLICE_X111Y84        FDPE (Remov_fdpe_C_PRE)     -0.110     1.259    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.100ns (24.893%)  route 0.302ns (75.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.357    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y83        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.100     1.457 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.302     1.759    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y84        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.576    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y84        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.210     1.366    
    SLICE_X113Y84        FDCE (Remov_fdce_C_CLR)     -0.069     1.297    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        7.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.204ns (33.007%)  route 0.414ns (66.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.204     3.374 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.414     3.788    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X29Y44         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X29Y44         FDPE (Recov_fdpe_C_PRE)     -0.261    10.848    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.204ns (33.007%)  route 0.414ns (66.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.204     3.374 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.414     3.788    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X29Y44         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X29Y44         FDPE (Recov_fdpe_C_PRE)     -0.261    10.848    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.223ns (31.147%)  route 0.493ns (68.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.393 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.493     3.886    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.318    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.154    10.954    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.223ns (31.147%)  route 0.493ns (68.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.393 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.493     3.886    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.318    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.154    10.954    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.223ns (31.147%)  route 0.493ns (68.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.393 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.493     3.886    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.318    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.154    10.954    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.223ns (31.147%)  route 0.493ns (68.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.393 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.493     3.886    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.318    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.154    10.954    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.223ns (34.768%)  route 0.418ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.393 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.418     3.811    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.318    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.212    10.896    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.223ns (34.768%)  route 0.418ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.393 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.418     3.811    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.318    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.212    10.896    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.223ns (34.768%)  route 0.418ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.393 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.418     3.811    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.318    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.212    10.896    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.223ns (34.882%)  route 0.416ns (65.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.393 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.416     3.809    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.318    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.212    10.896    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  7.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.259%)  route 0.106ns (53.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.507 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     1.613    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.228     1.431    
    SLICE_X29Y47         FDCE (Remov_fdce_C_CLR)     -0.107     1.324    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.259%)  route 0.106ns (53.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.507 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     1.613    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.228     1.431    
    SLICE_X29Y47         FDCE (Remov_fdce_C_CLR)     -0.107     1.324    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.259%)  route 0.106ns (53.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.507 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     1.613    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.228     1.431    
    SLICE_X29Y47         FDCE (Remov_fdce_C_CLR)     -0.107     1.324    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.259%)  route 0.106ns (53.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.507 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     1.613    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.228     1.431    
    SLICE_X29Y47         FDCE (Remov_fdce_C_CLR)     -0.107     1.324    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.770%)  route 0.108ns (54.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.507 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.108     1.615    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y47         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.228     1.431    
    SLICE_X28Y47         FDPE (Remov_fdpe_C_PRE)     -0.110     1.321    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.770%)  route 0.108ns (54.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.507 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.108     1.615    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y47         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.228     1.431    
    SLICE_X28Y47         FDPE (Remov_fdpe_C_PRE)     -0.110     1.321    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.770%)  route 0.108ns (54.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.507 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.108     1.615    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y47         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.228     1.431    
    SLICE_X28Y47         FDPE (Remov_fdpe_C_PRE)     -0.110     1.321    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.770%)  route 0.108ns (54.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.507 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.108     1.615    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y47         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.352     1.659    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.228     1.431    
    SLICE_X28Y47         FDPE (Remov_fdpe_C_PRE)     -0.110     1.321    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.076%)  route 0.161ns (63.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.507 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.668    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.658    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.231     1.427    
    SLICE_X29Y46         FDPE (Remov_fdpe_C_PRE)     -0.110     1.317    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.918%)  route 0.213ns (68.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.417    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.100     1.517 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.730    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y43         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.658    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y43         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.228     1.430    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.361    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        6.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.223ns (27.594%)  route 0.585ns (72.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.585     4.081    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X112Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.223ns (27.594%)  route 0.585ns (72.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.585     4.081    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X112Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.223ns (27.594%)  route 0.585ns (72.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.585     4.081    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X112Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.223ns (27.666%)  route 0.583ns (72.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.583     4.079    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.223ns (27.666%)  route 0.583ns (72.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.583     4.079    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.223ns (27.666%)  route 0.583ns (72.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.583     4.079    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.223ns (27.666%)  route 0.583ns (72.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.583     4.079    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.223ns (27.666%)  route 0.583ns (72.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.583     4.079    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.223ns (27.594%)  route 0.585ns (72.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.585     4.081    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X112Y155       FDPE (Recov_fdpe_C_PRE)     -0.178    10.955    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.223ns (27.666%)  route 0.583ns (72.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.583     4.079    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y155       FDPE (Recov_fdpe_C_PRE)     -0.178    10.955    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  6.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.198%)  route 0.160ns (63.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.634    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y153       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y153       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y153       FDCE (Remov_fdce_C_CLR)     -0.107     1.314    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.198%)  route 0.160ns (63.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.634    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y153       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y153       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y153       FDCE (Remov_fdce_C_CLR)     -0.107     1.314    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.198%)  route 0.160ns (63.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.634    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y153       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y153       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y153       FDCE (Remov_fdce_C_CLR)     -0.107     1.314    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.198%)  route 0.160ns (63.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.634    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y153       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y153       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y153       FDCE (Remov_fdce_C_CLR)     -0.107     1.314    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.898%)  route 0.162ns (64.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.162     1.637    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y153       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X110Y153       FDPE (Remov_fdpe_C_PRE)     -0.110     1.311    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.898%)  route 0.162ns (64.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.162     1.637    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y153       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X110Y153       FDPE (Remov_fdpe_C_PRE)     -0.110     1.311    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.898%)  route 0.162ns (64.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.162     1.637    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y153       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X110Y153       FDPE (Remov_fdpe_C_PRE)     -0.110     1.311    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.898%)  route 0.162ns (64.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.162     1.637    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y153       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X110Y153       FDPE (Remov_fdpe_C_PRE)     -0.110     1.311    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.194%)  route 0.147ns (61.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.473 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.147     1.620    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y154       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.235     1.396    
    SLICE_X111Y154       FDPE (Remov_fdpe_C_PRE)     -0.110     1.286    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.194%)  route 0.147ns (61.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y153       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDPE (Prop_fdpe_C_Q)         0.091     1.473 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.147     1.620    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y154       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.235     1.396    
    SLICE_X111Y154       FDPE (Remov_fdpe_C_PRE)     -0.110     1.286    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.259ns (27.162%)  route 0.695ns (72.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.695     4.185    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X116Y130       FDCE (Recov_fdce_C_CLR)     -0.212    10.926    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.259ns (27.162%)  route 0.695ns (72.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.695     4.185    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X116Y130       FDCE (Recov_fdce_C_CLR)     -0.212    10.926    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.259ns (27.162%)  route 0.695ns (72.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.695     4.185    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X116Y130       FDCE (Recov_fdce_C_CLR)     -0.212    10.926    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.259ns (27.162%)  route 0.695ns (72.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.695     4.185    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X116Y130       FDCE (Recov_fdce_C_CLR)     -0.212    10.926    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.259ns (27.162%)  route 0.695ns (72.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.695     4.185    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X116Y130       FDCE (Recov_fdce_C_CLR)     -0.212    10.926    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.259ns (27.162%)  route 0.695ns (72.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.695     4.185    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X116Y130       FDCE (Recov_fdce_C_CLR)     -0.212    10.926    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.259ns (27.162%)  route 0.695ns (72.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.695     4.185    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y130       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y130       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X116Y130       FDPE (Recov_fdpe_C_PRE)     -0.178    10.960    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.259ns (27.162%)  route 0.695ns (72.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.695     4.185    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y130       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y130       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X116Y130       FDPE (Recov_fdpe_C_PRE)     -0.178    10.960    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.259ns (33.842%)  route 0.506ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.506     3.996    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y131       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y131       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X117Y131       FDCE (Recov_fdce_C_CLR)     -0.212    10.926    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.259ns (33.842%)  route 0.506ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.259     3.490 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.506     3.996    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y131       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y131       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.173    
                         clock uncertainty           -0.035    11.138    
    SLICE_X117Y131       FDCE (Recov_fdce_C_CLR)     -0.212    10.926    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  6.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.407%)  route 0.145ns (57.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X114Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y134       FDPE (Prop_fdpe_C_Q)         0.107     1.473 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X114Y133       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.610    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.233     1.377    
    SLICE_X114Y133       FDCE (Remov_fdce_C_CLR)     -0.086     1.291    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.407%)  route 0.145ns (57.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X114Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y134       FDPE (Prop_fdpe_C_Q)         0.107     1.473 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X114Y133       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.610    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.233     1.377    
    SLICE_X114Y133       FDCE (Remov_fdce_C_CLR)     -0.086     1.291    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.407%)  route 0.145ns (57.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X114Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y134       FDPE (Prop_fdpe_C_Q)         0.107     1.473 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X114Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.610    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.233     1.377    
    SLICE_X114Y133       FDPE (Remov_fdpe_C_PRE)     -0.088     1.289    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.407%)  route 0.145ns (57.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X114Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y134       FDPE (Prop_fdpe_C_Q)         0.107     1.473 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X114Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.610    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.233     1.377    
    SLICE_X114Y133       FDPE (Remov_fdpe_C_PRE)     -0.088     1.289    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.407%)  route 0.145ns (57.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X114Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y134       FDPE (Prop_fdpe_C_Q)         0.107     1.473 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X114Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.610    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.233     1.377    
    SLICE_X114Y133       FDPE (Remov_fdpe_C_PRE)     -0.088     1.289    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.407%)  route 0.145ns (57.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X114Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y134       FDPE (Prop_fdpe_C_Q)         0.107     1.473 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X114Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.610    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.233     1.377    
    SLICE_X114Y133       FDPE (Remov_fdpe_C_PRE)     -0.088     1.289    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.407%)  route 0.145ns (57.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X114Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y134       FDPE (Prop_fdpe_C_Q)         0.107     1.473 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X114Y133       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.610    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.233     1.377    
    SLICE_X114Y133       FDPE (Remov_fdpe_C_PRE)     -0.088     1.289    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.102%)  route 0.147ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.365    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.107     1.472 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.147     1.619    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X114Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.609    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     1.376    
    SLICE_X114Y132       FDPE (Remov_fdpe_C_PRE)     -0.088     1.288    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.102%)  route 0.147ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.365    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X114Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDPE (Prop_fdpe_C_Q)         0.107     1.472 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.147     1.619    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X114Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.609    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X114Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.233     1.376    
    SLICE_X114Y132       FDPE (Remov_fdpe_C_PRE)     -0.088     1.288    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.107ns (30.470%)  route 0.244ns (69.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.366    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X114Y134       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y134       FDPE (Prop_fdpe_C_Q)         0.107     1.473 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.244     1.717    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y133       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.639    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y133       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.429    
    SLICE_X110Y133       FDCE (Remov_fdce_C_CLR)     -0.105     1.324    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        6.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.259ns (30.534%)  route 0.589ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.259     3.507 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.096    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y76        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y76        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.212    10.899    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.259ns (30.534%)  route 0.589ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.259     3.507 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.096    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y76        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y76        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.212    10.899    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.259ns (30.534%)  route 0.589ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.259     3.507 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.096    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y76        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y76        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.212    10.899    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.259ns (30.534%)  route 0.589ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.259     3.507 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.096    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y76        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y76        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.212    10.899    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.259ns (30.534%)  route 0.589ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.259     3.507 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.096    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y76        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.178    10.933    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.259ns (30.534%)  route 0.589ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.259     3.507 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.096    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y76        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.178    10.933    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.236ns (30.924%)  route 0.527ns (69.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 10.884 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.236     3.484 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.527     4.011    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X110Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.555    10.884    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.308    11.192    
                         clock uncertainty           -0.035    11.156    
    SLICE_X110Y74        FDPE (Recov_fdpe_C_PRE)     -0.258    10.898    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.236ns (30.924%)  route 0.527ns (69.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 10.884 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.236     3.484 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.527     4.011    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X110Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.555    10.884    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.308    11.192    
                         clock uncertainty           -0.035    11.156    
    SLICE_X110Y74        FDPE (Recov_fdpe_C_PRE)     -0.258    10.898    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.259ns (33.991%)  route 0.503ns (66.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.259     3.507 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.503     4.010    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.212    10.898    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.259ns (33.991%)  route 0.503ns (66.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.611     3.248    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.259     3.507 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.503     4.010    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.212    10.898    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  6.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.161%)  route 0.159ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.629    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.327     1.609    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.235     1.374    
    SLICE_X108Y75        FDCE (Remov_fdce_C_CLR)     -0.086     1.288    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.161%)  route 0.159ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.629    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.327     1.609    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.235     1.374    
    SLICE_X108Y75        FDCE (Remov_fdce_C_CLR)     -0.086     1.288    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.161%)  route 0.159ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.629    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.327     1.609    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.235     1.374    
    SLICE_X108Y75        FDCE (Remov_fdce_C_CLR)     -0.086     1.288    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.161%)  route 0.159ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.629    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y75        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.327     1.609    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.235     1.374    
    SLICE_X108Y75        FDPE (Remov_fdpe_C_PRE)     -0.088     1.286    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.161%)  route 0.159ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.629    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y75        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.327     1.609    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.235     1.374    
    SLICE_X108Y75        FDPE (Remov_fdpe_C_PRE)     -0.088     1.286    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.161%)  route 0.159ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.629    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y75        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.327     1.609    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.235     1.374    
    SLICE_X108Y75        FDPE (Remov_fdpe_C_PRE)     -0.088     1.286    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.161%)  route 0.159ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.629    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y75        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.327     1.609    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.235     1.374    
    SLICE_X108Y75        FDPE (Remov_fdpe_C_PRE)     -0.088     1.286    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.161%)  route 0.159ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.629    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y75        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.327     1.609    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.235     1.374    
    SLICE_X108Y75        FDPE (Remov_fdpe_C_PRE)     -0.088     1.286    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.107ns (34.534%)  route 0.203ns (65.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.203     1.672    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y76        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.328     1.610    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y76        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.235     1.375    
    SLICE_X108Y76        FDCE (Remov_fdce_C_CLR)     -0.086     1.289    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.107ns (28.985%)  route 0.262ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.291     1.363    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDPE (Prop_fdpe_C_Q)         0.107     1.470 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.262     1.732    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X110Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.326     1.608    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.398    
    SLICE_X110Y74        FDPE (Remov_fdpe_C_PRE)     -0.108     1.290    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        7.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.477%)  route 0.465ns (69.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDPE (Prop_fdpe_C_Q)         0.204     3.401 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.465     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X22Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579    10.854    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.322    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X22Y46         FDPE (Recov_fdpe_C_PRE)     -0.270    10.871    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.477%)  route 0.465ns (69.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDPE (Prop_fdpe_C_Q)         0.204     3.401 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.465     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X22Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579    10.854    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.322    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X22Y46         FDPE (Recov_fdpe_C_PRE)     -0.270    10.871    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.223ns (32.494%)  route 0.463ns (67.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.420 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.463     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X24Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.223ns (32.494%)  route 0.463ns (67.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.420 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.463     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X24Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.223ns (32.494%)  route 0.463ns (67.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.420 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.463     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X24Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.223ns (32.593%)  route 0.461ns (67.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.420 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.461     3.882    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X25Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.223ns (32.593%)  route 0.461ns (67.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.420 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.461     3.882    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X25Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.223ns (32.593%)  route 0.461ns (67.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.420 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.461     3.882    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X25Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.223ns (32.593%)  route 0.461ns (67.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.420 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.461     3.882    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X25Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.223ns (32.494%)  route 0.463ns (67.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 10.855 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.639     3.197    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.420 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.463     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.855    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.283    11.138    
                         clock uncertainty           -0.035    11.103    
    SLICE_X24Y46         FDPE (Recov_fdpe_C_PRE)     -0.178    10.925    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  7.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.113%)  route 0.211ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.100     1.544 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.211     1.756    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.687    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.202     1.485    
    SLICE_X25Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.416    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.898%)  route 0.214ns (68.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.100     1.544 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.214     1.758    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.687    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.202     1.485    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.416    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.898%)  route 0.214ns (68.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.100     1.544 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.214     1.758    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.687    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.202     1.485    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.416    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.113%)  route 0.211ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.100     1.544 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.211     1.756    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y47         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.687    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.202     1.485    
    SLICE_X25Y47         FDPE (Remov_fdpe_C_PRE)     -0.072     1.413    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.055%)  route 0.147ns (57.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDPE (Prop_fdpe_C_Q)         0.107     1.551 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.699    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.348     1.684    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.227     1.457    
    SLICE_X23Y46         FDPE (Remov_fdpe_C_PRE)     -0.108     1.349    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.055%)  route 0.147ns (57.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDPE (Prop_fdpe_C_Q)         0.107     1.551 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.699    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.348     1.684    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.227     1.457    
    SLICE_X23Y46         FDPE (Remov_fdpe_C_PRE)     -0.108     1.349    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.055%)  route 0.147ns (57.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDPE (Prop_fdpe_C_Q)         0.107     1.551 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.699    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.348     1.684    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.227     1.457    
    SLICE_X23Y46         FDPE (Remov_fdpe_C_PRE)     -0.108     1.349    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.168%)  route 0.159ns (59.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDPE (Prop_fdpe_C_Q)         0.107     1.551 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.710    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.349     1.685    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.230     1.455    
    SLICE_X23Y47         FDCE (Remov_fdce_C_CLR)     -0.105     1.350    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.168%)  route 0.159ns (59.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDPE (Prop_fdpe_C_Q)         0.107     1.551 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.710    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.349     1.685    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.230     1.455    
    SLICE_X23Y47         FDCE (Remov_fdce_C_CLR)     -0.105     1.350    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.168%)  route 0.159ns (59.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.444    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDPE (Prop_fdpe_C_Q)         0.107     1.551 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.710    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.349     1.685    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.230     1.455    
    SLICE_X23Y47         FDCE (Remov_fdce_C_CLR)     -0.105     1.350    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.338ns (17.585%)  route 1.584ns (82.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 10.132 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDRE (Prop_fdre_C_Q)         0.204     2.542 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.541     3.083    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X74Y9          LUT3 (Prop_lut3_I1_O)        0.134     3.217 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.043     4.260    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X65Y16         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.261    10.132    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X65Y16         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.146    10.278    
                         clock uncertainty           -0.125    10.153    
    SLICE_X65Y16         FDCE (Recov_fdce_C_CLR)     -0.305     9.848    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.338ns (17.585%)  route 1.584ns (82.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 10.132 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDRE (Prop_fdre_C_Q)         0.204     2.542 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.541     3.083    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X74Y9          LUT3 (Prop_lut3_I1_O)        0.134     3.217 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.043     4.260    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X65Y16         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.261    10.132    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X65Y16         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.146    10.278    
                         clock uncertainty           -0.125    10.153    
    SLICE_X65Y16         FDCE (Recov_fdce_C_CLR)     -0.305     9.848    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.338ns (17.585%)  route 1.584ns (82.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 10.132 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDRE (Prop_fdre_C_Q)         0.204     2.542 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.541     3.083    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X74Y9          LUT3 (Prop_lut3_I1_O)        0.134     3.217 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.043     4.260    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X65Y16         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.261    10.132    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X65Y16         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.146    10.278    
                         clock uncertainty           -0.125    10.153    
    SLICE_X65Y16         FDCE (Recov_fdce_C_CLR)     -0.305     9.848    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.259ns (12.480%)  route 1.816ns (87.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 10.194 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/out
    SLICE_X84Y12         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.259     2.597 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          1.816     4.413    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X106Y14        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.323    10.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X106Y14        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/C
                         clock pessimism              0.146    10.340    
                         clock uncertainty           -0.125    10.215    
    SLICE_X106Y14        FDCE (Recov_fdce_C_CLR)     -0.154    10.061    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.338ns (19.383%)  route 1.406ns (80.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 10.134 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDRE (Prop_fdre_C_Q)         0.204     2.542 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.541     3.083    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X74Y9          LUT3 (Prop_lut3_I1_O)        0.134     3.217 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.865     4.082    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X67Y16         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.263    10.134    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X67Y16         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.146    10.280    
                         clock uncertainty           -0.125    10.155    
    SLICE_X67Y16         FDCE (Recov_fdce_C_CLR)     -0.305     9.850    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/run_phase_alignment_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.259ns (13.661%)  route 1.637ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/out
    SLICE_X84Y12         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.259     2.597 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          1.637     4.234    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X107Y11        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/run_phase_alignment_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X107Y11        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.146    10.341    
                         clock uncertainty           -0.125    10.216    
    SLICE_X107Y11        FDCE (Recov_fdce_C_CLR)     -0.212    10.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_fsm_reset_done_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.259ns (13.661%)  route 1.637ns (86.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/out
    SLICE_X84Y12         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.259     2.597 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          1.637     4.234    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X107Y11        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_fsm_reset_done_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X107Y11        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_fsm_reset_done_int_reg/C
                         clock pessimism              0.146    10.341    
                         clock uncertainty           -0.125    10.216    
    SLICE_X107Y11        FDCE (Recov_fdce_C_CLR)     -0.212    10.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/tx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.338ns (19.383%)  route 1.406ns (80.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 10.134 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDRE (Prop_fdre_C_Q)         0.204     2.542 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.541     3.083    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X74Y9          LUT3 (Prop_lut3_I1_O)        0.134     3.217 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.865     4.082    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X66Y16         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.263    10.134    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X66Y16         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.146    10.280    
                         clock uncertainty           -0.125    10.155    
    SLICE_X66Y16         FDCE (Recov_fdce_C_CLR)     -0.280     9.875    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.338ns (19.383%)  route 1.406ns (80.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 10.134 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDRE (Prop_fdre_C_Q)         0.204     2.542 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.541     3.083    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X74Y9          LUT3 (Prop_lut3_I1_O)        0.134     3.217 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.865     4.082    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X66Y16         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.263    10.134    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X66Y16         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.146    10.280    
                         clock uncertainty           -0.125    10.155    
    SLICE_X66Y16         FDCE (Recov_fdce_C_CLR)     -0.247     9.908    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.338ns (19.383%)  route 1.406ns (80.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 10.134 - 8.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.409     2.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDRE (Prop_fdre_C_Q)         0.204     2.542 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.541     3.083    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X74Y9          LUT3 (Prop_lut3_I1_O)        0.134     3.217 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.865     4.082    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X66Y16         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.263    10.134    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X66Y16         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.146    10.280    
                         clock uncertainty           -0.125    10.155    
    SLICE_X66Y16         FDCE (Recov_fdce_C_CLR)     -0.247     9.908    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  5.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.100%)  route 0.271ns (67.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.326    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X16Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.226     0.940    
    SLICE_X16Y91         FDCE (Remov_fdce_C_CLR)     -0.050     0.890    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.100%)  route 0.271ns (67.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.326    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X16Y91         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y91         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.226     0.940    
    SLICE_X16Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.888    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.100%)  route 0.271ns (67.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.326    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X16Y91         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y91         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.226     0.940    
    SLICE_X16Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.888    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.100%)  route 0.271ns (67.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.326    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X16Y91         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y91         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.226     0.940    
    SLICE_X16Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.888    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.100%)  route 0.271ns (67.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.326    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X17Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.226     0.940    
    SLICE_X17Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.871    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.100%)  route 0.271ns (67.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.326    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X17Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.226     0.940    
    SLICE_X17Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.871    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.100%)  route 0.271ns (67.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.326    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X17Y91         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y91         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.226     0.940    
    SLICE_X17Y91         FDPE (Remov_fdpe_C_PRE)     -0.072     0.868    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.680%)  route 0.334ns (72.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.171     1.389    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AS[0]
    SLICE_X14Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X14Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.206     0.960    
    SLICE_X14Y91         FDCE (Remov_fdce_C_CLR)     -0.050     0.910    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.534%)  route 0.321ns (71.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.157     1.376    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X15Y93         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.787     1.167    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y93         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.206     0.961    
    SLICE_X15Y93         FDPE (Remov_fdpe_C_PRE)     -0.072     0.889    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.680%)  route 0.334ns (72.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y93         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.100     1.027 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     1.190    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y92         LUT3 (Prop_lut3_I0_O)        0.028     1.218 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.171     1.389    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AS[0]
    SLICE_X15Y91         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X15Y91         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.206     0.960    
    SLICE_X15Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.891    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.498    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.223ns (9.323%)  route 2.169ns (90.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 10.007 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.169     4.658    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X107Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.134    10.007    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/C
                         clock pessimism              0.151    10.158    
                         clock uncertainty           -0.073    10.085    
    SLICE_X107Y132       FDCE (Recov_fdce_C_CLR)     -0.212     9.873    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.223ns (9.323%)  route 2.169ns (90.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 10.007 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.169     4.658    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X107Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.134    10.007    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/C
                         clock pessimism              0.151    10.158    
                         clock uncertainty           -0.073    10.085    
    SLICE_X107Y132       FDCE (Recov_fdce_C_CLR)     -0.212     9.873    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.223ns (9.666%)  route 2.084ns (90.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 10.011 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.084     4.573    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X107Y137       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.138    10.011    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y137       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.151    10.162    
                         clock uncertainty           -0.073    10.089    
    SLICE_X107Y137       FDCE (Recov_fdce_C_CLR)     -0.212     9.877    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.223ns (9.666%)  route 2.084ns (90.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 10.011 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.084     4.573    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X107Y137       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.138    10.011    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y137       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.151    10.162    
                         clock uncertainty           -0.073    10.089    
    SLICE_X107Y137       FDCE (Recov_fdce_C_CLR)     -0.212     9.877    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.259ns (11.164%)  route 2.061ns (88.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 10.024 - 8.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.270     2.201    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y73        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDPE (Prop_fdpe_C_Q)         0.259     2.460 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.061     4.521    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X102Y84        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.151    10.024    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X102Y84        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                         clock pessimism              0.144    10.168    
                         clock uncertainty           -0.073    10.095    
    SLICE_X102Y84        FDCE (Recov_fdce_C_CLR)     -0.154     9.941    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.259ns (11.164%)  route 2.061ns (88.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 10.024 - 8.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.270     2.201    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y73        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDPE (Prop_fdpe_C_Q)         0.259     2.460 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.061     4.521    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X102Y84        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.151    10.024    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X102Y84        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/C
                         clock pessimism              0.144    10.168    
                         clock uncertainty           -0.073    10.095    
    SLICE_X102Y84        FDCE (Recov_fdce_C_CLR)     -0.154     9.941    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.259ns (11.490%)  route 1.995ns (88.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.270     2.201    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y73        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDPE (Prop_fdpe_C_Q)         0.259     2.460 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.995     4.455    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X105Y81        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.149    10.022    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X105Y81        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
                         clock pessimism              0.144    10.166    
                         clock uncertainty           -0.073    10.093    
    SLICE_X105Y81        FDCE (Recov_fdce_C_CLR)     -0.212     9.881    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.259ns (11.490%)  route 1.995ns (88.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.270     2.201    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y73        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDPE (Prop_fdpe_C_Q)         0.259     2.460 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.995     4.455    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X105Y81        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.149    10.022    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X105Y81        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                         clock pessimism              0.144    10.166    
                         clock uncertainty           -0.073    10.093    
    SLICE_X105Y81        FDCE (Recov_fdce_C_CLR)     -0.212     9.881    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.223ns (9.933%)  route 2.022ns (90.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 10.059 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.022     4.511    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X112Y133       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.186    10.059    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y133       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                         clock pessimism              0.175    10.234    
                         clock uncertainty           -0.073    10.161    
    SLICE_X112Y133       FDCE (Recov_fdce_C_CLR)     -0.212     9.949    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.949    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.223ns (9.933%)  route 2.022ns (90.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 10.059 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.022     4.511    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X112Y133       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.186    10.059    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y133       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                         clock pessimism              0.175    10.234    
                         clock uncertainty           -0.073    10.161    
    SLICE_X112Y133       FDCE (Recov_fdce_C_CLR)     -0.212     9.949    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                          9.949    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  5.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.572     0.916    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X102Y73        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDPE (Prop_fdpe_C_Q)         0.107     1.023 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.115    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X102Y74        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.770     1.152    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y74        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.226     0.926    
    SLICE_X102Y74        FDCE (Remov_fdce_C_CLR)     -0.086     0.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.572     0.916    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X102Y73        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDPE (Prop_fdpe_C_Q)         0.107     1.023 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.115    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X102Y74        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.770     1.152    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y74        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.226     0.926    
    SLICE_X102Y74        FDCE (Remov_fdce_C_CLR)     -0.086     0.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.572     0.916    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X102Y73        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDPE (Prop_fdpe_C_Q)         0.107     1.023 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.115    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X102Y74        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.770     1.152    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y74        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.226     0.926    
    SLICE_X102Y74        FDPE (Remov_fdpe_C_PRE)     -0.088     0.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.332%)  route 0.154ns (60.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.561     0.905    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y120       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDPE (Prop_fdpe_C_Q)         0.100     1.005 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          0.154     1.159    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X108Y119       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.767     1.149    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X108Y119       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
                         clock pessimism             -0.231     0.918    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.050     0.868    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.332%)  route 0.154ns (60.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.561     0.905    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y120       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDPE (Prop_fdpe_C_Q)         0.100     1.005 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          0.154     1.159    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X108Y119       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.767     1.149    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X108Y119       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                         clock pessimism             -0.231     0.918    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.050     0.868    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.332%)  route 0.154ns (60.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.561     0.905    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y120       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDPE (Prop_fdpe_C_Q)         0.100     1.005 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          0.154     1.159    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X108Y119       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.767     1.149    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X108Y119       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                         clock pessimism             -0.231     0.918    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.050     0.868    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.332%)  route 0.154ns (60.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.561     0.905    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y120       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDPE (Prop_fdpe_C_Q)         0.100     1.005 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          0.154     1.159    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X108Y119       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.767     1.149    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X108Y119       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism             -0.231     0.918    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.050     0.868    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.788%)  route 0.144ns (61.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.568     0.912    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X97Y73         FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDPE (Prop_fdpe_C_Q)         0.091     1.003 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.144     1.147    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X100Y73        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.768     1.150    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y73        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.206     0.944    
    SLICE_X100Y73        FDPE (Remov_fdpe_C_PRE)     -0.090     0.854    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.578     0.922    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X29Y54         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDPE (Prop_fdpe_C_Q)         0.091     1.013 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.134     1.147    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X30Y54         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y54         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.224     0.936    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.088     0.848    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.578     0.922    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X29Y54         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDPE (Prop_fdpe_C_Q)         0.091     1.013 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.134     1.147    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X30Y54         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y54         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.224     0.936    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.088     0.848    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        7.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.252%)  route 0.428ns (65.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.428     3.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.252%)  route 0.428ns (65.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.428     3.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.172%)  route 0.351ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDPE (Prop_fdpe_C_Q)         0.236     3.491 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.351     3.843    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.346    11.234    
                         clock uncertainty           -0.035    11.199    
    SLICE_X107Y151       FDCE (Recov_fdce_C_CLR)     -0.292    10.907    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.172%)  route 0.351ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDPE (Prop_fdpe_C_Q)         0.236     3.491 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.351     3.843    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.346    11.234    
                         clock uncertainty           -0.035    11.199    
    SLICE_X107Y151       FDCE (Recov_fdce_C_CLR)     -0.292    10.907    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.172%)  route 0.351ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDPE (Prop_fdpe_C_Q)         0.236     3.491 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.351     3.843    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.346    11.234    
                         clock uncertainty           -0.035    11.199    
    SLICE_X107Y151       FDCE (Recov_fdce_C_CLR)     -0.292    10.907    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.172%)  route 0.351ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDPE (Prop_fdpe_C_Q)         0.236     3.491 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.351     3.843    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.346    11.234    
                         clock uncertainty           -0.035    11.199    
    SLICE_X107Y151       FDCE (Recov_fdce_C_CLR)     -0.292    10.907    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.172%)  route 0.351ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDPE (Prop_fdpe_C_Q)         0.236     3.491 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.351     3.843    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.346    11.234    
                         clock uncertainty           -0.035    11.199    
    SLICE_X107Y151       FDPE (Recov_fdpe_C_PRE)     -0.258    10.941    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  7.098    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.172%)  route 0.351ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDPE (Prop_fdpe_C_Q)         0.236     3.491 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.351     3.843    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.346    11.234    
                         clock uncertainty           -0.035    11.199    
    SLICE_X107Y151       FDPE (Recov_fdpe_C_PRE)     -0.258    10.941    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  7.098    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.172%)  route 0.351ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDPE (Prop_fdpe_C_Q)         0.236     3.491 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.351     3.843    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.346    11.234    
                         clock uncertainty           -0.035    11.199    
    SLICE_X107Y151       FDPE (Recov_fdpe_C_PRE)     -0.258    10.941    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  7.098    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.172%)  route 0.351ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDPE (Prop_fdpe_C_Q)         0.236     3.491 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.351     3.843    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.346    11.234    
                         clock uncertainty           -0.035    11.199    
    SLICE_X107Y151       FDPE (Recov_fdpe_C_PRE)     -0.258    10.941    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  7.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.759%)  route 0.180ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.180     1.645    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.759%)  route 0.180ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.180     1.645    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.759%)  route 0.180ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.180     1.645    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.759%)  route 0.180ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.180     1.645    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.759%)  route 0.180ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.180     1.645    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.759%)  route 0.180ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.180     1.645    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.493%)  route 0.182ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.182     1.647    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X110Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.493%)  route 0.182ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.182     1.647    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X110Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.493%)  route 0.182ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.182     1.647    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y150       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X110Y150       FDPE (Remov_fdpe_C_PRE)     -0.072     1.331    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.493%)  route 0.182ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.182     1.647    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y150       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X110Y150       FDPE (Remov_fdpe_C_PRE)     -0.072     1.331    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.316    





