/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Thu Apr 13 00:50:28 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkBeveren_h__
#define __mkBeveren_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkMainMem.h"


/* Class declaration for the mkBeveren module */
class MOD_mkBeveren : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_cache_data_memory;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cache_data_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cache_data_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_0;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_1;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_10;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_100;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_101;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_102;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_103;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_104;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_105;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_106;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_107;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_108;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_109;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_11;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_110;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_111;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_112;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_113;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_114;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_115;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_116;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_117;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_118;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_119;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_12;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_120;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_121;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_122;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_123;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_124;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_125;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_126;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_127;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_13;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_14;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_15;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_16;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_17;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_18;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_19;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_2;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_20;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_21;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_22;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_23;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_24;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_25;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_26;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_27;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_28;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_29;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_3;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_30;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_31;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_32;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_33;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_34;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_35;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_36;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_37;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_38;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_39;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_4;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_40;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_41;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_42;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_43;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_44;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_45;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_46;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_47;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_48;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_49;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_5;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_50;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_51;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_52;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_53;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_54;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_55;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_56;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_57;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_58;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_59;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_6;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_60;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_61;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_62;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_63;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_64;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_65;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_66;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_67;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_68;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_69;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_7;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_70;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_71;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_72;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_73;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_74;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_75;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_76;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_77;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_78;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_79;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_8;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_80;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_81;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_82;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_83;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_84;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_85;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_86;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_87;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_88;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_89;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_9;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_90;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_91;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_92;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_93;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_94;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_95;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_96;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_97;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_98;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_99;
  MOD_Reg<tUInt32> INST_cache_hitCount;
  MOD_CReg<tUInt64> INST_cache_hitQ_rv;
  MOD_CReg<tUInt8> INST_cache_loadOffsetQ_rv;
  MOD_Wire<tUInt8> INST_cache_lockL1_port_0;
  MOD_Wire<tUInt8> INST_cache_lockL1_port_1;
  MOD_Reg<tUInt8> INST_cache_lockL1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_cache_lockL1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_cache_lockL1_register;
  MOD_Fifo<tUWide> INST_cache_memReqQ;
  MOD_Fifo<tUWide> INST_cache_memRespQ;
  MOD_Reg<tUInt32> INST_cache_missCount;
  MOD_Reg<tUWide> INST_cache_missReq;
  MOD_Reg<tUInt8> INST_cache_mshr;
  MOD_Fifo<tUWide> INST_cache_storeQ;
  MOD_Reg<tUInt32> INST_cache_tagArray_0;
  MOD_Reg<tUInt32> INST_cache_tagArray_1;
  MOD_Reg<tUInt32> INST_cache_tagArray_10;
  MOD_Reg<tUInt32> INST_cache_tagArray_100;
  MOD_Reg<tUInt32> INST_cache_tagArray_101;
  MOD_Reg<tUInt32> INST_cache_tagArray_102;
  MOD_Reg<tUInt32> INST_cache_tagArray_103;
  MOD_Reg<tUInt32> INST_cache_tagArray_104;
  MOD_Reg<tUInt32> INST_cache_tagArray_105;
  MOD_Reg<tUInt32> INST_cache_tagArray_106;
  MOD_Reg<tUInt32> INST_cache_tagArray_107;
  MOD_Reg<tUInt32> INST_cache_tagArray_108;
  MOD_Reg<tUInt32> INST_cache_tagArray_109;
  MOD_Reg<tUInt32> INST_cache_tagArray_11;
  MOD_Reg<tUInt32> INST_cache_tagArray_110;
  MOD_Reg<tUInt32> INST_cache_tagArray_111;
  MOD_Reg<tUInt32> INST_cache_tagArray_112;
  MOD_Reg<tUInt32> INST_cache_tagArray_113;
  MOD_Reg<tUInt32> INST_cache_tagArray_114;
  MOD_Reg<tUInt32> INST_cache_tagArray_115;
  MOD_Reg<tUInt32> INST_cache_tagArray_116;
  MOD_Reg<tUInt32> INST_cache_tagArray_117;
  MOD_Reg<tUInt32> INST_cache_tagArray_118;
  MOD_Reg<tUInt32> INST_cache_tagArray_119;
  MOD_Reg<tUInt32> INST_cache_tagArray_12;
  MOD_Reg<tUInt32> INST_cache_tagArray_120;
  MOD_Reg<tUInt32> INST_cache_tagArray_121;
  MOD_Reg<tUInt32> INST_cache_tagArray_122;
  MOD_Reg<tUInt32> INST_cache_tagArray_123;
  MOD_Reg<tUInt32> INST_cache_tagArray_124;
  MOD_Reg<tUInt32> INST_cache_tagArray_125;
  MOD_Reg<tUInt32> INST_cache_tagArray_126;
  MOD_Reg<tUInt32> INST_cache_tagArray_127;
  MOD_Reg<tUInt32> INST_cache_tagArray_13;
  MOD_Reg<tUInt32> INST_cache_tagArray_14;
  MOD_Reg<tUInt32> INST_cache_tagArray_15;
  MOD_Reg<tUInt32> INST_cache_tagArray_16;
  MOD_Reg<tUInt32> INST_cache_tagArray_17;
  MOD_Reg<tUInt32> INST_cache_tagArray_18;
  MOD_Reg<tUInt32> INST_cache_tagArray_19;
  MOD_Reg<tUInt32> INST_cache_tagArray_2;
  MOD_Reg<tUInt32> INST_cache_tagArray_20;
  MOD_Reg<tUInt32> INST_cache_tagArray_21;
  MOD_Reg<tUInt32> INST_cache_tagArray_22;
  MOD_Reg<tUInt32> INST_cache_tagArray_23;
  MOD_Reg<tUInt32> INST_cache_tagArray_24;
  MOD_Reg<tUInt32> INST_cache_tagArray_25;
  MOD_Reg<tUInt32> INST_cache_tagArray_26;
  MOD_Reg<tUInt32> INST_cache_tagArray_27;
  MOD_Reg<tUInt32> INST_cache_tagArray_28;
  MOD_Reg<tUInt32> INST_cache_tagArray_29;
  MOD_Reg<tUInt32> INST_cache_tagArray_3;
  MOD_Reg<tUInt32> INST_cache_tagArray_30;
  MOD_Reg<tUInt32> INST_cache_tagArray_31;
  MOD_Reg<tUInt32> INST_cache_tagArray_32;
  MOD_Reg<tUInt32> INST_cache_tagArray_33;
  MOD_Reg<tUInt32> INST_cache_tagArray_34;
  MOD_Reg<tUInt32> INST_cache_tagArray_35;
  MOD_Reg<tUInt32> INST_cache_tagArray_36;
  MOD_Reg<tUInt32> INST_cache_tagArray_37;
  MOD_Reg<tUInt32> INST_cache_tagArray_38;
  MOD_Reg<tUInt32> INST_cache_tagArray_39;
  MOD_Reg<tUInt32> INST_cache_tagArray_4;
  MOD_Reg<tUInt32> INST_cache_tagArray_40;
  MOD_Reg<tUInt32> INST_cache_tagArray_41;
  MOD_Reg<tUInt32> INST_cache_tagArray_42;
  MOD_Reg<tUInt32> INST_cache_tagArray_43;
  MOD_Reg<tUInt32> INST_cache_tagArray_44;
  MOD_Reg<tUInt32> INST_cache_tagArray_45;
  MOD_Reg<tUInt32> INST_cache_tagArray_46;
  MOD_Reg<tUInt32> INST_cache_tagArray_47;
  MOD_Reg<tUInt32> INST_cache_tagArray_48;
  MOD_Reg<tUInt32> INST_cache_tagArray_49;
  MOD_Reg<tUInt32> INST_cache_tagArray_5;
  MOD_Reg<tUInt32> INST_cache_tagArray_50;
  MOD_Reg<tUInt32> INST_cache_tagArray_51;
  MOD_Reg<tUInt32> INST_cache_tagArray_52;
  MOD_Reg<tUInt32> INST_cache_tagArray_53;
  MOD_Reg<tUInt32> INST_cache_tagArray_54;
  MOD_Reg<tUInt32> INST_cache_tagArray_55;
  MOD_Reg<tUInt32> INST_cache_tagArray_56;
  MOD_Reg<tUInt32> INST_cache_tagArray_57;
  MOD_Reg<tUInt32> INST_cache_tagArray_58;
  MOD_Reg<tUInt32> INST_cache_tagArray_59;
  MOD_Reg<tUInt32> INST_cache_tagArray_6;
  MOD_Reg<tUInt32> INST_cache_tagArray_60;
  MOD_Reg<tUInt32> INST_cache_tagArray_61;
  MOD_Reg<tUInt32> INST_cache_tagArray_62;
  MOD_Reg<tUInt32> INST_cache_tagArray_63;
  MOD_Reg<tUInt32> INST_cache_tagArray_64;
  MOD_Reg<tUInt32> INST_cache_tagArray_65;
  MOD_Reg<tUInt32> INST_cache_tagArray_66;
  MOD_Reg<tUInt32> INST_cache_tagArray_67;
  MOD_Reg<tUInt32> INST_cache_tagArray_68;
  MOD_Reg<tUInt32> INST_cache_tagArray_69;
  MOD_Reg<tUInt32> INST_cache_tagArray_7;
  MOD_Reg<tUInt32> INST_cache_tagArray_70;
  MOD_Reg<tUInt32> INST_cache_tagArray_71;
  MOD_Reg<tUInt32> INST_cache_tagArray_72;
  MOD_Reg<tUInt32> INST_cache_tagArray_73;
  MOD_Reg<tUInt32> INST_cache_tagArray_74;
  MOD_Reg<tUInt32> INST_cache_tagArray_75;
  MOD_Reg<tUInt32> INST_cache_tagArray_76;
  MOD_Reg<tUInt32> INST_cache_tagArray_77;
  MOD_Reg<tUInt32> INST_cache_tagArray_78;
  MOD_Reg<tUInt32> INST_cache_tagArray_79;
  MOD_Reg<tUInt32> INST_cache_tagArray_8;
  MOD_Reg<tUInt32> INST_cache_tagArray_80;
  MOD_Reg<tUInt32> INST_cache_tagArray_81;
  MOD_Reg<tUInt32> INST_cache_tagArray_82;
  MOD_Reg<tUInt32> INST_cache_tagArray_83;
  MOD_Reg<tUInt32> INST_cache_tagArray_84;
  MOD_Reg<tUInt32> INST_cache_tagArray_85;
  MOD_Reg<tUInt32> INST_cache_tagArray_86;
  MOD_Reg<tUInt32> INST_cache_tagArray_87;
  MOD_Reg<tUInt32> INST_cache_tagArray_88;
  MOD_Reg<tUInt32> INST_cache_tagArray_89;
  MOD_Reg<tUInt32> INST_cache_tagArray_9;
  MOD_Reg<tUInt32> INST_cache_tagArray_90;
  MOD_Reg<tUInt32> INST_cache_tagArray_91;
  MOD_Reg<tUInt32> INST_cache_tagArray_92;
  MOD_Reg<tUInt32> INST_cache_tagArray_93;
  MOD_Reg<tUInt32> INST_cache_tagArray_94;
  MOD_Reg<tUInt32> INST_cache_tagArray_95;
  MOD_Reg<tUInt32> INST_cache_tagArray_96;
  MOD_Reg<tUInt32> INST_cache_tagArray_97;
  MOD_Reg<tUInt32> INST_cache_tagArray_98;
  MOD_Reg<tUInt32> INST_cache_tagArray_99;
  MOD_Reg<tUInt8> INST_cache_validArray_0;
  MOD_Reg<tUInt8> INST_cache_validArray_1;
  MOD_Reg<tUInt8> INST_cache_validArray_10;
  MOD_Reg<tUInt8> INST_cache_validArray_100;
  MOD_Reg<tUInt8> INST_cache_validArray_101;
  MOD_Reg<tUInt8> INST_cache_validArray_102;
  MOD_Reg<tUInt8> INST_cache_validArray_103;
  MOD_Reg<tUInt8> INST_cache_validArray_104;
  MOD_Reg<tUInt8> INST_cache_validArray_105;
  MOD_Reg<tUInt8> INST_cache_validArray_106;
  MOD_Reg<tUInt8> INST_cache_validArray_107;
  MOD_Reg<tUInt8> INST_cache_validArray_108;
  MOD_Reg<tUInt8> INST_cache_validArray_109;
  MOD_Reg<tUInt8> INST_cache_validArray_11;
  MOD_Reg<tUInt8> INST_cache_validArray_110;
  MOD_Reg<tUInt8> INST_cache_validArray_111;
  MOD_Reg<tUInt8> INST_cache_validArray_112;
  MOD_Reg<tUInt8> INST_cache_validArray_113;
  MOD_Reg<tUInt8> INST_cache_validArray_114;
  MOD_Reg<tUInt8> INST_cache_validArray_115;
  MOD_Reg<tUInt8> INST_cache_validArray_116;
  MOD_Reg<tUInt8> INST_cache_validArray_117;
  MOD_Reg<tUInt8> INST_cache_validArray_118;
  MOD_Reg<tUInt8> INST_cache_validArray_119;
  MOD_Reg<tUInt8> INST_cache_validArray_12;
  MOD_Reg<tUInt8> INST_cache_validArray_120;
  MOD_Reg<tUInt8> INST_cache_validArray_121;
  MOD_Reg<tUInt8> INST_cache_validArray_122;
  MOD_Reg<tUInt8> INST_cache_validArray_123;
  MOD_Reg<tUInt8> INST_cache_validArray_124;
  MOD_Reg<tUInt8> INST_cache_validArray_125;
  MOD_Reg<tUInt8> INST_cache_validArray_126;
  MOD_Reg<tUInt8> INST_cache_validArray_127;
  MOD_Reg<tUInt8> INST_cache_validArray_13;
  MOD_Reg<tUInt8> INST_cache_validArray_14;
  MOD_Reg<tUInt8> INST_cache_validArray_15;
  MOD_Reg<tUInt8> INST_cache_validArray_16;
  MOD_Reg<tUInt8> INST_cache_validArray_17;
  MOD_Reg<tUInt8> INST_cache_validArray_18;
  MOD_Reg<tUInt8> INST_cache_validArray_19;
  MOD_Reg<tUInt8> INST_cache_validArray_2;
  MOD_Reg<tUInt8> INST_cache_validArray_20;
  MOD_Reg<tUInt8> INST_cache_validArray_21;
  MOD_Reg<tUInt8> INST_cache_validArray_22;
  MOD_Reg<tUInt8> INST_cache_validArray_23;
  MOD_Reg<tUInt8> INST_cache_validArray_24;
  MOD_Reg<tUInt8> INST_cache_validArray_25;
  MOD_Reg<tUInt8> INST_cache_validArray_26;
  MOD_Reg<tUInt8> INST_cache_validArray_27;
  MOD_Reg<tUInt8> INST_cache_validArray_28;
  MOD_Reg<tUInt8> INST_cache_validArray_29;
  MOD_Reg<tUInt8> INST_cache_validArray_3;
  MOD_Reg<tUInt8> INST_cache_validArray_30;
  MOD_Reg<tUInt8> INST_cache_validArray_31;
  MOD_Reg<tUInt8> INST_cache_validArray_32;
  MOD_Reg<tUInt8> INST_cache_validArray_33;
  MOD_Reg<tUInt8> INST_cache_validArray_34;
  MOD_Reg<tUInt8> INST_cache_validArray_35;
  MOD_Reg<tUInt8> INST_cache_validArray_36;
  MOD_Reg<tUInt8> INST_cache_validArray_37;
  MOD_Reg<tUInt8> INST_cache_validArray_38;
  MOD_Reg<tUInt8> INST_cache_validArray_39;
  MOD_Reg<tUInt8> INST_cache_validArray_4;
  MOD_Reg<tUInt8> INST_cache_validArray_40;
  MOD_Reg<tUInt8> INST_cache_validArray_41;
  MOD_Reg<tUInt8> INST_cache_validArray_42;
  MOD_Reg<tUInt8> INST_cache_validArray_43;
  MOD_Reg<tUInt8> INST_cache_validArray_44;
  MOD_Reg<tUInt8> INST_cache_validArray_45;
  MOD_Reg<tUInt8> INST_cache_validArray_46;
  MOD_Reg<tUInt8> INST_cache_validArray_47;
  MOD_Reg<tUInt8> INST_cache_validArray_48;
  MOD_Reg<tUInt8> INST_cache_validArray_49;
  MOD_Reg<tUInt8> INST_cache_validArray_5;
  MOD_Reg<tUInt8> INST_cache_validArray_50;
  MOD_Reg<tUInt8> INST_cache_validArray_51;
  MOD_Reg<tUInt8> INST_cache_validArray_52;
  MOD_Reg<tUInt8> INST_cache_validArray_53;
  MOD_Reg<tUInt8> INST_cache_validArray_54;
  MOD_Reg<tUInt8> INST_cache_validArray_55;
  MOD_Reg<tUInt8> INST_cache_validArray_56;
  MOD_Reg<tUInt8> INST_cache_validArray_57;
  MOD_Reg<tUInt8> INST_cache_validArray_58;
  MOD_Reg<tUInt8> INST_cache_validArray_59;
  MOD_Reg<tUInt8> INST_cache_validArray_6;
  MOD_Reg<tUInt8> INST_cache_validArray_60;
  MOD_Reg<tUInt8> INST_cache_validArray_61;
  MOD_Reg<tUInt8> INST_cache_validArray_62;
  MOD_Reg<tUInt8> INST_cache_validArray_63;
  MOD_Reg<tUInt8> INST_cache_validArray_64;
  MOD_Reg<tUInt8> INST_cache_validArray_65;
  MOD_Reg<tUInt8> INST_cache_validArray_66;
  MOD_Reg<tUInt8> INST_cache_validArray_67;
  MOD_Reg<tUInt8> INST_cache_validArray_68;
  MOD_Reg<tUInt8> INST_cache_validArray_69;
  MOD_Reg<tUInt8> INST_cache_validArray_7;
  MOD_Reg<tUInt8> INST_cache_validArray_70;
  MOD_Reg<tUInt8> INST_cache_validArray_71;
  MOD_Reg<tUInt8> INST_cache_validArray_72;
  MOD_Reg<tUInt8> INST_cache_validArray_73;
  MOD_Reg<tUInt8> INST_cache_validArray_74;
  MOD_Reg<tUInt8> INST_cache_validArray_75;
  MOD_Reg<tUInt8> INST_cache_validArray_76;
  MOD_Reg<tUInt8> INST_cache_validArray_77;
  MOD_Reg<tUInt8> INST_cache_validArray_78;
  MOD_Reg<tUInt8> INST_cache_validArray_79;
  MOD_Reg<tUInt8> INST_cache_validArray_8;
  MOD_Reg<tUInt8> INST_cache_validArray_80;
  MOD_Reg<tUInt8> INST_cache_validArray_81;
  MOD_Reg<tUInt8> INST_cache_validArray_82;
  MOD_Reg<tUInt8> INST_cache_validArray_83;
  MOD_Reg<tUInt8> INST_cache_validArray_84;
  MOD_Reg<tUInt8> INST_cache_validArray_85;
  MOD_Reg<tUInt8> INST_cache_validArray_86;
  MOD_Reg<tUInt8> INST_cache_validArray_87;
  MOD_Reg<tUInt8> INST_cache_validArray_88;
  MOD_Reg<tUInt8> INST_cache_validArray_89;
  MOD_Reg<tUInt8> INST_cache_validArray_9;
  MOD_Reg<tUInt8> INST_cache_validArray_90;
  MOD_Reg<tUInt8> INST_cache_validArray_91;
  MOD_Reg<tUInt8> INST_cache_validArray_92;
  MOD_Reg<tUInt8> INST_cache_validArray_93;
  MOD_Reg<tUInt8> INST_cache_validArray_94;
  MOD_Reg<tUInt8> INST_cache_validArray_95;
  MOD_Reg<tUInt8> INST_cache_validArray_96;
  MOD_Reg<tUInt8> INST_cache_validArray_97;
  MOD_Reg<tUInt8> INST_cache_validArray_98;
  MOD_Reg<tUInt8> INST_cache_validArray_99;
  MOD_Reg<tUInt32> INST_counterIn;
  MOD_Reg<tUInt32> INST_counterOut;
  MOD_Reg<tUInt32> INST_deadlockChecker;
  MOD_Reg<tUInt8> INST_doinit;
  MOD_mkMainMem INST_mainMem;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_mainRef_bram_memory;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_mainRef_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_mainRef_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_0_rv;
  MOD_Wire<tUWide> INST_randomMem_ignore;
  MOD_Reg<tUInt8> INST_randomMem_initialized;
  MOD_Wire<tUWide> INST_randomMem_zaz;
 
 /* Constructor */
 public:
  MOD_mkBeveren(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_SEL_ARR_cache_tagArray_0_84_cache_tagArray_1_8_ETC___d1428;
  tUInt8 DEF_SEL_ARR_cache_validArray_0_42_cache_validArray_ETC___d1430;
  tUInt8 DEF_SEL_ARR_cache_tagArray_0_84_cache_tagArray_1_8_ETC___d1083;
  tUInt8 DEF_SEL_ARR_cache_validArray_0_42_cache_validArray_ETC___d1085;
  tUInt8 DEF_cache_missReq_38_BIT_64___d623;
  tUWide DEF_cache_storeQ_first____d1079;
  tUWide DEF_cache_missReq___d338;
  tUWide DEF_x_wget__h217;
  tUInt64 DEF_cache_hitQ_rv_port1__read____d1468;
  tUInt64 DEF_mainRef_dl_d_0_rv_port0__read____d1470;
  tUInt32 DEF_x__h74583;
  tUInt32 DEF__read__h17040;
  tUInt32 DEF__read__h17009;
  tUInt32 DEF__read__h16978;
  tUInt32 DEF__read__h16947;
  tUInt32 DEF__read__h16916;
  tUInt32 DEF__read__h16885;
  tUInt32 DEF__read__h16854;
  tUInt32 DEF__read__h16823;
  tUInt32 DEF__read__h16792;
  tUInt32 DEF__read__h16761;
  tUInt32 DEF__read__h16730;
  tUInt32 DEF__read__h16699;
  tUInt32 DEF__read__h16668;
  tUInt32 DEF__read__h16637;
  tUInt32 DEF__read__h16606;
  tUInt32 DEF__read__h16575;
  tUInt32 DEF__read__h16544;
  tUInt32 DEF__read__h16513;
  tUInt32 DEF__read__h16482;
  tUInt32 DEF__read__h16451;
  tUInt32 DEF__read__h16420;
  tUInt32 DEF__read__h16389;
  tUInt32 DEF__read__h16358;
  tUInt32 DEF__read__h16327;
  tUInt32 DEF__read__h16296;
  tUInt32 DEF__read__h16265;
  tUInt32 DEF__read__h16234;
  tUInt32 DEF__read__h16203;
  tUInt32 DEF__read__h16172;
  tUInt32 DEF__read__h16141;
  tUInt32 DEF__read__h16110;
  tUInt32 DEF__read__h16079;
  tUInt32 DEF__read__h16048;
  tUInt32 DEF__read__h16017;
  tUInt32 DEF__read__h15986;
  tUInt32 DEF__read__h15955;
  tUInt32 DEF__read__h15924;
  tUInt32 DEF__read__h15893;
  tUInt32 DEF__read__h15862;
  tUInt32 DEF__read__h15831;
  tUInt32 DEF__read__h15800;
  tUInt32 DEF__read__h15769;
  tUInt32 DEF__read__h15738;
  tUInt32 DEF__read__h15707;
  tUInt32 DEF__read__h15676;
  tUInt32 DEF__read__h15645;
  tUInt32 DEF__read__h15614;
  tUInt32 DEF__read__h15583;
  tUInt32 DEF__read__h15552;
  tUInt32 DEF__read__h15521;
  tUInt32 DEF__read__h15490;
  tUInt32 DEF__read__h15459;
  tUInt32 DEF__read__h15428;
  tUInt32 DEF__read__h15397;
  tUInt32 DEF__read__h15366;
  tUInt32 DEF__read__h15335;
  tUInt32 DEF__read__h15304;
  tUInt32 DEF__read__h15273;
  tUInt32 DEF__read__h15242;
  tUInt32 DEF__read__h15211;
  tUInt32 DEF__read__h15180;
  tUInt32 DEF__read__h15149;
  tUInt32 DEF__read__h15118;
  tUInt32 DEF__read__h15087;
  tUInt32 DEF__read__h15056;
  tUInt32 DEF__read__h15025;
  tUInt32 DEF__read__h14994;
  tUInt32 DEF__read__h14963;
  tUInt32 DEF__read__h14932;
  tUInt32 DEF__read__h14901;
  tUInt32 DEF__read__h14870;
  tUInt32 DEF__read__h14839;
  tUInt32 DEF__read__h14808;
  tUInt32 DEF__read__h14777;
  tUInt32 DEF__read__h14746;
  tUInt32 DEF__read__h14715;
  tUInt32 DEF__read__h14684;
  tUInt32 DEF__read__h14653;
  tUInt32 DEF__read__h14622;
  tUInt32 DEF__read__h14591;
  tUInt32 DEF__read__h14560;
  tUInt32 DEF__read__h14529;
  tUInt32 DEF__read__h14498;
  tUInt32 DEF__read__h14467;
  tUInt32 DEF__read__h14436;
  tUInt32 DEF__read__h14405;
  tUInt32 DEF__read__h14374;
  tUInt32 DEF__read__h14343;
  tUInt32 DEF__read__h14312;
  tUInt32 DEF__read__h14281;
  tUInt32 DEF__read__h14250;
  tUInt32 DEF__read__h14219;
  tUInt32 DEF__read__h14188;
  tUInt32 DEF__read__h14157;
  tUInt32 DEF__read__h14126;
  tUInt32 DEF__read__h14095;
  tUInt32 DEF__read__h14064;
  tUInt32 DEF__read__h14033;
  tUInt32 DEF__read__h14002;
  tUInt32 DEF__read__h13971;
  tUInt32 DEF__read__h13940;
  tUInt32 DEF__read__h13909;
  tUInt32 DEF__read__h13878;
  tUInt32 DEF__read__h13847;
  tUInt32 DEF__read__h13816;
  tUInt32 DEF__read__h13785;
  tUInt32 DEF__read__h13754;
  tUInt32 DEF__read__h13723;
  tUInt32 DEF__read__h13692;
  tUInt32 DEF__read__h13661;
  tUInt32 DEF__read__h13630;
  tUInt32 DEF__read__h13599;
  tUInt32 DEF__read__h13568;
  tUInt32 DEF__read__h13537;
  tUInt32 DEF__read__h13506;
  tUInt32 DEF__read__h13475;
  tUInt32 DEF__read__h13444;
  tUInt32 DEF__read__h13413;
  tUInt32 DEF__read__h13382;
  tUInt32 DEF__read__h13351;
  tUInt32 DEF__read__h13320;
  tUInt32 DEF__read__h13289;
  tUInt32 DEF__read__h13258;
  tUInt32 DEF__read__h13227;
  tUInt32 DEF__read__h13196;
  tUInt32 DEF__read__h13165;
  tUInt32 DEF__read__h13134;
  tUInt32 DEF__read__h13103;
  tUInt8 DEF_cache_loadOffsetQ_rv_port1__read____d126;
  tUInt8 DEF_b__h7102;
  tUInt8 DEF_b__h1327;
  tUInt8 DEF_cache_cache_data_serverAdapter_s1___d103;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1___d46;
  tUInt8 DEF_cache_lockL1_register__h67162;
  tUInt8 DEF_cache_lockL1_port_0_whas____d121;
  tUInt8 DEF_cache_lockL1_port_0_wget____d122;
  tUInt8 DEF_cache_dirtyArray_127__h41319;
  tUInt8 DEF_cache_dirtyArray_126__h41317;
  tUInt8 DEF_cache_dirtyArray_125__h41315;
  tUInt8 DEF_cache_dirtyArray_124__h41313;
  tUInt8 DEF_cache_dirtyArray_123__h41311;
  tUInt8 DEF_cache_dirtyArray_122__h41309;
  tUInt8 DEF_cache_dirtyArray_121__h41307;
  tUInt8 DEF_cache_dirtyArray_120__h41305;
  tUInt8 DEF_cache_dirtyArray_119__h41303;
  tUInt8 DEF_cache_dirtyArray_118__h41301;
  tUInt8 DEF_cache_dirtyArray_117__h41299;
  tUInt8 DEF_cache_dirtyArray_116__h41297;
  tUInt8 DEF_cache_dirtyArray_115__h41295;
  tUInt8 DEF_cache_dirtyArray_114__h41293;
  tUInt8 DEF_cache_dirtyArray_113__h41291;
  tUInt8 DEF_cache_dirtyArray_112__h41289;
  tUInt8 DEF_cache_dirtyArray_111__h41287;
  tUInt8 DEF_cache_dirtyArray_110__h41285;
  tUInt8 DEF_cache_dirtyArray_109__h41283;
  tUInt8 DEF_cache_dirtyArray_108__h41281;
  tUInt8 DEF_cache_dirtyArray_107__h41279;
  tUInt8 DEF_cache_dirtyArray_106__h41277;
  tUInt8 DEF_cache_dirtyArray_105__h41275;
  tUInt8 DEF_cache_dirtyArray_104__h41273;
  tUInt8 DEF_cache_dirtyArray_103__h41271;
  tUInt8 DEF_cache_dirtyArray_102__h41269;
  tUInt8 DEF_cache_dirtyArray_101__h41267;
  tUInt8 DEF_cache_dirtyArray_100__h41265;
  tUInt8 DEF_cache_dirtyArray_99__h41263;
  tUInt8 DEF_cache_dirtyArray_98__h41261;
  tUInt8 DEF_cache_dirtyArray_97__h41259;
  tUInt8 DEF_cache_dirtyArray_96__h41257;
  tUInt8 DEF_cache_dirtyArray_95__h41255;
  tUInt8 DEF_cache_dirtyArray_94__h41253;
  tUInt8 DEF_cache_dirtyArray_93__h41251;
  tUInt8 DEF_cache_dirtyArray_92__h41249;
  tUInt8 DEF_cache_dirtyArray_91__h41247;
  tUInt8 DEF_cache_dirtyArray_90__h41245;
  tUInt8 DEF_cache_dirtyArray_89__h41243;
  tUInt8 DEF_cache_dirtyArray_88__h41241;
  tUInt8 DEF_cache_dirtyArray_87__h41239;
  tUInt8 DEF_cache_dirtyArray_86__h41237;
  tUInt8 DEF_cache_dirtyArray_85__h41235;
  tUInt8 DEF_cache_dirtyArray_84__h41233;
  tUInt8 DEF_cache_dirtyArray_83__h41231;
  tUInt8 DEF_cache_dirtyArray_82__h41229;
  tUInt8 DEF_cache_dirtyArray_81__h41227;
  tUInt8 DEF_cache_dirtyArray_80__h41225;
  tUInt8 DEF_cache_dirtyArray_79__h41223;
  tUInt8 DEF_cache_dirtyArray_78__h41221;
  tUInt8 DEF_cache_dirtyArray_77__h41219;
  tUInt8 DEF_cache_dirtyArray_76__h41217;
  tUInt8 DEF_cache_dirtyArray_75__h41215;
  tUInt8 DEF_cache_dirtyArray_74__h41213;
  tUInt8 DEF_cache_dirtyArray_73__h41211;
  tUInt8 DEF_cache_dirtyArray_72__h41209;
  tUInt8 DEF_cache_dirtyArray_71__h41207;
  tUInt8 DEF_cache_dirtyArray_70__h41205;
  tUInt8 DEF_cache_dirtyArray_69__h41203;
  tUInt8 DEF_cache_dirtyArray_68__h41201;
  tUInt8 DEF_cache_dirtyArray_67__h41199;
  tUInt8 DEF_cache_dirtyArray_66__h41197;
  tUInt8 DEF_cache_dirtyArray_65__h41195;
  tUInt8 DEF_cache_dirtyArray_64__h41193;
  tUInt8 DEF_cache_dirtyArray_63__h41191;
  tUInt8 DEF_cache_dirtyArray_62__h41189;
  tUInt8 DEF_cache_dirtyArray_61__h41187;
  tUInt8 DEF_cache_dirtyArray_60__h41185;
  tUInt8 DEF_cache_dirtyArray_59__h41183;
  tUInt8 DEF_cache_dirtyArray_58__h41181;
  tUInt8 DEF_cache_dirtyArray_57__h41179;
  tUInt8 DEF_cache_dirtyArray_56__h41177;
  tUInt8 DEF_cache_dirtyArray_55__h41175;
  tUInt8 DEF_cache_dirtyArray_54__h41173;
  tUInt8 DEF_cache_dirtyArray_53__h41171;
  tUInt8 DEF_cache_dirtyArray_52__h41169;
  tUInt8 DEF_cache_dirtyArray_51__h41167;
  tUInt8 DEF_cache_dirtyArray_50__h41165;
  tUInt8 DEF_cache_dirtyArray_49__h41163;
  tUInt8 DEF_cache_dirtyArray_48__h41161;
  tUInt8 DEF_cache_dirtyArray_47__h41159;
  tUInt8 DEF_cache_dirtyArray_46__h41157;
  tUInt8 DEF_cache_dirtyArray_45__h41155;
  tUInt8 DEF_cache_dirtyArray_44__h41153;
  tUInt8 DEF_cache_dirtyArray_43__h41151;
  tUInt8 DEF_cache_dirtyArray_42__h41149;
  tUInt8 DEF_cache_dirtyArray_41__h41147;
  tUInt8 DEF_cache_dirtyArray_40__h41145;
  tUInt8 DEF_cache_dirtyArray_39__h41143;
  tUInt8 DEF_cache_dirtyArray_38__h41141;
  tUInt8 DEF_cache_dirtyArray_37__h41139;
  tUInt8 DEF_cache_dirtyArray_36__h41137;
  tUInt8 DEF_cache_dirtyArray_35__h41135;
  tUInt8 DEF_cache_dirtyArray_34__h41133;
  tUInt8 DEF_cache_dirtyArray_33__h41131;
  tUInt8 DEF_cache_dirtyArray_32__h41129;
  tUInt8 DEF_cache_dirtyArray_31__h41127;
  tUInt8 DEF_cache_dirtyArray_30__h41125;
  tUInt8 DEF_cache_dirtyArray_29__h41123;
  tUInt8 DEF_cache_dirtyArray_28__h41121;
  tUInt8 DEF_cache_dirtyArray_27__h41119;
  tUInt8 DEF_cache_dirtyArray_26__h41117;
  tUInt8 DEF_cache_dirtyArray_25__h41115;
  tUInt8 DEF_cache_dirtyArray_24__h41113;
  tUInt8 DEF_cache_dirtyArray_23__h41111;
  tUInt8 DEF_cache_dirtyArray_22__h41109;
  tUInt8 DEF_cache_dirtyArray_21__h41107;
  tUInt8 DEF_cache_dirtyArray_20__h41105;
  tUInt8 DEF_cache_dirtyArray_19__h41103;
  tUInt8 DEF_cache_dirtyArray_18__h41101;
  tUInt8 DEF_cache_dirtyArray_17__h41099;
  tUInt8 DEF_cache_dirtyArray_16__h41097;
  tUInt8 DEF_cache_dirtyArray_15__h41095;
  tUInt8 DEF_cache_dirtyArray_14__h41093;
  tUInt8 DEF_cache_dirtyArray_13__h41091;
  tUInt8 DEF_cache_dirtyArray_12__h41089;
  tUInt8 DEF_cache_dirtyArray_11__h41087;
  tUInt8 DEF_cache_dirtyArray_10__h41085;
  tUInt8 DEF_cache_dirtyArray_9__h41083;
  tUInt8 DEF_cache_dirtyArray_8__h41081;
  tUInt8 DEF_cache_dirtyArray_7__h41079;
  tUInt8 DEF_cache_dirtyArray_6__h41077;
  tUInt8 DEF_cache_dirtyArray_5__h41075;
  tUInt8 DEF_cache_dirtyArray_4__h41073;
  tUInt8 DEF_cache_dirtyArray_3__h41071;
  tUInt8 DEF_cache_dirtyArray_2__h41069;
  tUInt8 DEF_cache_dirtyArray_1__h41067;
  tUInt8 DEF_cache_dirtyArray_0__h41065;
  tUInt8 DEF_cache_validArray_127__h45441;
  tUInt8 DEF_cache_validArray_126__h45439;
  tUInt8 DEF_cache_validArray_125__h45437;
  tUInt8 DEF_cache_validArray_124__h45435;
  tUInt8 DEF_cache_validArray_123__h45433;
  tUInt8 DEF_cache_validArray_122__h45431;
  tUInt8 DEF_cache_validArray_121__h45429;
  tUInt8 DEF_cache_validArray_120__h45427;
  tUInt8 DEF_cache_validArray_119__h45425;
  tUInt8 DEF_cache_validArray_118__h45423;
  tUInt8 DEF_cache_validArray_117__h45421;
  tUInt8 DEF_cache_validArray_116__h45419;
  tUInt8 DEF_cache_validArray_115__h45417;
  tUInt8 DEF_cache_validArray_114__h45415;
  tUInt8 DEF_cache_validArray_113__h45413;
  tUInt8 DEF_cache_validArray_112__h45411;
  tUInt8 DEF_cache_validArray_111__h45409;
  tUInt8 DEF_cache_validArray_110__h45407;
  tUInt8 DEF_cache_validArray_109__h45405;
  tUInt8 DEF_cache_validArray_108__h45403;
  tUInt8 DEF_cache_validArray_107__h45401;
  tUInt8 DEF_cache_validArray_106__h45399;
  tUInt8 DEF_cache_validArray_105__h45397;
  tUInt8 DEF_cache_validArray_104__h45395;
  tUInt8 DEF_cache_validArray_103__h45393;
  tUInt8 DEF_cache_validArray_102__h45391;
  tUInt8 DEF_cache_validArray_101__h45389;
  tUInt8 DEF_cache_validArray_100__h45387;
  tUInt8 DEF_cache_validArray_99__h45385;
  tUInt8 DEF_cache_validArray_98__h45383;
  tUInt8 DEF_cache_validArray_97__h45381;
  tUInt8 DEF_cache_validArray_96__h45379;
  tUInt8 DEF_cache_validArray_95__h45377;
  tUInt8 DEF_cache_validArray_94__h45375;
  tUInt8 DEF_cache_validArray_93__h45373;
  tUInt8 DEF_cache_validArray_92__h45371;
  tUInt8 DEF_cache_validArray_91__h45369;
  tUInt8 DEF_cache_validArray_90__h45367;
  tUInt8 DEF_cache_validArray_89__h45365;
  tUInt8 DEF_cache_validArray_88__h45363;
  tUInt8 DEF_cache_validArray_87__h45361;
  tUInt8 DEF_cache_validArray_86__h45359;
  tUInt8 DEF_cache_validArray_85__h45357;
  tUInt8 DEF_cache_validArray_84__h45355;
  tUInt8 DEF_cache_validArray_83__h45353;
  tUInt8 DEF_cache_validArray_82__h45351;
  tUInt8 DEF_cache_validArray_81__h45349;
  tUInt8 DEF_cache_validArray_80__h45347;
  tUInt8 DEF_cache_validArray_79__h45345;
  tUInt8 DEF_cache_validArray_78__h45343;
  tUInt8 DEF_cache_validArray_77__h45341;
  tUInt8 DEF_cache_validArray_76__h45339;
  tUInt8 DEF_cache_validArray_75__h45337;
  tUInt8 DEF_cache_validArray_74__h45335;
  tUInt8 DEF_cache_validArray_73__h45333;
  tUInt8 DEF_cache_validArray_72__h45331;
  tUInt8 DEF_cache_validArray_71__h45329;
  tUInt8 DEF_cache_validArray_70__h45327;
  tUInt8 DEF_cache_validArray_69__h45325;
  tUInt8 DEF_cache_validArray_68__h45323;
  tUInt8 DEF_cache_validArray_67__h45321;
  tUInt8 DEF_cache_validArray_66__h45319;
  tUInt8 DEF_cache_validArray_65__h45317;
  tUInt8 DEF_cache_validArray_64__h45315;
  tUInt8 DEF_cache_validArray_63__h45313;
  tUInt8 DEF_cache_validArray_62__h45311;
  tUInt8 DEF_cache_validArray_61__h45309;
  tUInt8 DEF_cache_validArray_60__h45307;
  tUInt8 DEF_cache_validArray_59__h45305;
  tUInt8 DEF_cache_validArray_58__h45303;
  tUInt8 DEF_cache_validArray_57__h45301;
  tUInt8 DEF_cache_validArray_56__h45299;
  tUInt8 DEF_cache_validArray_55__h45297;
  tUInt8 DEF_cache_validArray_54__h45295;
  tUInt8 DEF_cache_validArray_53__h45293;
  tUInt8 DEF_cache_validArray_52__h45291;
  tUInt8 DEF_cache_validArray_51__h45289;
  tUInt8 DEF_cache_validArray_50__h45287;
  tUInt8 DEF_cache_validArray_49__h45285;
  tUInt8 DEF_cache_validArray_48__h45283;
  tUInt8 DEF_cache_validArray_47__h45281;
  tUInt8 DEF_cache_validArray_46__h45279;
  tUInt8 DEF_cache_validArray_45__h45277;
  tUInt8 DEF_cache_validArray_44__h45275;
  tUInt8 DEF_cache_validArray_43__h45273;
  tUInt8 DEF_cache_validArray_42__h45271;
  tUInt8 DEF_cache_validArray_41__h45269;
  tUInt8 DEF_cache_validArray_40__h45267;
  tUInt8 DEF_cache_validArray_39__h45265;
  tUInt8 DEF_cache_validArray_38__h45263;
  tUInt8 DEF_cache_validArray_37__h45261;
  tUInt8 DEF_cache_validArray_36__h45259;
  tUInt8 DEF_cache_validArray_35__h45257;
  tUInt8 DEF_cache_validArray_34__h45255;
  tUInt8 DEF_cache_validArray_33__h45253;
  tUInt8 DEF_cache_validArray_32__h45251;
  tUInt8 DEF_cache_validArray_31__h45249;
  tUInt8 DEF_cache_validArray_30__h45247;
  tUInt8 DEF_cache_validArray_29__h45245;
  tUInt8 DEF_cache_validArray_28__h45243;
  tUInt8 DEF_cache_validArray_27__h45241;
  tUInt8 DEF_cache_validArray_26__h45239;
  tUInt8 DEF_cache_validArray_25__h45237;
  tUInt8 DEF_cache_validArray_24__h45235;
  tUInt8 DEF_cache_validArray_23__h45233;
  tUInt8 DEF_cache_validArray_22__h45231;
  tUInt8 DEF_cache_validArray_21__h45229;
  tUInt8 DEF_cache_validArray_20__h45227;
  tUInt8 DEF_cache_validArray_19__h45225;
  tUInt8 DEF_cache_validArray_18__h45223;
  tUInt8 DEF_cache_validArray_17__h45221;
  tUInt8 DEF_cache_validArray_16__h45219;
  tUInt8 DEF_cache_validArray_15__h45217;
  tUInt8 DEF_cache_validArray_14__h45215;
  tUInt8 DEF_cache_validArray_13__h45213;
  tUInt8 DEF_cache_validArray_12__h45211;
  tUInt8 DEF_cache_validArray_11__h45209;
  tUInt8 DEF_cache_validArray_10__h45207;
  tUInt8 DEF_cache_validArray_9__h45205;
  tUInt8 DEF_cache_validArray_8__h45203;
  tUInt8 DEF_cache_validArray_7__h45201;
  tUInt8 DEF_cache_validArray_6__h45199;
  tUInt8 DEF_cache_validArray_5__h45197;
  tUInt8 DEF_cache_validArray_4__h45195;
  tUInt8 DEF_cache_validArray_3__h45193;
  tUInt8 DEF_cache_validArray_2__h45191;
  tUInt8 DEF_cache_validArray_1__h45189;
  tUInt8 DEF_cache_validArray_0__h45187;
  tUInt8 DEF_cache_cache_data_serverAdapter_cnt_3_whas____d82;
  tUInt8 DEF_cache_cache_data_serverAdapter_cnt_2_whas____d80;
  tUInt8 DEF_cache_cache_data_serverAdapter_cnt_1_whas____d79;
  tUInt8 DEF_cache_cache_data_serverAdapter_outData_ff_i_no_ETC___d74;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_3_whas____d24;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_2_whas____d22;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_1_whas____d21;
  tUInt8 DEF_mainRef_bram_serverAdapter_outData_ff_i_notEmpty____d15;
  tUWide DEF_v__h432;
  tUInt32 DEF_req_tag__h67175;
  tUInt8 DEF_req_idx__h74700;
  tUInt8 DEF_x2__h70186;
  tUInt8 DEF_x2__h45486;
  tUInt8 DEF_newreq_write__h74530;
  tUInt8 DEF_cache_cache_data_serverAdapter_s1_03_BIT_0___d104;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1_6_BIT_0___d47;
  tUInt32 DEF_cur_tag__h74702;
  tUInt32 DEF_cur_tag__h67176;
  tUInt8 DEF_SEL_ARR_cache_validArray_0_42_cache_validArray_ETC___d471;
  tUInt8 DEF_SEL_ARR_cache_dirtyArray_0_09_cache_dirtyArray_ETC___d340;
  tUInt8 DEF_cache_storeQ_first__079_BITS_63_TO_32_420_EQ_0_ETC___d1423;
  tUInt32 DEF_x2__h74631;
  tUInt32 DEF_req_tag__h74701;
  tUInt8 DEF_NOT_SEL_ARR_cache_tagArray_0_84_cache_tagArray_ETC___d1432;
  tUInt8 DEF_NOT_SEL_ARR_cache_tagArray_0_84_cache_tagArray_ETC___d1087;
 
 /* Local definitions */
 private:
  tUInt32 DEF_v__h357;
  tUInt32 DEF_v__h319;
  tUInt32 DEF_v__h282;
  tUWide DEF_v__h74354;
  tUWide DEF_cache_memReqQ_first____d1411;
  tUWide DEF_cache_memRespQ_first____d761;
  tUWide DEF_cache_cache_data_serverAdapter_outData_enqw_wget____d77;
  tUWide DEF_cache_cache_data_serverAdapter_outData_ff_first____d139;
  tUWide DEF_cache_cache_data_memory_read____d110;
  tUInt32 DEF_x__h75256;
  tUInt32 DEF_x__h75229;
  tUInt32 DEF_x_wget__h834;
  tUInt32 DEF_req_data__h72471;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d143;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d147;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d151;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d155;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d159;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d163;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d167;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d171;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d175;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d179;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d183;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d187;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d191;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d195;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d199;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d203;
  tUWide DEF_IF_cache_missReq_38_BIT_64_23_THEN_IF_cache_mi_ETC___d817;
  tUWide DEF_IF_cache_missReq_38_BITS_37_TO_34_58_EQ_15_59__ETC___d816;
  tUWide DEF_old_data__h47698;
  tUWide DEF_IF_cache_cache_data_serverAdapter_outData_enqw_ETC___d615;
  tUInt32 DEF_x__h932;
  tUInt8 DEF__0_CONCAT_DONTCARE___d37;
  tUInt8 DEF_IF_cache_lockL1_port_0_whas__21_THEN_cache_loc_ETC___d124;
  tUInt32 DEF_x__h75210;
  tUInt32 DEF_x__h75237;
  tUWide DEF__1_CONCAT_SEL_ARR_cache_tagArray_0_84_cache_tag_ETC___d617;
  tUWide DEF__0_CONCAT_cache_missReq_38_BITS_63_TO_0_20_CONC_ETC___d621;
  tUWide DEF_IF_cache_missReq_38_BITS_37_TO_34_58_EQ_15_59__ETC___d809;
  tUWide DEF_IF_cache_storeQ_first__079_BITS_37_TO_34_364_E_ETC___d1405;
  tUWide DEF_IF_cache_storeQ_first__079_BITS_37_TO_34_364_E_ETC___d1400;
  tUWide DEF_IF_cache_missReq_38_BITS_37_TO_34_58_EQ_15_59__ETC___d802;
  tUWide DEF_IF_cache_storeQ_first__079_BITS_37_TO_34_364_E_ETC___d1395;
  tUWide DEF_IF_cache_missReq_38_BITS_37_TO_34_58_EQ_15_59__ETC___d795;
  tUWide DEF_IF_cache_storeQ_first__079_BITS_37_TO_34_364_E_ETC___d1390;
  tUWide DEF_IF_cache_missReq_38_BITS_37_TO_34_58_EQ_15_59__ETC___d788;
  tUWide DEF_IF_cache_storeQ_first__079_BITS_37_TO_34_364_E_ETC___d1385;
  tUWide DEF_IF_cache_missReq_38_BITS_37_TO_34_58_EQ_15_59__ETC___d781;
  tUWide DEF_IF_cache_storeQ_first__079_BITS_37_TO_34_364_E_ETC___d1380;
  tUWide DEF_IF_cache_missReq_38_BITS_37_TO_34_58_EQ_15_59__ETC___d774;
  tUWide DEF_IF_cache_storeQ_first__079_BITS_37_TO_34_364_E_ETC___d1375;
  tUWide DEF_new_value__h400;
  tUWide DEF_IF_randomMem_zaz_whas_THEN_randomMem_zaz_wget__ETC___d1451;
 
 /* Rules */
 public:
  void RL_randomMem_every();
  void RL_randomMem_every_1();
  void RL_mainRef_bram_serverAdapter_outData_enqueue();
  void RL_mainRef_bram_serverAdapter_outData_dequeue();
  void RL_mainRef_bram_serverAdapter_cnt_finalAdd();
  void RL_mainRef_bram_serverAdapter_s1__dreg_update();
  void RL_mainRef_bram_serverAdapter_stageReadResponseAlways();
  void RL_mainRef_bram_serverAdapter_moveToOutFIFO();
  void RL_mainRef_bram_serverAdapter_overRun();
  void RL_mainRef_deq();
  void RL_cache_cache_data_serverAdapter_outData_enqueue();
  void RL_cache_cache_data_serverAdapter_outData_dequeue();
  void RL_cache_cache_data_serverAdapter_cnt_finalAdd();
  void RL_cache_cache_data_serverAdapter_s1__dreg_update();
  void RL_cache_cache_data_serverAdapter_stageReadResponseAlways();
  void RL_cache_cache_data_serverAdapter_moveToOutFIFO();
  void RL_cache_cache_data_serverAdapter_overRun();
  void RL_cache_lockL1_canonicalize();
  void RL_cache_bram_to_hitQ();
  void RL_cache_startMiss_BRAMReq();
  void RL_cache_startMiss_BRAMResp();
  void RL_cache_sendFillReq();
  void RL_cache_waitFillResp();
  void RL_cache_storeQ_handler();
  void RL_cache_waitStore();
  void RL_cache_clearL1Lock();
  void RL_connectCacheDram();
  void RL_connectDramCache();
  void RL_start();
  void RL_reqs();
  void RL_resps();
  void RL_deadlockerC();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBeveren &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBeveren &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBeveren &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBeveren &backing);
};

#endif /* ifndef __mkBeveren_h__ */
