-- Project:   Electrostimulation
-- Generated: 10/19/2022 11:38:21
-- PSoC Creator  4.4

ENTITY Electrostimulation IS
    PORT(
        MOSI(0)_PAD : OUT std_ulogic;
        SCLK(0)_PAD : OUT std_ulogic;
        MOTOR_1B(0)_PAD : OUT std_ulogic;
        FTDI_ENABLE(0)_PAD : OUT std_ulogic;
        RS485_CTS(0)_PAD : OUT std_ulogic;
        CS3(0)_PAD : OUT std_ulogic;
        MOTOR_1A(0)_PAD : OUT std_ulogic;
        RS485_RX(0)_PAD : IN std_ulogic;
        RS485_TX(0)_PAD : OUT std_ulogic;
        RS_485_EN(0)_PAD : OUT std_ulogic;
        \SD:mosi0(0)_PAD\ : OUT std_ulogic;
        \SD:miso0(0)_PAD\ : IN std_ulogic;
        \SD:sclk0(0)_PAD\ : OUT std_ulogic;
        \SD:SPI0_CS(0)_PAD\ : OUT std_ulogic;
        CS_on_board_IMU(0)_PAD : OUT std_ulogic;
        MISO(0)_PAD : IN std_ulogic;
        CS_RTC(0)_PAD : OUT std_ulogic;
        CLK_RTC(0)_PAD : OUT std_ulogic;
        MOSI_RTC(0)_PAD : OUT std_ulogic;
        MISO_RTC(0)_PAD : IN std_ulogic;
        CS1(0)_PAD : OUT std_ulogic;
        CS0(0)_PAD : OUT std_ulogic;
        LED_RED(0)_PAD : OUT std_ulogic;
        LED_GREEN(0)_PAD : OUT std_ulogic;
        CS2(0)_PAD : OUT std_ulogic;
        MOTOR_2A(0)_PAD : OUT std_ulogic;
        MOTOR_2B(0)_PAD : OUT std_ulogic;
        MOTOR_EN_1(0)_PAD : OUT std_ulogic;
        MOTOR_EN_2(0)_PAD : OUT std_ulogic;
        CS_ENCODER1(0)_PAD : OUT std_ulogic;
        CLK_ENCODER(0)_PAD : OUT std_ulogic;
        MISO_ENCODER(0)_PAD : IN std_ulogic;
        CS_ENCODER0(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Electrostimulation;

ARCHITECTURE __DEFAULT__ OF Electrostimulation IS
    SIGNAL AMuxHw_Decoder_is_active : bit;
    ATTRIBUTE soft OF AMuxHw_Decoder_is_active : SIGNAL IS 1;
    SIGNAL AMuxHw_Decoder_old_id_0 : bit;
    SIGNAL AMuxHw_Decoder_old_id_1 : bit;
    SIGNAL AMuxHw_Decoder_old_id_2 : bit;
    SIGNAL AMuxHw_Decoder_old_id_3 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_0 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_1 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_10 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_11 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_2 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_3 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_4 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_5 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_6 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_7 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_8 : bit;
    SIGNAL AMuxHw_Decoder_one_hot_9 : bit;
    SIGNAL CLK_ENCODER(0)__PA : bit;
    SIGNAL CLK_RTC(0)__PA : bit;
    SIGNAL CS0(0)__PA : bit;
    SIGNAL CS1(0)__PA : bit;
    SIGNAL CS2(0)__PA : bit;
    SIGNAL CS3(0)__PA : bit;
    SIGNAL CS_ENCODER0(0)__PA : bit;
    SIGNAL CS_ENCODER1(0)__PA : bit;
    SIGNAL CS_RTC(0)__PA : bit;
    SIGNAL CS_on_board_IMU(0)__PA : bit;
    SIGNAL CURRENT_SENSE_1(0)__PA : bit;
    SIGNAL CURRENT_SENSE_2(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL EMG_1(0)__PA : bit;
    SIGNAL EMG_2(0)__PA : bit;
    SIGNAL EMG_3(0)__PA : bit;
    SIGNAL EMG_4(0)__PA : bit;
    SIGNAL EMG_5(0)__PA : bit;
    SIGNAL EMG_6(0)__PA : bit;
    SIGNAL EMG_A(0)__PA : bit;
    SIGNAL EMG_B(0)__PA : bit;
    SIGNAL FTDI_ENABLE(0)__PA : bit;
    SIGNAL LED_GREEN(0)__PA : bit;
    SIGNAL LED_RED(0)__PA : bit;
    SIGNAL MISO(0)__PA : bit;
    SIGNAL MISO_ENCODER(0)__PA : bit;
    SIGNAL MISO_RTC(0)__PA : bit;
    SIGNAL MOSI(0)__PA : bit;
    SIGNAL MOSI_RTC(0)__PA : bit;
    SIGNAL MOTOR_1A(0)__PA : bit;
    SIGNAL MOTOR_1B(0)__PA : bit;
    SIGNAL MOTOR_2A(0)__PA : bit;
    SIGNAL MOTOR_2B(0)__PA : bit;
    SIGNAL MOTOR_EN_1(0)__PA : bit;
    SIGNAL MOTOR_EN_2(0)__PA : bit;
    SIGNAL Net_10313 : bit;
    SIGNAL Net_10337 : bit;
    SIGNAL Net_1060 : bit;
    SIGNAL Net_1060_SYNCOUT : bit;
    SIGNAL Net_124 : bit;
    ATTRIBUTE udbclken_assigned OF Net_124 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_124 : SIGNAL IS true;
    SIGNAL Net_124_local : bit;
    SIGNAL Net_1308 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1308 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1308 : SIGNAL IS true;
    SIGNAL Net_1308_local : bit;
    SIGNAL Net_1458 : bit;
    SIGNAL Net_1459 : bit;
    SIGNAL Net_1469 : bit;
    SIGNAL Net_1628 : bit;
    SIGNAL Net_1630 : bit;
    SIGNAL Net_2334 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2334 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2334 : SIGNAL IS true;
    SIGNAL Net_2334_local : bit;
    SIGNAL Net_2501 : bit;
    SIGNAL Net_2627 : bit;
    SIGNAL Net_2711 : bit;
    ATTRIBUTE global_signal OF Net_2711 : SIGNAL IS true;
    SIGNAL Net_2711_local : bit;
    SIGNAL Net_2835 : bit;
    SIGNAL Net_2836 : bit;
    SIGNAL Net_3039 : bit;
    SIGNAL Net_3044 : bit;
    SIGNAL Net_3063_0 : bit;
    SIGNAL Net_3063_1 : bit;
    SIGNAL Net_3063_2 : bit;
    SIGNAL Net_3064 : bit;
    SIGNAL Net_3240 : bit;
    SIGNAL Net_3264 : bit;
    SIGNAL Net_3334 : bit;
    SIGNAL Net_3376 : bit;
    SIGNAL Net_3426 : bit;
    SIGNAL Net_345 : bit;
    SIGNAL Net_3505 : bit;
    SIGNAL Net_3506 : bit;
    SIGNAL Net_3925 : bit;
    SIGNAL Net_4386 : bit;
    SIGNAL Net_4387 : bit;
    ATTRIBUTE global_signal OF Net_4387 : SIGNAL IS true;
    SIGNAL Net_4387_local : bit;
    SIGNAL Net_4627 : bit;
    SIGNAL Net_5118 : bit;
    SIGNAL Net_5190_0 : bit;
    SIGNAL Net_5190_1 : bit;
    SIGNAL Net_5190_2 : bit;
    SIGNAL Net_5190_3 : bit;
    SIGNAL Net_5205 : bit;
    SIGNAL Net_5290 : bit;
    SIGNAL Net_5460 : bit;
    ATTRIBUTE soft OF Net_5460 : SIGNAL IS 1;
    SIGNAL Net_5579 : bit;
    SIGNAL Net_5930 : bit;
    SIGNAL Net_6020 : bit;
    SIGNAL Net_6117 : bit;
    SIGNAL Net_6196 : bit;
    SIGNAL Net_6196_SYNCOUT : bit;
    SIGNAL Net_6987 : bit;
    ATTRIBUTE udbclken_assigned OF Net_6987 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_6987 : SIGNAL IS true;
    SIGNAL Net_6987_local : bit;
    SIGNAL Net_7046_0 : bit;
    SIGNAL Net_7046_1 : bit;
    SIGNAL Net_7046_2 : bit;
    SIGNAL Net_7046_3 : bit;
    SIGNAL Net_7325 : bit;
    SIGNAL Net_7353 : bit;
    SIGNAL Net_7450 : bit;
    SIGNAL Net_7667 : bit;
    SIGNAL Net_7694 : bit;
    SIGNAL Net_7981 : bit;
    SIGNAL Net_7983 : bit;
    SIGNAL Net_7985 : bit;
    SIGNAL Net_8907 : bit;
    SIGNAL Net_9749 : bit;
    SIGNAL Net_9759 : bit;
    SIGNAL Net_9767 : bit;
    SIGNAL Net_9772 : bit;
    SIGNAL Net_9774 : bit;
    SIGNAL Net_9776 : bit;
    SIGNAL RS485_CTS(0)__PA : bit;
    SIGNAL RS485_RX(0)__PA : bit;
    SIGNAL RS485_TX(0)__PA : bit;
    SIGNAL RS_485_EN(0)__PA : bit;
    SIGNAL SCLK(0)__PA : bit;
    SIGNAL VOLTAGE_SENSE_1(0)__PA : bit;
    SIGNAL VOLTAGE_SENSE_2(0)__PA : bit;
    SIGNAL \ADC:Net_245_0\ : bit;
    SIGNAL \ADC:Net_245_1\ : bit;
    SIGNAL \ADC:Net_245_2\ : bit;
    SIGNAL \ADC:Net_245_3\ : bit;
    SIGNAL \ADC:Net_245_4\ : bit;
    SIGNAL \ADC:Net_245_5\ : bit;
    SIGNAL \ADC:Net_245_6\ : bit;
    SIGNAL \ADC:Net_245_7\ : bit;
    SIGNAL \ADC:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC:Net_488_adig\ : bit;
    SIGNAL \ADC:Net_488_adig_local\ : bit;
    SIGNAL \ADC:Net_488_local\ : bit;
    SIGNAL \ADC:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC:Net_93_local\ : bit;
    SIGNAL \ADC:aclock\ : bit;
    SIGNAL \ADC:mod_dat_0\ : bit;
    SIGNAL \ADC:mod_dat_1\ : bit;
    SIGNAL \ADC:mod_dat_2\ : bit;
    SIGNAL \ADC:mod_dat_3\ : bit;
    SIGNAL \ADC:mod_reset\ : bit;
    SIGNAL \ADC_N_CHANNELS_USED:control_4\ : bit;
    SIGNAL \ADC_N_CHANNELS_USED:control_5\ : bit;
    SIGNAL \ADC_N_CHANNELS_USED:control_6\ : bit;
    SIGNAL \ADC_N_CHANNELS_USED:control_7\ : bit;
    SIGNAL \ADC_SOC:control_1\ : bit;
    SIGNAL \ADC_SOC:control_2\ : bit;
    SIGNAL \ADC_SOC:control_3\ : bit;
    SIGNAL \ADC_SOC:control_4\ : bit;
    SIGNAL \ADC_SOC:control_5\ : bit;
    SIGNAL \ADC_SOC:control_6\ : bit;
    SIGNAL \ADC_SOC:control_7\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:cmp1_less\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:control_0\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:control_1\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:control_2\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:control_3\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:control_4\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:control_5\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:control_6\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:control_7\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:runmode_enable\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:tc_i\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:cmp1_less\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:control_0\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:control_1\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:control_2\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:control_3\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:control_4\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:control_5\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:control_6\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:control_7\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:runmode_enable\ : bit;
    SIGNAL \BLINK_25HZ:PWMUDB:tc_i\ : bit;
    SIGNAL \BLINK_CTRL_EN:control_2\ : bit;
    SIGNAL \BLINK_CTRL_EN:control_3\ : bit;
    SIGNAL \BLINK_CTRL_EN:control_4\ : bit;
    SIGNAL \BLINK_CTRL_EN:control_5\ : bit;
    SIGNAL \BLINK_CTRL_EN:control_6\ : bit;
    SIGNAL \BLINK_CTRL_EN:control_7\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_0\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_1\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_2\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_3\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_4\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_5\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_6\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_7\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:count_enable\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:count_stored_i\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:per_equal\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:prevCompare\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:reload\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:status_0\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:status_1\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:status_2\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:status_5\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:status_6\ : bit;
    SIGNAL \CYCLES_TIMER:Net_261\ : bit;
    SIGNAL \CYCLES_TIMER:Net_57\ : bit;
    SIGNAL \Chip_Select_ENCODER_LINE:control_1\ : bit;
    SIGNAL \Chip_Select_ENCODER_LINE:control_2\ : bit;
    SIGNAL \Chip_Select_ENCODER_LINE:control_3\ : bit;
    SIGNAL \Chip_Select_ENCODER_LINE:control_4\ : bit;
    SIGNAL \Chip_Select_ENCODER_LINE:control_5\ : bit;
    SIGNAL \Chip_Select_ENCODER_LINE:control_6\ : bit;
    SIGNAL \Chip_Select_ENCODER_LINE:control_7\ : bit;
    SIGNAL \Chip_Select_IMU:control_3\ : bit;
    SIGNAL \Chip_Select_IMU:control_4\ : bit;
    SIGNAL \Chip_Select_IMU:control_5\ : bit;
    SIGNAL \Chip_Select_IMU:control_6\ : bit;
    SIGNAL \Chip_Select_IMU:control_7\ : bit;
    SIGNAL \LED_CTRL:control_2\ : bit;
    SIGNAL \LED_CTRL:control_3\ : bit;
    SIGNAL \LED_CTRL:control_4\ : bit;
    SIGNAL \LED_CTRL:control_5\ : bit;
    SIGNAL \LED_CTRL:control_6\ : bit;
    SIGNAL \LED_CTRL:control_7\ : bit;
    SIGNAL \MOTOR_ON_OFF_1:control_1\ : bit;
    SIGNAL \MOTOR_ON_OFF_1:control_2\ : bit;
    SIGNAL \MOTOR_ON_OFF_1:control_3\ : bit;
    SIGNAL \MOTOR_ON_OFF_1:control_4\ : bit;
    SIGNAL \MOTOR_ON_OFF_1:control_5\ : bit;
    SIGNAL \MOTOR_ON_OFF_1:control_6\ : bit;
    SIGNAL \MOTOR_ON_OFF_1:control_7\ : bit;
    SIGNAL \MOTOR_ON_OFF_2:control_1\ : bit;
    SIGNAL \MOTOR_ON_OFF_2:control_2\ : bit;
    SIGNAL \MOTOR_ON_OFF_2:control_3\ : bit;
    SIGNAL \MOTOR_ON_OFF_2:control_4\ : bit;
    SIGNAL \MOTOR_ON_OFF_2:control_5\ : bit;
    SIGNAL \MOTOR_ON_OFF_2:control_6\ : bit;
    SIGNAL \MOTOR_ON_OFF_2:control_7\ : bit;
    SIGNAL \MY_TIMER:Net_261\ : bit;
    SIGNAL \MY_TIMER:Net_51\ : bit;
    SIGNAL \MY_TIMER:Net_57\ : bit;
    SIGNAL \MY_TIMER_REG:control_1\ : bit;
    SIGNAL \MY_TIMER_REG:control_2\ : bit;
    SIGNAL \MY_TIMER_REG:control_3\ : bit;
    SIGNAL \MY_TIMER_REG:control_4\ : bit;
    SIGNAL \MY_TIMER_REG:control_5\ : bit;
    SIGNAL \MY_TIMER_REG:control_6\ : bit;
    SIGNAL \MY_TIMER_REG:control_7\ : bit;
    SIGNAL \PACER_TIMER:Net_261\ : bit;
    SIGNAL \PACER_TIMER:Net_57\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:cmp2_eq\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:tc_i\ : bit;
    SIGNAL \RESET_COUNTERS:control_1\ : bit;
    SIGNAL \RESET_COUNTERS:control_2\ : bit;
    SIGNAL \RESET_COUNTERS:control_3\ : bit;
    SIGNAL \RESET_COUNTERS:control_4\ : bit;
    SIGNAL \RESET_COUNTERS:control_5\ : bit;
    SIGNAL \RESET_COUNTERS:control_6\ : bit;
    SIGNAL \RESET_COUNTERS:control_7\ : bit;
    SIGNAL \RESET_FF:control_1\ : bit;
    SIGNAL \RESET_FF:control_2\ : bit;
    SIGNAL \RESET_FF:control_3\ : bit;
    SIGNAL \RESET_FF:control_4\ : bit;
    SIGNAL \RESET_FF:control_5\ : bit;
    SIGNAL \RESET_FF:control_6\ : bit;
    SIGNAL \RESET_FF:control_7\ : bit;
    SIGNAL \SD:Net_10\ : bit;
    SIGNAL \SD:Net_16\ : bit;
    SIGNAL \SD:Net_19\ : bit;
    ATTRIBUTE udbclken_assigned OF \SD:Net_19\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SD:Net_19\ : SIGNAL IS true;
    SIGNAL \SD:Net_19_local\ : bit;
    SIGNAL \SD:Net_1\ : bit;
    SIGNAL \SD:Net_22\ : bit;
    SIGNAL \SD:SPI0:BSPIM:cnt_enable\ : bit;
    SIGNAL \SD:SPI0:BSPIM:cnt_tc\ : bit;
    SIGNAL \SD:SPI0:BSPIM:count_0\ : bit;
    SIGNAL \SD:SPI0:BSPIM:count_1\ : bit;
    SIGNAL \SD:SPI0:BSPIM:count_2\ : bit;
    SIGNAL \SD:SPI0:BSPIM:count_3\ : bit;
    SIGNAL \SD:SPI0:BSPIM:count_4\ : bit;
    SIGNAL \SD:SPI0:BSPIM:count_5\ : bit;
    SIGNAL \SD:SPI0:BSPIM:count_6\ : bit;
    SIGNAL \SD:SPI0:BSPIM:ld_ident\ : bit;
    SIGNAL \SD:SPI0:BSPIM:load_cond\ : bit;
    SIGNAL \SD:SPI0:BSPIM:load_rx_data\ : bit;
    SIGNAL \SD:SPI0:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SD:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
    SIGNAL \SD:SPI0:BSPIM:mosi_hs_reg\ : bit;
    SIGNAL \SD:SPI0:BSPIM:mosi_pre_reg\ : bit;
    SIGNAL \SD:SPI0:BSPIM:mosi_pre_reg_split\ : bit;
    SIGNAL \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ : bit;
    SIGNAL \SD:SPI0:BSPIM:rx_status_4\ : bit;
    SIGNAL \SD:SPI0:BSPIM:rx_status_5\ : bit;
    SIGNAL \SD:SPI0:BSPIM:rx_status_6\ : bit;
    SIGNAL \SD:SPI0:BSPIM:state_0\ : bit;
    SIGNAL \SD:SPI0:BSPIM:state_1\ : bit;
    SIGNAL \SD:SPI0:BSPIM:state_2\ : bit;
    SIGNAL \SD:SPI0:BSPIM:tx_status_0\ : bit;
    SIGNAL \SD:SPI0:BSPIM:tx_status_1\ : bit;
    SIGNAL \SD:SPI0:BSPIM:tx_status_2\ : bit;
    SIGNAL \SD:SPI0:BSPIM:tx_status_4\ : bit;
    SIGNAL \\\SD:SPI0_CS(0)\\__PA\ : bit;
    SIGNAL \\\SD:miso0(0)\\__PA\ : bit;
    SIGNAL \\\SD:mosi0(0)\\__PA\ : bit;
    SIGNAL \\\SD:sclk0(0)\\__PA\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_1\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_2\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_3\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_4\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_5\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_6\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_7\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:status_3\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:status_4\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:status_5\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:status_6\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_1\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_2\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_3\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_4\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_5\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_6\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_7\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:status_3\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:status_4\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:status_5\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:status_6\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_1\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_2\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_3\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_4\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_5\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_6\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_7\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:status_3\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:status_4\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:status_5\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:status_6\ : bit;
    SIGNAL \SPI_IMU:BSPIM:cnt_enable\ : bit;
    SIGNAL \SPI_IMU:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPI_IMU:BSPIM:count_0\ : bit;
    SIGNAL \SPI_IMU:BSPIM:count_1\ : bit;
    SIGNAL \SPI_IMU:BSPIM:count_2\ : bit;
    SIGNAL \SPI_IMU:BSPIM:count_3\ : bit;
    SIGNAL \SPI_IMU:BSPIM:count_4\ : bit;
    SIGNAL \SPI_IMU:BSPIM:count_5\ : bit;
    SIGNAL \SPI_IMU:BSPIM:count_6\ : bit;
    SIGNAL \SPI_IMU:BSPIM:dpcounter_one\ : bit;
    SIGNAL \SPI_IMU:BSPIM:is_spi_done\ : bit;
    SIGNAL \SPI_IMU:BSPIM:ld_ident\ : bit;
    SIGNAL \SPI_IMU:BSPIM:load_cond\ : bit;
    SIGNAL \SPI_IMU:BSPIM:load_rx_data\ : bit;
    SIGNAL \SPI_IMU:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPI_IMU:BSPIM:mosi_from_dp_reg\ : bit;
    SIGNAL \SPI_IMU:BSPIM:mosi_hs_reg\ : bit;
    SIGNAL \SPI_IMU:BSPIM:mosi_pre_reg\ : bit;
    SIGNAL \SPI_IMU:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPI_IMU:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPI_IMU:BSPIM:rx_status_6\ : bit;
    SIGNAL \SPI_IMU:BSPIM:state_0\ : bit;
    SIGNAL \SPI_IMU:BSPIM:state_1\ : bit;
    SIGNAL \SPI_IMU:BSPIM:state_2\ : bit;
    SIGNAL \SPI_IMU:BSPIM:tx_status_0\ : bit;
    SIGNAL \SPI_IMU:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPI_IMU:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPI_IMU:BSPIM:tx_status_4\ : bit;
    SIGNAL \SPI_IMU:Net_276\ : bit;
    ATTRIBUTE global_signal OF \SPI_IMU:Net_276\ : SIGNAL IS true;
    SIGNAL \SPI_IMU:Net_276_adig\ : bit;
    SIGNAL \SPI_IMU:Net_276_adig_local\ : bit;
    SIGNAL \SPI_IMU:Net_276_local\ : bit;
    SIGNAL \SPI_IMU:Net_276_local__SYNC_OUT\ : bit;
    SIGNAL \UART_RS485:BUART:counter_load_not\ : bit;
    SIGNAL \UART_RS485:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_RS485:BUART:rx_break_detect\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_0\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_1\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_2\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_3\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_4\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_5\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_6\ : bit;
    SIGNAL \UART_RS485:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_RS485:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_RS485:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_RS485:BUART:rx_last\ : bit;
    SIGNAL \UART_RS485:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_RS485:BUART:rx_state_0\ : bit;
    SIGNAL \UART_RS485:BUART:rx_state_1\ : bit;
    SIGNAL \UART_RS485:BUART:rx_state_2\ : bit;
    SIGNAL \UART_RS485:BUART:rx_state_2_split\ : bit;
    SIGNAL \UART_RS485:BUART:rx_state_3\ : bit;
    SIGNAL \UART_RS485:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_RS485:BUART:rx_status_1\ : bit;
    SIGNAL \UART_RS485:BUART:rx_status_3\ : bit;
    SIGNAL \UART_RS485:BUART:rx_status_4\ : bit;
    SIGNAL \UART_RS485:BUART:rx_status_5\ : bit;
    SIGNAL \UART_RS485:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_RS485:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_RS485:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_RS485:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_RS485:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_RS485:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_RS485:BUART:tx_state_0\ : bit;
    SIGNAL \UART_RS485:BUART:tx_state_1\ : bit;
    SIGNAL \UART_RS485:BUART:tx_state_2\ : bit;
    SIGNAL \UART_RS485:BUART:tx_status_0\ : bit;
    SIGNAL \UART_RS485:BUART:tx_status_2\ : bit;
    SIGNAL \UART_RS485:BUART:txn\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cy_srff_1 : bit;
    SIGNAL tmpOE__EMG_1_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__EMG_1_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_4__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_7__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF EMG_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF EMG_1(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF EMG_2(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF EMG_2(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF EMG_3(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF EMG_3(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF EMG_4(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF EMG_4(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF EMG_5(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF EMG_5(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF EMG_6(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF EMG_6(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF VOLTAGE_SENSE_2(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF VOLTAGE_SENSE_2(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF CURRENT_SENSE_2(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF CURRENT_SENSE_2(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF VOLTAGE_SENSE_1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF VOLTAGE_SENSE_1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF CURRENT_SENSE_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF CURRENT_SENSE_1(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF EMG_A(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF EMG_A(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF MOSI(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF MOSI(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF SCLK(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF SCLK(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF EMG_B(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF EMG_B(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF MOTOR_1B(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF MOTOR_1B(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF FTDI_ENABLE(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF FTDI_ENABLE(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF RS485_CTS(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF RS485_CTS(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF CS3(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF CS3(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF MOTOR_1A(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF MOTOR_1A(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF RS485_RX(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF RS485_RX(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF RS485_TX(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF RS485_TX(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF RS_485_EN(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF RS_485_EN(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF \SD:mosi0(0)\ : LABEL IS "iocell23";
    ATTRIBUTE Location OF \SD:mosi0(0)\ : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF \SD:miso0(0)\ : LABEL IS "iocell24";
    ATTRIBUTE Location OF \SD:miso0(0)\ : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF \SD:sclk0(0)\ : LABEL IS "iocell25";
    ATTRIBUTE Location OF \SD:sclk0(0)\ : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF \SD:SPI0_CS(0)\ : LABEL IS "iocell26";
    ATTRIBUTE Location OF \SD:SPI0_CS(0)\ : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF CS_on_board_IMU(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF CS_on_board_IMU(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF MISO(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF MISO(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF CS_RTC(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF CS_RTC(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF CLK_RTC(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF CLK_RTC(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF MOSI_RTC(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF MOSI_RTC(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF MISO_RTC(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF MISO_RTC(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF CS1(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF CS1(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF CS0(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF CS0(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF LED_RED(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF LED_RED(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF LED_GREEN(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF LED_GREEN(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF CS2(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF CS2(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF MOTOR_2A(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF MOTOR_2A(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF MOTOR_2B(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF MOTOR_2B(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF MOTOR_EN_1(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF MOTOR_EN_1(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF MOTOR_EN_2(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF MOTOR_EN_2(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF CS_ENCODER1(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF CS_ENCODER1(0) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF CLK_ENCODER(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF CLK_ENCODER(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF MISO_ENCODER(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF MISO_ENCODER(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF CS_ENCODER0(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF CS_ENCODER0(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Net_5460 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_is_active : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF Net_9767 : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF Net_2627 : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:counter_load_not\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_status_0\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_counter_load\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_status_4\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_status_5\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:load_rx_data\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \SD:Net_10\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:tx_status_0\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:tx_status_4\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:rx_status_6\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF Net_1458 : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:dpcounter_one\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:tx_status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:tx_status_4\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:rx_status_6\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF Net_7353 : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF Net_7325 : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF Net_9774 : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF Net_9776 : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF Net_1630 : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF Net_3039 : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF Net_1628 : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF Net_2501 : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF Net_3064 : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:reload\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:status_0\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:status_2\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:count_enable\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF Net_7983 : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF Net_7985 : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF Net_9749 : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \Chip_Select_IMU:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \RESET_FF:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \FF_STATUS:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:TxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:RxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:TxStsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:RxStsReg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \BLINK_05HZ:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \LED_CTRL:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \BLINK_CTRL_EN:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \BLINK_25HZ:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \ADC_N_CHANNELS_USED:Sync:ctrl_reg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \MOTOR_ON_OFF_1:Sync:ctrl_reg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \ADC:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell10";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell11";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:StsReg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell12";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:StsReg\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell17";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell18";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell19";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell13";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:StsReg\ : LABEL IS "statusicell10";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell20";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell21";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell22";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell23";
    ATTRIBUTE lib_model OF \RESET_COUNTERS:Sync:ctrl_reg\ : LABEL IS "controlcell14";
    ATTRIBUTE lib_model OF \Chip_Select_ENCODER_LINE:Sync:ctrl_reg\ : LABEL IS "controlcell15";
    ATTRIBUTE lib_model OF \MY_TIMER_REG:Sync:ctrl_reg\ : LABEL IS "controlcell16";
    ATTRIBUTE lib_model OF \MOTOR_ON_OFF_2:Sync:ctrl_reg\ : LABEL IS "controlcell17";
    ATTRIBUTE lib_model OF DMA : LABEL IS "drqcell1";
    ATTRIBUTE lib_model OF \ADC_STATUS:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE lib_model OF \ADC_SOC:Sync:ctrl_reg\ : LABEL IS "controlcell18";
    ATTRIBUTE lib_model OF Net_5190_3 : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF Net_5190_2 : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF Net_5190_1 : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF Net_5190_0 : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF Net_5205 : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_old_id_3 : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_old_id_2 : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_old_id_1 : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_old_id_0 : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_0 : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_1 : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_2 : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_3 : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_4 : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_5 : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_6 : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_7 : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_8 : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_9 : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_10 : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_11 : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF Net_1459 : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \PWM_MOTORS:PWMUDB:runmode_enable\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF Net_9772 : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF Net_9759 : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF cy_srff_1 : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:txn\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_state_1\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_state_0\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_state_2\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF Net_6020 : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_bitclk\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_1\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_0\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_load_fifo\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_3\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_2\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_bitclk_enable\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_status_1\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_status_3\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_break_detect\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_last\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:state_2\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:state_1\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:state_0\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \SD:Net_1\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:load_cond\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:ld_ident\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:cnt_enable\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \SD:Net_22\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:load_rx_data\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:state_2\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:state_1\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:state_0\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF Net_3044 : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:load_cond\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:is_spi_done\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:cnt_enable\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \SPI_IMU:BSPIM:ld_ident\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \BLINK_05HZ:PWMUDB:runmode_enable\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF Net_5579 : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \BLINK_25HZ:PWMUDB:runmode_enable\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF Net_7667 : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_2_split\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:prevCompare\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \SD:SPI0:BSPIM:mosi_pre_reg_split\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:count_stored_i\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF Net_3376 : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF Net_3426 : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF Net_2836 : LABEL IS "macrocell116";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \SD:SPI0:BSPIM:mosi_pre_reg_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_0 * !main_2) + (!main_0 * !main_8) + (main_0 * !main_1 * main_2) + (main_0 * !main_3) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:mosi_pre_reg_split_1\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \SD:SPI0:BSPIM:count_4\,
            main_5 => \SD:SPI0:BSPIM:count_3\,
            main_6 => \SD:SPI0:BSPIM:count_2\,
            main_7 => \SD:SPI0:BSPIM:count_0\,
            main_8 => \SD:SPI0:BSPIM:mosi_pre_reg\,
            main_9 => \SD:SPI0:BSPIM:ld_ident\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_124,
            dclk_0 => Net_124_local,
            dclk_glb_1 => \SD:Net_19\,
            dclk_1 => \SD:Net_19_local\,
            dclk_glb_2 => \ADC:Net_93\,
            dclk_2 => \ADC:Net_93_local\,
            dclk_glb_3 => Net_2334,
            dclk_3 => Net_2334_local,
            aclk_glb_0 => \ADC:Net_488\,
            aclk_0 => \ADC:Net_488_local\,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\,
            clk_a_dig_0 => \ADC:Net_488_adig_local\,
            aclk_glb_1 => \SPI_IMU:Net_276\,
            aclk_1 => \SPI_IMU:Net_276_local\,
            clk_a_dig_glb_1 => \SPI_IMU:Net_276_adig\,
            clk_a_dig_1 => \SPI_IMU:Net_276_adig_local\,
            dclk_glb_4 => Net_4387,
            dclk_4 => Net_4387_local,
            dclk_glb_5 => Net_1308,
            dclk_5 => Net_1308_local,
            dclk_glb_6 => Net_6987,
            dclk_6 => Net_6987_local,
            dclk_glb_7 => Net_2711,
            dclk_7 => Net_2711_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            dclk_glb_ff_4 => \ClockBlock.dclk_glb_ff_4__sig\,
            dclk_glb_ff_7 => \ClockBlock.dclk_glb_ff_7__sig\);

    EMG_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "1ddf9c54-2e89-40fe-98b3-4a46d4fffe2a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_1(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_6,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMG_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ea7993ca-43f7-4882-934e-1b33504cc372",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_2(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_7,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMG_3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "041a7470-dfe4-408a-bfbd-d968909b561a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_3(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_8,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMG_4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6463c433-b620-4259-b362-c1b91cb4cb79",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_4(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_9,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMG_5:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "25c65768-4916-45eb-8f51-ffa38a63f902",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_5(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_10,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMG_6:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a87ba707-cce4-4c08-8e8b-3e989cfba7aa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_6(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_11,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VOLTAGE_SENSE_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "575430a4-8a3f-4c8d-b700-956ac3121f37",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VOLTAGE_SENSE_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VOLTAGE_SENSE_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => VOLTAGE_SENSE_2(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_4,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CURRENT_SENSE_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cf40d4c6-577e-43fd-aaba-a74445905ab0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CURRENT_SENSE_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CURRENT_SENSE_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => CURRENT_SENSE_2(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_5,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VOLTAGE_SENSE_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VOLTAGE_SENSE_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VOLTAGE_SENSE_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => VOLTAGE_SENSE_1(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_0,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CURRENT_SENSE_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7bc8296e-0925-4c45-bc42-d5d2c24c1efd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CURRENT_SENSE_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CURRENT_SENSE_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => CURRENT_SENSE_1(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_1,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMG_A:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d2b73a47-2288-411e-8c5b-d740ba0840ec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_A(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_2,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI(0)__PA,
            oe => open,
            pin_input => Net_1458,
            pad_out => MOSI(0)_PAD,
            pad_in => MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e7f51447-5016-4fc1-8c75-593a0f7f6464",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK(0)__PA,
            oe => open,
            pin_input => Net_1459,
            pad_out => SCLK(0)_PAD,
            pad_in => SCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMG_B:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a014e3ff-1a80-46b9-bbcb-22ceb5400b46",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_B(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_3,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_1B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "653fafc2-0769-4d73-969e-7b60a05feecf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 2,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_1B(0)__PA,
            oe => open,
            pin_input => Net_9767,
            pad_out => MOTOR_1B(0)_PAD,
            pad_in => MOTOR_1B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FTDI_ENABLE:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    FTDI_ENABLE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FTDI_ENABLE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => FTDI_ENABLE(0)__PA,
            oe => open,
            pad_in => FTDI_ENABLE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS485_CTS:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "4c15b41e-e284-4978-99e7-5aaee19bd0ce",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RS485_CTS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS485_CTS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RS485_CTS(0)__PA,
            oe => open,
            pad_in => RS485_CTS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "84eeaa50-85f8-4580-b05a-35b9ac5ffe2b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS3(0)__PA,
            oe => open,
            pin_input => Net_3064,
            pad_out => CS3(0)_PAD,
            pad_in => CS3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_1A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 2,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_1A(0)__PA,
            oe => open,
            pin_input => Net_9772,
            pad_out => MOTOR_1A(0)_PAD,
            pad_in => MOTOR_1A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS485_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RS485_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS485_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RS485_RX(0)__PA,
            oe => open,
            fb => Net_6196,
            pad_in => RS485_RX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS485_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d55049de-f559-4856-91bd-6913f5ef939b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RS485_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS485_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RS485_TX(0)__PA,
            oe => open,
            pin_input => Net_2627,
            pad_out => RS485_TX(0)_PAD,
            pad_in => RS485_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS_485_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "294a8542-13bb-492d-93ce-945bd1f598a8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RS_485_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS_485_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RS_485_EN(0)__PA,
            oe => open,
            pin_input => Net_6020,
            pad_out => RS_485_EN(0)_PAD,
            pad_in => RS_485_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SD:mosi0\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3537ae03-95e4-4c84-8be5-5c34ee791d4f/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \SD:mosi0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SD:mosi0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\SD:mosi0(0)\\__PA\,
            oe => open,
            pin_input => \SD:Net_10\,
            pad_out => \SD:mosi0(0)_PAD\,
            pad_in => \SD:mosi0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SD:miso0\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3537ae03-95e4-4c84-8be5-5c34ee791d4f/1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \SD:miso0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SD:miso0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\SD:miso0(0)\\__PA\,
            oe => open,
            fb => \SD:Net_16\,
            pad_in => \SD:miso0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SD:sclk0\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3537ae03-95e4-4c84-8be5-5c34ee791d4f/ae249072-87dc-41aa-9405-888517aefa28",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \SD:sclk0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SD:sclk0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\SD:sclk0(0)\\__PA\,
            oe => open,
            pin_input => \SD:Net_22\,
            pad_out => \SD:sclk0(0)_PAD\,
            pad_in => \SD:sclk0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SD:SPI0_CS\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3537ae03-95e4-4c84-8be5-5c34ee791d4f/6df85302-e45f-45fb-97de-4bdf3128e07b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \SD:SPI0_CS(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SD:SPI0_CS\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\SD:SPI0_CS(0)\\__PA\,
            oe => open,
            pad_in => \SD:SPI0_CS(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS_on_board_IMU:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f79e8a2a-651d-480e-b8cb-b320bd7aaa0c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS_on_board_IMU(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS_on_board_IMU",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS_on_board_IMU(0)__PA,
            oe => open,
            pin_input => Net_1630,
            pad_out => CS_on_board_IMU(0)_PAD,
            pad_in => CS_on_board_IMU(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO(0)__PA,
            oe => open,
            fb => Net_1469,
            pad_in => MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS_RTC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fa317fe3-42e6-4c88-87df-5d5f0f9ec96d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS_RTC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS_RTC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CS_RTC(0)__PA,
            oe => open,
            pad_in => CS_RTC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CLK_RTC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ab3a2ca0-fa0c-4599-b9a3-2d4b412fba13",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CLK_RTC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CLK_RTC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CLK_RTC(0)__PA,
            oe => open,
            pad_in => CLK_RTC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI_RTC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9104f111-873f-4d4f-9435-55b9f7e766e1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI_RTC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI_RTC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOSI_RTC(0)__PA,
            oe => open,
            pad_in => MOSI_RTC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO_RTC:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "9ba63a55-9029-4fc5-8979-f92f80c52cd3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO_RTC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_RTC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MISO_RTC(0)__PA,
            oe => open,
            pad_in => MISO_RTC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7beeb8ec-71a8-40c3-b78c-3448effce33b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS1(0)__PA,
            oe => open,
            pin_input => Net_1628,
            pad_out => CS1(0)_PAD,
            pad_in => CS1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9f508b3f-1a2e-4da5-b3da-20dc60131560",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS0(0)__PA,
            oe => open,
            pin_input => Net_3039,
            pad_out => CS0(0)_PAD,
            pad_in => CS0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_RED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9a2cf45d-6117-434c-b59b-8d3b55fadb43",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_RED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_RED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_RED(0)__PA,
            oe => open,
            pin_input => Net_7325,
            pad_out => LED_RED(0)_PAD,
            pad_in => LED_RED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_GREEN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b2c64652-8fd1-4414-a6d8-7525576a1723",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_GREEN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_GREEN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_GREEN(0)__PA,
            oe => open,
            pin_input => Net_7353,
            pad_out => LED_GREEN(0)_PAD,
            pad_in => LED_GREEN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "23e53fc0-d858-4ee5-ba95-451dbd31de38",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS2(0)__PA,
            oe => open,
            pin_input => Net_2501,
            pad_out => CS2(0)_PAD,
            pad_in => CS2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e25c4c42-92cc-4661-a040-d5f89c990211",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 2,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_2A(0)__PA,
            oe => open,
            pin_input => Net_9759,
            pad_out => MOTOR_2A(0)_PAD,
            pad_in => MOTOR_2A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f304e074-cdf5-4088-ab4b-c9b40bedc753",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 2,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_2B(0)__PA,
            oe => open,
            pin_input => Net_9749,
            pad_out => MOTOR_2B(0)_PAD,
            pad_in => MOTOR_2B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_EN_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b472b5a3-8866-40d5-9011-6f6354224e98",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "2",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "M1",
            pin_mode => "O",
            por_state => 2,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_EN_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_EN_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_EN_1(0)__PA,
            oe => open,
            pin_input => Net_9774,
            pad_out => MOTOR_EN_1(0)_PAD,
            pad_in => MOTOR_EN_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_EN_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f1224875-b991-4103-8489-a48d67847102",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "2",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "M1",
            pin_mode => "O",
            por_state => 2,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_EN_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_EN_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_EN_2(0)__PA,
            oe => open,
            pin_input => Net_9776,
            pad_out => MOTOR_EN_2(0)_PAD,
            pad_in => MOTOR_EN_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS_ENCODER1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f6213fc3-2dc4-4fc3-a7f7-64d232c045b5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS_ENCODER1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS_ENCODER1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS_ENCODER1(0)__PA,
            oe => open,
            pin_input => Net_7985,
            pad_out => CS_ENCODER1(0)_PAD,
            pad_in => CS_ENCODER1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CLK_ENCODER:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "24e13e52-46a0-445a-981b-02cf74d495f8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CLK_ENCODER(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CLK_ENCODER",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CLK_ENCODER(0)__PA,
            oe => open,
            pin_input => Net_3376,
            pad_out => CLK_ENCODER(0)_PAD,
            pad_in => CLK_ENCODER(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO_ENCODER:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "ff3f21bb-5fbe-41ef-8e50-999e152733a1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    MISO_ENCODER(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_ENCODER",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO_ENCODER(0)__PA,
            oe => open,
            fb => Net_1060,
            pad_in => MISO_ENCODER(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS_ENCODER0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8dfbd57a-52cc-457d-b342-1ad830ee6a44",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS_ENCODER0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS_ENCODER0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS_ENCODER0(0)__PA,
            oe => open,
            pin_input => Net_7983,
            pad_out => CS_ENCODER0(0)_PAD,
            pad_in => CS_ENCODER0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_5460:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (main_0 * !main_4) + (!main_1 * main_5) + (main_1 * !main_5) + (!main_2 * main_6) + (main_2 * !main_6) + (!main_3 * main_7) + (main_3 * !main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_5460,
            main_0 => Net_5190_3,
            main_1 => Net_5190_2,
            main_2 => Net_5190_1,
            main_3 => Net_5190_0,
            main_4 => Net_7046_3,
            main_5 => Net_7046_2,
            main_6 => Net_7046_1,
            main_7 => Net_7046_0);

    AMuxHw_Decoder_is_active:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (main_0 * !main_4) + (!main_1 * main_5) + (main_1 * !main_5) + (!main_2 * main_6) + (main_2 * !main_6) + (!main_3 * main_7) + (main_3 * !main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_is_active,
            main_0 => Net_5190_3,
            main_1 => Net_5190_2,
            main_2 => Net_5190_1,
            main_3 => Net_5190_0,
            main_4 => AMuxHw_Decoder_old_id_3,
            main_5 => AMuxHw_Decoder_old_id_2,
            main_6 => AMuxHw_Decoder_old_id_1,
            main_7 => AMuxHw_Decoder_old_id_0);

    Net_9767:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_9767,
            main_0 => Net_9772);

    Net_2627:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2627,
            main_0 => \UART_RS485:BUART:txn\);

    \UART_RS485:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:counter_load_not\,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_state_2\);

    \UART_RS485:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_status_0\,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_fifo_empty\,
            main_4 => \UART_RS485:BUART:tx_state_2\);

    \UART_RS485:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_status_2\,
            main_0 => \UART_RS485:BUART:tx_fifo_notfull\);

    \UART_RS485:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_counter_load\,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_state_3\,
            main_3 => \UART_RS485:BUART:rx_state_2\);

    \UART_RS485:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_status_4\,
            main_0 => \UART_RS485:BUART:rx_load_fifo\,
            main_1 => \UART_RS485:BUART:rx_fifofull\);

    \UART_RS485:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_status_5\,
            main_0 => \UART_RS485:BUART:rx_fifonotempty\,
            main_1 => \UART_RS485:BUART:rx_state_stop1_reg\);

    \SD:SPI0:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:load_rx_data\,
            main_0 => \SD:SPI0:BSPIM:count_4\,
            main_1 => \SD:SPI0:BSPIM:count_3\,
            main_2 => \SD:SPI0:BSPIM:count_2\,
            main_3 => \SD:SPI0:BSPIM:count_1\,
            main_4 => \SD:SPI0:BSPIM:count_0\);

    \SD:Net_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * main_4) + (main_1 * !main_3 * main_4) + (!main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD:Net_10\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:Net_1\,
            main_4 => \SD:SPI0:BSPIM:mosi_hs_reg\);

    \SD:SPI0:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:tx_status_0\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\);

    \SD:SPI0:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:tx_status_4\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\);

    \SD:SPI0:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:rx_status_6\,
            main_0 => \SD:SPI0:BSPIM:count_4\,
            main_1 => \SD:SPI0:BSPIM:count_3\,
            main_2 => \SD:SPI0:BSPIM:count_2\,
            main_3 => \SD:SPI0:BSPIM:count_1\,
            main_4 => \SD:SPI0:BSPIM:count_0\,
            main_5 => \SD:SPI0:BSPIM:rx_status_4\);

    Net_1458:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1458,
            main_0 => Net_3044,
            main_1 => \SPI_IMU:BSPIM:mosi_hs_reg\);

    \SPI_IMU:BSPIM:dpcounter_one\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_IMU:BSPIM:dpcounter_one\,
            main_0 => \SPI_IMU:BSPIM:count_4\,
            main_1 => \SPI_IMU:BSPIM:count_3\,
            main_2 => \SPI_IMU:BSPIM:count_2\,
            main_3 => \SPI_IMU:BSPIM:count_1\,
            main_4 => \SPI_IMU:BSPIM:count_0\);

    \SPI_IMU:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_IMU:BSPIM:tx_status_0\,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\);

    \SPI_IMU:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_IMU:BSPIM:tx_status_4\,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\);

    \SPI_IMU:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_IMU:BSPIM:rx_status_6\,
            main_0 => \SPI_IMU:BSPIM:count_4\,
            main_1 => \SPI_IMU:BSPIM:count_3\,
            main_2 => \SPI_IMU:BSPIM:count_2\,
            main_3 => \SPI_IMU:BSPIM:count_1\,
            main_4 => \SPI_IMU:BSPIM:count_0\,
            main_5 => \SPI_IMU:BSPIM:rx_status_4\);

    \SPI_IMU:Net_276_local__SYNC\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \SPI_IMU:Net_276_local\,
            out => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    MISO_ENCODER(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1060,
            out => Net_1060_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    RS485_RX(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_6196,
            out => Net_6196_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_7353:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_7353,
            main_0 => Net_5579,
            main_1 => Net_7694);

    Net_7325:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_7325,
            main_0 => Net_5579,
            main_1 => Net_7450,
            main_2 => Net_7667);

    Net_9774:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_9774,
            main_0 => Net_10337);

    Net_9776:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_9776,
            main_0 => Net_10313);

    Net_1630:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1630,
            main_0 => Net_3063_2,
            main_1 => Net_3063_1,
            main_2 => Net_3063_0,
            main_3 => Net_3044);

    Net_3039:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3039,
            main_0 => Net_3063_2,
            main_1 => Net_3063_1,
            main_2 => Net_3063_0,
            main_3 => Net_3044);

    Net_1628:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1628,
            main_0 => Net_3063_2,
            main_1 => Net_3063_1,
            main_2 => Net_3063_0,
            main_3 => Net_3044);

    Net_2501:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2501,
            main_0 => Net_3063_2,
            main_1 => Net_3063_1,
            main_2 => Net_3063_0,
            main_3 => Net_3044);

    Net_3064:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3064,
            main_0 => Net_3063_2,
            main_1 => Net_3063_1,
            main_2 => Net_3063_0,
            main_3 => Net_3044);

    \COUNTER_ENC:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:reload\,
            main_0 => Net_8907,
            main_1 => \COUNTER_ENC:CounterUDB:per_equal\);

    \COUNTER_ENC:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:status_0\,
            main_0 => \COUNTER_ENC:CounterUDB:cmp_out_i\,
            main_1 => \COUNTER_ENC:CounterUDB:prevCompare\);

    \COUNTER_ENC:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:status_2\,
            main_0 => \COUNTER_ENC:CounterUDB:per_equal\,
            main_1 => \COUNTER_ENC:CounterUDB:overflow_reg_i\);

    \COUNTER_ENC:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:count_enable\,
            main_0 => \COUNTER_ENC:CounterUDB:control_7\,
            main_1 => \COUNTER_ENC:CounterUDB:count_stored_i\,
            main_2 => Net_3376);

    Net_7983:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_7983,
            main_0 => Net_3426,
            main_1 => Net_7981);

    Net_7985:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_7985,
            main_0 => Net_3426,
            main_1 => Net_7981);

    Net_9749:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_9749,
            main_0 => Net_9759);

    \Sync_ADC:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => Net_5118,
            out => Net_2835);

    \Chip_Select_IMU:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Chip_Select_IMU:control_7\,
            control_6 => \Chip_Select_IMU:control_6\,
            control_5 => \Chip_Select_IMU:control_5\,
            control_4 => \Chip_Select_IMU:control_4\,
            control_3 => \Chip_Select_IMU:control_3\,
            control_2 => Net_3063_2,
            control_1 => Net_3063_1,
            control_0 => Net_3063_0,
            busclk => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2334,
            control_7 => \PWM_MOTORS:PWMUDB:control_7\,
            control_6 => \PWM_MOTORS:PWMUDB:control_6\,
            control_5 => \PWM_MOTORS:PWMUDB:control_5\,
            control_4 => \PWM_MOTORS:PWMUDB:control_4\,
            control_3 => \PWM_MOTORS:PWMUDB:control_3\,
            control_2 => \PWM_MOTORS:PWMUDB:control_2\,
            control_1 => \PWM_MOTORS:PWMUDB:control_1\,
            control_0 => \PWM_MOTORS:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2334,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2334,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\,
            ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\,
            cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\,
            z0_comb => \PWM_MOTORS:PWMUDB:tc_i\,
            ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\,
            cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PACER_TIMER:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_3264,
            cmp => \PACER_TIMER:Net_261\,
            irq => \PACER_TIMER:Net_57\);

    \RESET_FF:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \RESET_FF:control_7\,
            control_6 => \RESET_FF:control_6\,
            control_5 => \RESET_FF:control_5\,
            control_4 => \RESET_FF:control_4\,
            control_3 => \RESET_FF:control_3\,
            control_2 => \RESET_FF:control_2\,
            control_1 => \RESET_FF:control_1\,
            control_0 => Net_3334,
            busclk => ClockBlock_BUS_CLK);

    \FF_STATUS:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => cy_srff_1);

    \MY_TIMER:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_4386,
            tc => \MY_TIMER:Net_51\,
            cmp => \MY_TIMER:Net_261\,
            irq => \MY_TIMER:Net_57\);

    \Sync_1:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => Net_3264,
            out => Net_3240);

    \UART_RS485:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6117,
            clock => ClockBlock_BUS_CLK);

    \UART_RS485:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_RS485:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_RS485:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\,
            status_2 => \UART_RS485:BUART:tx_status_2\,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\,
            status_0 => \UART_RS485:BUART:tx_status_0\);

    \UART_RS485:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\,
            route_si => Net_6196_SYNCOUT,
            f0_load => \UART_RS485:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_RS485:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1101001",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_124,
            reset => open,
            load => \UART_RS485:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_RS485:BUART:rx_count_6\,
            count_5 => \UART_RS485:BUART:rx_count_5\,
            count_4 => \UART_RS485:BUART:rx_count_4\,
            count_3 => \UART_RS485:BUART:rx_count_3\,
            count_2 => \UART_RS485:BUART:rx_count_2\,
            count_1 => \UART_RS485:BUART:rx_count_1\,
            count_0 => \UART_RS485:BUART:rx_count_0\,
            tc => \UART_RS485:BUART:rx_count7_tc\);

    \UART_RS485:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            status_6 => open,
            status_5 => \UART_RS485:BUART:rx_status_5\,
            status_4 => \UART_RS485:BUART:rx_status_4\,
            status_3 => \UART_RS485:BUART:rx_status_3\,
            status_2 => open,
            status_1 => \UART_RS485:BUART:rx_status_1\,
            status_0 => open,
            interrupt => Net_6117);

    ISR_RS485_RX:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6117,
            clock => ClockBlock_BUS_CLK);

    \CYCLES_TIMER:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_7__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_345,
            cmp => \CYCLES_TIMER:Net_261\,
            irq => \CYCLES_TIMER:Net_57\);

    ISR_CYCLES:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_345,
            clock => ClockBlock_BUS_CLK);

    \SD:SPI0:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SD:Net_19\,
            load => open,
            enable => \SD:SPI0:BSPIM:cnt_enable\,
            count_6 => \SD:SPI0:BSPIM:count_6\,
            count_5 => \SD:SPI0:BSPIM:count_5\,
            count_4 => \SD:SPI0:BSPIM:count_4\,
            count_3 => \SD:SPI0:BSPIM:count_3\,
            count_2 => \SD:SPI0:BSPIM:count_2\,
            count_1 => \SD:SPI0:BSPIM:count_1\,
            count_0 => \SD:SPI0:BSPIM:count_0\,
            tc => \SD:SPI0:BSPIM:cnt_tc\);

    \SD:SPI0:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SD:Net_19\,
            status_6 => open,
            status_5 => open,
            status_4 => \SD:SPI0:BSPIM:tx_status_4\,
            status_3 => \SD:SPI0:BSPIM:load_rx_data\,
            status_2 => \SD:SPI0:BSPIM:tx_status_2\,
            status_1 => \SD:SPI0:BSPIM:tx_status_1\,
            status_0 => \SD:SPI0:BSPIM:tx_status_0\);

    \SD:SPI0:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SD:Net_19\,
            status_6 => \SD:SPI0:BSPIM:rx_status_6\,
            status_5 => \SD:SPI0:BSPIM:rx_status_5\,
            status_4 => \SD:SPI0:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SD:SPI0:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SD:Net_19\,
            cs_addr_2 => \SD:SPI0:BSPIM:state_2\,
            cs_addr_1 => \SD:SPI0:BSPIM:state_1\,
            cs_addr_0 => \SD:SPI0:BSPIM:state_0\,
            route_si => \SD:Net_16\,
            f1_load => \SD:SPI0:BSPIM:load_rx_data\,
            so_comb => \SD:SPI0:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SPI_IMU:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            load => open,
            enable => \SPI_IMU:BSPIM:cnt_enable\,
            count_6 => \SPI_IMU:BSPIM:count_6\,
            count_5 => \SPI_IMU:BSPIM:count_5\,
            count_4 => \SPI_IMU:BSPIM:count_4\,
            count_3 => \SPI_IMU:BSPIM:count_3\,
            count_2 => \SPI_IMU:BSPIM:count_2\,
            count_1 => \SPI_IMU:BSPIM:count_1\,
            count_0 => \SPI_IMU:BSPIM:count_0\,
            tc => \SPI_IMU:BSPIM:cnt_tc\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\);

    \SPI_IMU:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => \SPI_IMU:BSPIM:tx_status_4\,
            status_3 => \SPI_IMU:BSPIM:dpcounter_one\,
            status_2 => \SPI_IMU:BSPIM:tx_status_2\,
            status_1 => \SPI_IMU:BSPIM:tx_status_1\,
            status_0 => \SPI_IMU:BSPIM:tx_status_0\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\);

    \SPI_IMU:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \SPI_IMU:BSPIM:rx_status_6\,
            status_5 => \SPI_IMU:BSPIM:rx_status_5\,
            status_4 => \SPI_IMU:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\);

    \SPI_IMU:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \SPI_IMU:BSPIM:state_2\,
            cs_addr_1 => \SPI_IMU:BSPIM:state_1\,
            cs_addr_0 => \SPI_IMU:BSPIM:state_0\,
            route_si => Net_1469,
            f1_load => \SPI_IMU:BSPIM:load_rx_data\,
            so_comb => \SPI_IMU:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPI_IMU:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPI_IMU:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPI_IMU:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPI_IMU:BSPIM:rx_status_4\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            busclk => ClockBlock_BUS_CLK);

    \BLINK_05HZ:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6987,
            control_7 => \BLINK_05HZ:PWMUDB:control_7\,
            control_6 => \BLINK_05HZ:PWMUDB:control_6\,
            control_5 => \BLINK_05HZ:PWMUDB:control_5\,
            control_4 => \BLINK_05HZ:PWMUDB:control_4\,
            control_3 => \BLINK_05HZ:PWMUDB:control_3\,
            control_2 => \BLINK_05HZ:PWMUDB:control_2\,
            control_1 => \BLINK_05HZ:PWMUDB:control_1\,
            control_0 => \BLINK_05HZ:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6987,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6987,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\,
            ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\,
            cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\,
            z0_comb => \BLINK_05HZ:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \LED_CTRL:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LED_CTRL:control_7\,
            control_6 => \LED_CTRL:control_6\,
            control_5 => \LED_CTRL:control_5\,
            control_4 => \LED_CTRL:control_4\,
            control_3 => \LED_CTRL:control_3\,
            control_2 => \LED_CTRL:control_2\,
            control_1 => Net_7694,
            control_0 => Net_7450,
            busclk => ClockBlock_BUS_CLK);

    \BLINK_CTRL_EN:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \BLINK_CTRL_EN:control_7\,
            control_6 => \BLINK_CTRL_EN:control_6\,
            control_5 => \BLINK_CTRL_EN:control_5\,
            control_4 => \BLINK_CTRL_EN:control_4\,
            control_3 => \BLINK_CTRL_EN:control_3\,
            control_2 => \BLINK_CTRL_EN:control_2\,
            control_1 => Net_5930,
            control_0 => Net_3925,
            busclk => ClockBlock_BUS_CLK);

    \BLINK_25HZ:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6987,
            control_7 => \BLINK_25HZ:PWMUDB:control_7\,
            control_6 => \BLINK_25HZ:PWMUDB:control_6\,
            control_5 => \BLINK_25HZ:PWMUDB:control_5\,
            control_4 => \BLINK_25HZ:PWMUDB:control_4\,
            control_3 => \BLINK_25HZ:PWMUDB:control_3\,
            control_2 => \BLINK_25HZ:PWMUDB:control_2\,
            control_1 => \BLINK_25HZ:PWMUDB:control_1\,
            control_0 => \BLINK_25HZ:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6987,
            cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\,
            cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\,
            ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\,
            cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\,
            z0_comb => \BLINK_25HZ:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK);

    \ADC_N_CHANNELS_USED:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000011",
            clken_mode => 1)
        PORT MAP(
            control_7 => \ADC_N_CHANNELS_USED:control_7\,
            control_6 => \ADC_N_CHANNELS_USED:control_6\,
            control_5 => \ADC_N_CHANNELS_USED:control_5\,
            control_4 => \ADC_N_CHANNELS_USED:control_4\,
            control_3 => Net_7046_3,
            control_2 => Net_7046_2,
            control_1 => Net_7046_1,
            control_0 => Net_7046_0,
            busclk => ClockBlock_BUS_CLK);

    \MOTOR_ON_OFF_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MOTOR_ON_OFF_1:control_7\,
            control_6 => \MOTOR_ON_OFF_1:control_6\,
            control_5 => \MOTOR_ON_OFF_1:control_5\,
            control_4 => \MOTOR_ON_OFF_1:control_4\,
            control_3 => \MOTOR_ON_OFF_1:control_3\,
            control_2 => \MOTOR_ON_OFF_1:control_2\,
            control_1 => \MOTOR_ON_OFF_1:control_1\,
            control_0 => Net_10337,
            busclk => ClockBlock_BUS_CLK);

    \ADC:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 12)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC:mod_reset\,
            extclk_cp_udb => \ADC:Net_93_local\,
            dec_clock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            dout_udb_7 => \ADC:Net_245_7\,
            dout_udb_6 => \ADC:Net_245_6\,
            dout_udb_5 => \ADC:Net_245_5\,
            dout_udb_4 => \ADC:Net_245_4\,
            dout_udb_3 => \ADC:Net_245_3\,
            dout_udb_2 => \ADC:Net_245_2\,
            dout_udb_1 => \ADC:Net_245_1\,
            dout_udb_0 => \ADC:Net_245_0\);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5118,
            clock => ClockBlock_BUS_CLK);

    \ADC:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            ext_start => Net_2836,
            modrst => \ADC:mod_reset\,
            interrupt => Net_5118);

    \COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1308,
            control_7 => \COUNTER_ENC:CounterUDB:control_7\,
            control_6 => \COUNTER_ENC:CounterUDB:control_6\,
            control_5 => \COUNTER_ENC:CounterUDB:control_5\,
            control_4 => \COUNTER_ENC:CounterUDB:control_4\,
            control_3 => \COUNTER_ENC:CounterUDB:control_3\,
            control_2 => \COUNTER_ENC:CounterUDB:control_2\,
            control_1 => \COUNTER_ENC:CounterUDB:control_1\,
            control_0 => \COUNTER_ENC:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_8907,
            clock => Net_1308,
            status_6 => \COUNTER_ENC:CounterUDB:status_6\,
            status_5 => \COUNTER_ENC:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \COUNTER_ENC:CounterUDB:status_2\,
            status_1 => \COUNTER_ENC:CounterUDB:status_1\,
            status_0 => \COUNTER_ENC:CounterUDB:status_0\);

    \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\,
            cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\,
            ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\,
            z0_comb => \COUNTER_ENC:CounterUDB:status_1\,
            ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\,
            f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            control_7 => \SHIFTREG_ENC_3:bSR:control_7\,
            control_6 => \SHIFTREG_ENC_3:bSR:control_6\,
            control_5 => \SHIFTREG_ENC_3:bSR:control_5\,
            control_4 => \SHIFTREG_ENC_3:bSR:control_4\,
            control_3 => \SHIFTREG_ENC_3:bSR:control_3\,
            control_2 => \SHIFTREG_ENC_3:bSR:control_2\,
            control_1 => \SHIFTREG_ENC_3:bSR:control_1\,
            control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\,
            clk_en => Net_3376,
            busclk => ClockBlock_BUS_CLK);

    \SHIFTREG_ENC_3:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            status_6 => \SHIFTREG_ENC_3:bSR:status_6\,
            status_5 => \SHIFTREG_ENC_3:bSR:status_5\,
            status_4 => \SHIFTREG_ENC_3:bSR:status_4\,
            status_3 => \SHIFTREG_ENC_3:bSR:status_3\,
            status_2 => open,
            status_1 => Net_3426,
            status_0 => open,
            clk_en => Net_3376);

    \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\,
            route_si => Net_1060_SYNCOUT,
            f1_load => Net_3426,
            clk_en => Net_3376,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\,
            route_si => Net_1060_SYNCOUT,
            f1_load => Net_3426,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_3376,
            ce0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\,
            route_si => Net_1060_SYNCOUT,
            f1_load => Net_3426,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_3376,
            ce0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\,
            route_si => Net_1060_SYNCOUT,
            f1_load => Net_3426,
            so_comb => Net_3506,
            f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\,
            f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\,
            f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\,
            f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_3376,
            ce0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            control_7 => \SHIFTREG_ENC_2:bSR:control_7\,
            control_6 => \SHIFTREG_ENC_2:bSR:control_6\,
            control_5 => \SHIFTREG_ENC_2:bSR:control_5\,
            control_4 => \SHIFTREG_ENC_2:bSR:control_4\,
            control_3 => \SHIFTREG_ENC_2:bSR:control_3\,
            control_2 => \SHIFTREG_ENC_2:bSR:control_2\,
            control_1 => \SHIFTREG_ENC_2:bSR:control_1\,
            control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\,
            clk_en => Net_3376,
            busclk => ClockBlock_BUS_CLK);

    \SHIFTREG_ENC_2:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            status_6 => \SHIFTREG_ENC_2:bSR:status_6\,
            status_5 => \SHIFTREG_ENC_2:bSR:status_5\,
            status_4 => \SHIFTREG_ENC_2:bSR:status_4\,
            status_3 => \SHIFTREG_ENC_2:bSR:status_3\,
            status_2 => open,
            status_1 => Net_3426,
            status_0 => open,
            clk_en => Net_3376);

    \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\,
            route_si => Net_3506,
            f1_load => Net_3426,
            clk_en => Net_3376,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\,
            route_si => Net_3506,
            f1_load => Net_3426,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_3376,
            ce0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\,
            route_si => Net_3506,
            f1_load => Net_3426,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_3376,
            ce0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\,
            route_si => Net_3506,
            f1_load => Net_3426,
            so_comb => Net_3505,
            f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\,
            f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\,
            f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\,
            f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_3376,
            ce0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            control_7 => \SHIFTREG_ENC_1:bSR:control_7\,
            control_6 => \SHIFTREG_ENC_1:bSR:control_6\,
            control_5 => \SHIFTREG_ENC_1:bSR:control_5\,
            control_4 => \SHIFTREG_ENC_1:bSR:control_4\,
            control_3 => \SHIFTREG_ENC_1:bSR:control_3\,
            control_2 => \SHIFTREG_ENC_1:bSR:control_2\,
            control_1 => \SHIFTREG_ENC_1:bSR:control_1\,
            control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\,
            clk_en => Net_3376,
            busclk => ClockBlock_BUS_CLK);

    \SHIFTREG_ENC_1:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            status_6 => \SHIFTREG_ENC_1:bSR:status_6\,
            status_5 => \SHIFTREG_ENC_1:bSR:status_5\,
            status_4 => \SHIFTREG_ENC_1:bSR:status_4\,
            status_3 => \SHIFTREG_ENC_1:bSR:status_3\,
            status_2 => open,
            status_1 => Net_3426,
            status_0 => open,
            clk_en => Net_3376);

    \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\,
            route_si => Net_3505,
            f1_load => Net_3426,
            clk_en => Net_3376,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\,
            route_si => Net_3505,
            f1_load => Net_3426,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_3376,
            ce0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\,
            route_si => Net_3505,
            f1_load => Net_3426,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_3376,
            ce0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\,
            route_si => Net_3505,
            f1_load => Net_3426,
            f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\,
            f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\,
            f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\,
            f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_3376,
            ce0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \RESET_COUNTERS:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \RESET_COUNTERS:control_7\,
            control_6 => \RESET_COUNTERS:control_6\,
            control_5 => \RESET_COUNTERS:control_5\,
            control_4 => \RESET_COUNTERS:control_4\,
            control_3 => \RESET_COUNTERS:control_3\,
            control_2 => \RESET_COUNTERS:control_2\,
            control_1 => \RESET_COUNTERS:control_1\,
            control_0 => Net_8907,
            busclk => ClockBlock_BUS_CLK);

    \Chip_Select_ENCODER_LINE:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Chip_Select_ENCODER_LINE:control_7\,
            control_6 => \Chip_Select_ENCODER_LINE:control_6\,
            control_5 => \Chip_Select_ENCODER_LINE:control_5\,
            control_4 => \Chip_Select_ENCODER_LINE:control_4\,
            control_3 => \Chip_Select_ENCODER_LINE:control_3\,
            control_2 => \Chip_Select_ENCODER_LINE:control_2\,
            control_1 => \Chip_Select_ENCODER_LINE:control_1\,
            control_0 => Net_7981,
            busclk => ClockBlock_BUS_CLK);

    \MY_TIMER_REG:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MY_TIMER_REG:control_7\,
            control_6 => \MY_TIMER_REG:control_6\,
            control_5 => \MY_TIMER_REG:control_5\,
            control_4 => \MY_TIMER_REG:control_4\,
            control_3 => \MY_TIMER_REG:control_3\,
            control_2 => \MY_TIMER_REG:control_2\,
            control_1 => \MY_TIMER_REG:control_1\,
            control_0 => Net_4386,
            busclk => ClockBlock_BUS_CLK);

    \MOTOR_ON_OFF_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MOTOR_ON_OFF_2:control_7\,
            control_6 => \MOTOR_ON_OFF_2:control_6\,
            control_5 => \MOTOR_ON_OFF_2:control_5\,
            control_4 => \MOTOR_ON_OFF_2:control_4\,
            control_3 => \MOTOR_ON_OFF_2:control_3\,
            control_2 => \MOTOR_ON_OFF_2:control_2\,
            control_1 => \MOTOR_ON_OFF_2:control_1\,
            control_0 => Net_10313,
            busclk => ClockBlock_BUS_CLK);

    DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_5118,
            termin => '0',
            termout => Net_5290,
            clock => ClockBlock_BUS_CLK);

    \ADC_STATUS:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_5290);

    \ADC_SOC:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \ADC_SOC:control_7\,
            control_6 => \ADC_SOC:control_6\,
            control_5 => \ADC_SOC:control_5\,
            control_4 => \ADC_SOC:control_4\,
            control_3 => \ADC_SOC:control_3\,
            control_2 => \ADC_SOC:control_2\,
            control_1 => \ADC_SOC:control_1\,
            control_0 => Net_4627,
            busclk => ClockBlock_BUS_CLK);

    Net_5190_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * main_5) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_5190_3,
            clk_en => Net_2835,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2835,
            main_1 => Net_5190_3,
            main_2 => Net_5460,
            main_3 => Net_5190_2,
            main_4 => Net_5190_1,
            main_5 => Net_5190_0);

    Net_5190_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_5190_2,
            clk_en => Net_2835,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2835,
            main_1 => Net_5460,
            main_2 => Net_5190_2,
            main_3 => Net_5190_1,
            main_4 => Net_5190_0);

    Net_5190_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_5190_1,
            clk_en => Net_2835,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2835,
            main_1 => Net_5460,
            main_2 => Net_5190_1,
            main_3 => Net_5190_0);

    Net_5190_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_5190_0,
            clk_en => Net_2835,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2835,
            main_1 => Net_5460,
            main_2 => Net_5190_0);

    Net_5205:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (!main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5205,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5205,
            main_1 => Net_5460,
            main_2 => Net_4627);

    AMuxHw_Decoder_old_id_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_old_id_3,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5190_3);

    AMuxHw_Decoder_old_id_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_old_id_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5190_2);

    AMuxHw_Decoder_old_id_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_old_id_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5190_1);

    AMuxHw_Decoder_old_id_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_old_id_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5190_0);

    AMuxHw_Decoder_one_hot_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_3,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_4,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_5,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_6,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_7,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_8:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_8,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_9:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_9,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_10:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_10,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_11:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_11,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_3,
            main_2 => AMuxHw_Decoder_old_id_2,
            main_3 => AMuxHw_Decoder_old_id_1,
            main_4 => AMuxHw_Decoder_old_id_0);

    Net_1459:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * main_2 * main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_1459,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1459,
            main_1 => \SPI_IMU:BSPIM:state_2\,
            main_2 => \SPI_IMU:BSPIM:state_1\,
            main_3 => \SPI_IMU:BSPIM:state_0\);

    \PWM_MOTORS:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_MOTORS:PWMUDB:runmode_enable\,
            clock_0 => Net_2334,
            main_0 => \PWM_MOTORS:PWMUDB:control_7\);

    Net_9772:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_9772,
            clock_0 => Net_2334,
            main_0 => \PWM_MOTORS:PWMUDB:runmode_enable\,
            main_1 => \PWM_MOTORS:PWMUDB:cmp1_eq\,
            main_2 => \PWM_MOTORS:PWMUDB:cmp1_less\);

    Net_9759:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_9759,
            clock_0 => Net_2334,
            main_0 => \PWM_MOTORS:PWMUDB:runmode_enable\,
            main_1 => \PWM_MOTORS:PWMUDB:cmp2_eq\,
            main_2 => \PWM_MOTORS:PWMUDB:cmp2_less\);

    cy_srff_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => cy_srff_1,
            main_1 => Net_3240,
            main_2 => Net_3334);

    \UART_RS485:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:txn\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:txn\,
            main_1 => \UART_RS485:BUART:tx_state_1\,
            main_2 => \UART_RS485:BUART:tx_state_0\,
            main_3 => \UART_RS485:BUART:tx_shift_out\,
            main_4 => \UART_RS485:BUART:tx_state_2\,
            main_5 => \UART_RS485:BUART:tx_counter_dp\,
            main_6 => \UART_RS485:BUART:tx_bitclk\);

    \UART_RS485:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_state_1\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_state_2\,
            main_4 => \UART_RS485:BUART:tx_counter_dp\,
            main_5 => \UART_RS485:BUART:tx_bitclk\);

    \UART_RS485:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_state_0\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_fifo_empty\,
            main_4 => \UART_RS485:BUART:tx_state_2\,
            main_5 => \UART_RS485:BUART:tx_bitclk\);

    \UART_RS485:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_state_2\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_state_2\,
            main_4 => \UART_RS485:BUART:tx_counter_dp\,
            main_5 => \UART_RS485:BUART:tx_bitclk\);

    Net_6020:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_6020,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_state_2\);

    \UART_RS485:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_bitclk\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_state_2\);

    \UART_RS485:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_1\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_break_detect\,
            main_6 => Net_6196_SYNCOUT);

    \UART_RS485:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_10) + (!main_0 * !main_1 * main_2 * main_4 * !main_9 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_8) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_9) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_0\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\,
            main_9 => \UART_RS485:BUART:rx_break_detect\,
            main_10 => Net_6196_SYNCOUT);

    \UART_RS485:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_load_fifo\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\);

    \UART_RS485:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_3\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\);

    \UART_RS485:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_2\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_state_2_split\);

    \UART_RS485:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_bitclk_enable\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_count_2\,
            main_1 => \UART_RS485:BUART:rx_count_1\,
            main_2 => \UART_RS485:BUART:rx_count_0\);

    \UART_RS485:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_stop1_reg\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_state_3\,
            main_3 => \UART_RS485:BUART:rx_state_2\);

    \UART_RS485:BUART:rx_status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_status_1\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\,
            main_9 => \UART_RS485:BUART:rx_break_detect\);

    \UART_RS485:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_status_3\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => Net_6196_SYNCOUT);

    \UART_RS485:BUART:rx_break_detect\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_9 * !main_10) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_9 * main_10) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_9 * main_10) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_9 * main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_break_detect\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\,
            main_9 => \UART_RS485:BUART:rx_break_detect\,
            main_10 => Net_6196_SYNCOUT);

    \UART_RS485:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_last\,
            clock_0 => Net_124,
            main_0 => Net_6196_SYNCOUT);

    \SD:SPI0:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:state_2\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:SPI0:BSPIM:count_4\,
            main_4 => \SD:SPI0:BSPIM:count_3\,
            main_5 => \SD:SPI0:BSPIM:count_2\,
            main_6 => \SD:SPI0:BSPIM:count_1\,
            main_7 => \SD:SPI0:BSPIM:count_0\,
            main_8 => \SD:SPI0:BSPIM:tx_status_1\,
            main_9 => \SD:SPI0:BSPIM:ld_ident\);

    \SD:SPI0:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:state_1\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:SPI0:BSPIM:count_4\,
            main_4 => \SD:SPI0:BSPIM:count_3\,
            main_5 => \SD:SPI0:BSPIM:count_2\,
            main_6 => \SD:SPI0:BSPIM:count_1\,
            main_7 => \SD:SPI0:BSPIM:count_0\,
            main_8 => \SD:SPI0:BSPIM:tx_status_1\,
            main_9 => \SD:SPI0:BSPIM:ld_ident\);

    \SD:SPI0:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * main_8) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:state_0\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:SPI0:BSPIM:count_4\,
            main_4 => \SD:SPI0:BSPIM:count_3\,
            main_5 => \SD:SPI0:BSPIM:count_2\,
            main_6 => \SD:SPI0:BSPIM:count_1\,
            main_7 => \SD:SPI0:BSPIM:count_0\,
            main_8 => \SD:SPI0:BSPIM:tx_status_1\,
            main_9 => \SD:SPI0:BSPIM:ld_ident\);

    \SD:Net_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_2 * !main_3) + (main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:Net_1\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:Net_1\);

    \SD:SPI0:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_5) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4) + (!main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:mosi_hs_reg\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \SD:SPI0:BSPIM:mosi_hs_reg\,
            main_5 => \SD:SPI0:BSPIM:mosi_from_dp_reg\);

    \SD:SPI0:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:mosi_pre_reg\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:mosi_pre_reg_split\,
            main_1 => \SD:SPI0:BSPIM:mosi_pre_reg_split_1\);

    \SD:SPI0:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:load_cond\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:SPI0:BSPIM:count_4\,
            main_4 => \SD:SPI0:BSPIM:count_3\,
            main_5 => \SD:SPI0:BSPIM:count_2\,
            main_6 => \SD:SPI0:BSPIM:count_1\,
            main_7 => \SD:SPI0:BSPIM:count_0\,
            main_8 => \SD:SPI0:BSPIM:load_cond\);

    \SD:SPI0:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:mosi_from_dp_reg\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:mosi_from_dp\);

    \SD:SPI0:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:ld_ident\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:SPI0:BSPIM:count_4\,
            main_4 => \SD:SPI0:BSPIM:count_3\,
            main_5 => \SD:SPI0:BSPIM:count_2\,
            main_6 => \SD:SPI0:BSPIM:count_1\,
            main_7 => \SD:SPI0:BSPIM:count_0\,
            main_8 => \SD:SPI0:BSPIM:ld_ident\);

    \SD:SPI0:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:cnt_enable\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:SPI0:BSPIM:cnt_enable\);

    \SD:Net_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD:Net_22\,
            clock_0 => \SD:Net_19\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:Net_22\);

    \SPI_IMU:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:load_rx_data\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:count_4\,
            main_1 => \SPI_IMU:BSPIM:count_3\,
            main_2 => \SPI_IMU:BSPIM:count_2\,
            main_3 => \SPI_IMU:BSPIM:count_1\,
            main_4 => \SPI_IMU:BSPIM:count_0\);

    \SPI_IMU:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:state_2\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => \SPI_IMU:BSPIM:count_4\,
            main_4 => \SPI_IMU:BSPIM:count_3\,
            main_5 => \SPI_IMU:BSPIM:count_2\,
            main_6 => \SPI_IMU:BSPIM:count_1\,
            main_7 => \SPI_IMU:BSPIM:count_0\,
            main_8 => \SPI_IMU:BSPIM:tx_status_1\,
            main_9 => \SPI_IMU:BSPIM:is_spi_done\);

    \SPI_IMU:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_9) + (main_0 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:state_1\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => \SPI_IMU:BSPIM:count_4\,
            main_4 => \SPI_IMU:BSPIM:count_3\,
            main_5 => \SPI_IMU:BSPIM:count_2\,
            main_6 => \SPI_IMU:BSPIM:count_1\,
            main_7 => \SPI_IMU:BSPIM:count_0\,
            main_8 => \SPI_IMU:BSPIM:tx_status_1\,
            main_9 => \SPI_IMU:BSPIM:is_spi_done\);

    \SPI_IMU:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:state_0\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => \SPI_IMU:BSPIM:tx_status_1\);

    Net_3044:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_3044,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => Net_3044);

    \SPI_IMU:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * main_1 * main_2 * main_5) + (!main_0 * !main_2 * main_4) + (main_0 * main_1 * !main_2 * main_3) + (main_0 * main_2 * main_4) + (!main_1 * !main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:mosi_hs_reg\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => \SPI_IMU:BSPIM:mosi_from_dp\,
            main_4 => \SPI_IMU:BSPIM:mosi_hs_reg\,
            main_5 => \SPI_IMU:BSPIM:mosi_from_dp_reg\);

    \SPI_IMU:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_10) + (!main_0 * main_2) + (!main_0 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * main_10) + (main_0 * !main_1 * !main_2) + (!main_1 * !main_9) + (main_1 * !main_2 * main_3 * main_9) + (main_2 * !main_9) + (!main_3 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:mosi_pre_reg\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => \SPI_IMU:BSPIM:mosi_from_dp\,
            main_4 => \SPI_IMU:BSPIM:count_4\,
            main_5 => \SPI_IMU:BSPIM:count_3\,
            main_6 => \SPI_IMU:BSPIM:count_2\,
            main_7 => \SPI_IMU:BSPIM:count_1\,
            main_8 => \SPI_IMU:BSPIM:count_0\,
            main_9 => \SPI_IMU:BSPIM:mosi_pre_reg\,
            main_10 => \SPI_IMU:BSPIM:ld_ident\);

    \SPI_IMU:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:load_cond\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => \SPI_IMU:BSPIM:count_4\,
            main_4 => \SPI_IMU:BSPIM:count_3\,
            main_5 => \SPI_IMU:BSPIM:count_2\,
            main_6 => \SPI_IMU:BSPIM:count_1\,
            main_7 => \SPI_IMU:BSPIM:count_0\,
            main_8 => \SPI_IMU:BSPIM:load_cond\);

    \SPI_IMU:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:mosi_from_dp_reg\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:mosi_from_dp\);

    \SPI_IMU:BSPIM:is_spi_done\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (main_0 * !main_1 * main_2 * main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:is_spi_done\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => \SPI_IMU:BSPIM:count_4\,
            main_4 => \SPI_IMU:BSPIM:count_3\,
            main_5 => \SPI_IMU:BSPIM:count_2\,
            main_6 => \SPI_IMU:BSPIM:count_1\,
            main_7 => \SPI_IMU:BSPIM:count_0\,
            main_8 => \SPI_IMU:BSPIM:tx_status_1\,
            main_9 => \SPI_IMU:BSPIM:is_spi_done\);

    \SPI_IMU:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_9) + (!main_0 * !main_1 * main_2 * !main_9) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8 * main_9) + (main_0 * main_2 * main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:cnt_enable\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => \SPI_IMU:BSPIM:count_4\,
            main_4 => \SPI_IMU:BSPIM:count_3\,
            main_5 => \SPI_IMU:BSPIM:count_2\,
            main_6 => \SPI_IMU:BSPIM:count_1\,
            main_7 => \SPI_IMU:BSPIM:count_0\,
            main_8 => \SPI_IMU:BSPIM:is_spi_done\,
            main_9 => \SPI_IMU:BSPIM:cnt_enable\);

    \SPI_IMU:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3) + (main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \SPI_IMU:BSPIM:ld_ident\,
            clk_en => \SPI_IMU:Net_276_local__SYNC_OUT\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SPI_IMU:BSPIM:state_2\,
            main_1 => \SPI_IMU:BSPIM:state_1\,
            main_2 => \SPI_IMU:BSPIM:state_0\,
            main_3 => \SPI_IMU:BSPIM:ld_ident\);

    \BLINK_05HZ:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BLINK_05HZ:PWMUDB:runmode_enable\,
            clock_0 => Net_6987,
            main_0 => \BLINK_05HZ:PWMUDB:control_7\,
            main_1 => Net_3925);

    Net_5579:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5579,
            clock_0 => Net_6987,
            main_0 => \BLINK_05HZ:PWMUDB:runmode_enable\,
            main_1 => \BLINK_05HZ:PWMUDB:cmp1_eq\,
            main_2 => \BLINK_05HZ:PWMUDB:cmp1_less\);

    \BLINK_25HZ:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BLINK_25HZ:PWMUDB:runmode_enable\,
            clock_0 => Net_6987,
            main_0 => Net_5930,
            main_1 => \BLINK_25HZ:PWMUDB:control_7\);

    Net_7667:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_7667,
            clock_0 => Net_6987,
            main_0 => \BLINK_25HZ:PWMUDB:runmode_enable\,
            main_1 => \BLINK_25HZ:PWMUDB:cmp1_eq\,
            main_2 => \BLINK_25HZ:PWMUDB:cmp1_less\);

    \COUNTER_ENC:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1308,
            main_0 => \COUNTER_ENC:CounterUDB:per_equal\);

    \UART_RS485:BUART:rx_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * !main_1 * main_2 * main_4 * main_9) + (!main_0 * !main_1 * main_2 * main_4 * main_11) + (!main_0 * !main_1 * !main_3 * !main_4 * main_10 * !main_11) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_8) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_9) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_2_split\,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\,
            main_9 => \UART_RS485:BUART:rx_break_detect\,
            main_10 => \UART_RS485:BUART:rx_last\,
            main_11 => Net_6196_SYNCOUT);

    \COUNTER_ENC:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:prevCompare\,
            clock_0 => Net_1308,
            main_0 => \COUNTER_ENC:CounterUDB:cmp_out_i\);

    \SD:SPI0:BSPIM:mosi_pre_reg_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_1 * !main_2 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9) + (main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD:SPI0:BSPIM:mosi_pre_reg_split\,
            main_0 => \SD:SPI0:BSPIM:state_2\,
            main_1 => \SD:SPI0:BSPIM:state_1\,
            main_2 => \SD:SPI0:BSPIM:state_0\,
            main_3 => \SD:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \SD:SPI0:BSPIM:count_4\,
            main_5 => \SD:SPI0:BSPIM:count_3\,
            main_6 => \SD:SPI0:BSPIM:count_2\,
            main_7 => \SD:SPI0:BSPIM:count_1\,
            main_8 => \SD:SPI0:BSPIM:count_0\,
            main_9 => \SD:SPI0:BSPIM:mosi_pre_reg\,
            main_10 => \SD:SPI0:BSPIM:ld_ident\);

    \COUNTER_ENC:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:count_stored_i\,
            clock_0 => Net_1308,
            main_0 => Net_3376);

    Net_3376:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3376,
            clock_0 => Net_1308);

    Net_3426:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_3426,
            clock_0 => Net_1308,
            main_0 => \COUNTER_ENC:CounterUDB:overflow_reg_i\,
            main_1 => \COUNTER_ENC:CounterUDB:prevCompare\);

    Net_2836:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2836,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2835,
            main_1 => Net_4627,
            main_2 => Net_2836);

END __DEFAULT__;
