#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c8829bc4e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c8829bc670 .scope module, "tb_riscv_processor_q2" "tb_riscv_processor_q2" 3 4;
 .timescale -9 -12;
L_000001c8829c5350 .functor BUFZ 32, L_000001c882a3cae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c882a39fc0_0 .net *"_ivl_0", 31 0, L_000001c882a3cae0;  1 drivers
v000001c882a3a6a0_0 .net *"_ivl_2", 31 0, L_000001c882a98910;  1 drivers
v000001c882a3ad80_0 .net *"_ivl_4", 29 0, L_000001c882a99590;  1 drivers
L_000001c882a40478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c882a3a560_0 .net *"_ivl_6", 1 0, L_000001c882a40478;  1 drivers
v000001c882a3b1e0_0 .net "alu_result_out", 31 0, L_000001c8829c55f0;  1 drivers
v000001c882a39f20_0 .var "clk", 0 0;
v000001c882a3a1a0 .array "instr_mem", 63 0, 31 0;
v000001c882a3a740_0 .net "instruction_in", 31 0, L_000001c8829c5350;  1 drivers
v000001c882a3aba0_0 .net "mem_read_data_out", 31 0, L_000001c8829c5660;  1 drivers
v000001c882a3aa60_0 .net "pc_out", 31 0, L_000001c8829c5c80;  1 drivers
L_000001c882a3cae0 .array/port v000001c882a3a1a0, L_000001c882a98910;
L_000001c882a99590 .part L_000001c8829c5c80, 2, 30;
L_000001c882a98910 .concat [ 30 2 0 0], L_000001c882a99590, L_000001c882a40478;
S_000001c8829ad5e0 .scope module, "dut" "riscv_processor" 3 14, 4 9 0, S_000001c8829bc670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Instruction";
    .port_info 2 /OUTPUT 32 "PC_out";
    .port_info 3 /OUTPUT 32 "ALUResult_out";
    .port_info 4 /OUTPUT 32 "Mem_ReadData_out";
L_000001c8829c5dd0 .functor BUFZ 32, L_000001c882a3e200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c8829c5eb0 .functor AND 1, v000001c8829d5fa0_0, L_000001c882a3d620, C4<1>, C4<1>;
L_000001c8829c5190 .functor OR 1, L_000001c8829c5eb0, v000001c8829d5be0_0, C4<0>, C4<0>;
L_000001c8829c5c80 .functor BUFZ 32, v000001c882a37d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c8829c55f0 .functor BUFZ 32, v000001c8829d50a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c8829c5660 .functor BUFZ 32, L_000001c882a3e660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c882a3b5a0_0 .net "ALUControl", 2 0, v000001c8829d5b40_0;  1 drivers
v000001c882a39de0_0 .net "ALUResult_out", 31 0, L_000001c8829c55f0;  alias, 1 drivers
v000001c882a39e80_0 .net "ALUSrc", 0 0, v000001c8829d6ae0_0;  1 drivers
v000001c882a3b460_0 .net "ALU_InputA", 31 0, L_000001c8829c5dd0;  1 drivers
v000001c882a3b320_0 .net "ALU_InputB", 31 0, L_000001c882a3d4e0;  1 drivers
v000001c882a39ca0_0 .net "ALU_Result", 31 0, v000001c8829d50a0_0;  1 drivers
v000001c882a3a600_0 .net "ALU_Zero", 0 0, L_000001c882a3d620;  1 drivers
v000001c882a39ac0_0 .net "Branch", 0 0, v000001c8829d5fa0_0;  1 drivers
v000001c882a3b640_0 .net "ImmExtended", 31 0, v000001c8829c87f0_0;  1 drivers
v000001c882a39d40_0 .net "ImmSrc", 1 0, v000001c8829d5320_0;  1 drivers
v000001c882a3a240_0 .net "Instruction", 31 0, L_000001c8829c5350;  alias, 1 drivers
v000001c882a3b3c0_0 .net "Jump", 0 0, v000001c8829d5be0_0;  1 drivers
v000001c882a3af60_0 .net "MemWrite", 0 0, v000001c8829d6220_0;  1 drivers
v000001c882a3a2e0_0 .net "Mem_ReadData", 31 0, L_000001c882a3e660;  1 drivers
v000001c882a3b820_0 .net "Mem_ReadData_out", 31 0, L_000001c8829c5660;  alias, 1 drivers
v000001c882a39b60_0 .net "PCSrc", 0 0, L_000001c8829c5190;  1 drivers
v000001c882a3b6e0_0 .net "PC_current", 31 0, v000001c882a37d40_0;  1 drivers
v000001c882a3a380_0 .net "PC_next", 31 0, L_000001c882a3e7a0;  1 drivers
v000001c882a3a880_0 .net "PC_out", 31 0, L_000001c8829c5c80;  alias, 1 drivers
v000001c882a3b780_0 .net "PC_plus4", 31 0, L_000001c882a3dc60;  1 drivers
v000001c882a3ac40_0 .net "PC_target", 31 0, L_000001c882a3e700;  1 drivers
v000001c882a3b8c0_0 .net "RegWrite", 0 0, v000001c8829d5d20_0;  1 drivers
v000001c882a3b000_0 .net "Reg_ReadData1", 31 0, L_000001c882a3e200;  1 drivers
v000001c882a3b0a0_0 .net "Reg_ReadData2", 31 0, L_000001c882a3e840;  1 drivers
v000001c882a3a920_0 .net "ResultSrc", 1 0, v000001c8829d4f60_0;  1 drivers
v000001c882a39a20_0 .var "Result_WriteData", 31 0;
L_000001c882a40430 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c882a3a7e0_0 .net/2u *"_ivl_16", 31 0, L_000001c882a40430;  1 drivers
v000001c882a3a420_0 .net *"_ivl_22", 0 0, L_000001c8829c5eb0;  1 drivers
v000001c882a3b140_0 .net "clk", 0 0, v000001c882a39f20_0;  1 drivers
v000001c882a3ace0_0 .net "funct3", 2 0, L_000001c882a3e520;  1 drivers
v000001c882a39c00_0 .net "funct7b5", 0 0, L_000001c882a3de40;  1 drivers
v000001c882a3a4c0_0 .net "opcode", 6 0, L_000001c882a3ae20;  1 drivers
v000001c882a3a060_0 .net "rd_addr", 4 0, L_000001c882a3d760;  1 drivers
v000001c882a3a9c0_0 .net "rs1_addr", 4 0, L_000001c882a3aec0;  1 drivers
v000001c882a3a100_0 .net "rs2_addr", 4 0, L_000001c882a3d300;  1 drivers
E_000001c8829c0e40 .event anyedge, v000001c8829d4f60_0, v000001c8829d50a0_0, v000001c8829d5460_0, v000001c882a3b780_0;
L_000001c882a3ae20 .part L_000001c8829c5350, 0, 7;
L_000001c882a3aec0 .part L_000001c8829c5350, 15, 5;
L_000001c882a3d300 .part L_000001c8829c5350, 20, 5;
L_000001c882a3d760 .part L_000001c8829c5350, 7, 5;
L_000001c882a3e520 .part L_000001c8829c5350, 12, 3;
L_000001c882a3de40 .part L_000001c8829c5350, 30, 1;
L_000001c882a3d4e0 .functor MUXZ 32, L_000001c882a3e840, v000001c8829c87f0_0, v000001c8829d6ae0_0, C4<>;
L_000001c882a3dc60 .arith/sum 32, v000001c882a37d40_0, L_000001c882a40430;
L_000001c882a3e700 .arith/sum 32, v000001c882a37d40_0, v000001c8829c87f0_0;
L_000001c882a3e7a0 .functor MUXZ 32, L_000001c882a3dc60, L_000001c882a3e700, L_000001c8829c5190, C4<>;
S_000001c8829ad770 .scope module, "alu_unit" "alu" 4 115, 5 1 0, S_000001c8829ad5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v000001c8829d62c0_0 .net "A", 31 0, L_000001c8829c5dd0;  alias, 1 drivers
v000001c8829d5f00_0 .net "ALUControl", 2 0, v000001c8829d5b40_0;  alias, 1 drivers
v000001c8829d6860_0 .net "B", 31 0, L_000001c882a3d4e0;  alias, 1 drivers
v000001c8829d50a0_0 .var "Result", 31 0;
v000001c8829d58c0_0 .net "Zero", 0 0, L_000001c882a3d620;  alias, 1 drivers
L_000001c882a402c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8829d5a00_0 .net/2u *"_ivl_2", 31 0, L_000001c882a402c8;  1 drivers
v000001c8829d5aa0_0 .net "shift_amount", 4 0, L_000001c882a3dbc0;  1 drivers
E_000001c8829c0180 .event anyedge, v000001c8829d5f00_0, v000001c8829d62c0_0, v000001c8829d6860_0, v000001c8829d5aa0_0;
L_000001c882a3dbc0 .part L_000001c882a3d4e0, 0, 5;
L_000001c882a3d620 .cmp/eq 32, v000001c8829d50a0_0, L_000001c882a402c8;
S_000001c8829a2610 .scope module, "ctrl_unit" "control_unit" 4 77, 6 1 0, S_000001c8829ad5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 2 "ImmSrc";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 2 "ResultSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 3 "ALUControl";
P_000001c8829ad900 .param/l "BEQ" 1 6 21, C4<1100011>;
P_000001c8829ad938 .param/l "ITYPE_ALU" 1 6 22, C4<0010011>;
P_000001c8829ad970 .param/l "JAL" 1 6 23, C4<1101111>;
P_000001c8829ad9a8 .param/l "LW" 1 6 18, C4<0000011>;
P_000001c8829ad9e0 .param/l "RTYPE" 1 6 20, C4<0110011>;
P_000001c8829ada18 .param/l "SW" 1 6 19, C4<0100011>;
v000001c8829d5b40_0 .var "ALUControl", 2 0;
v000001c8829d4d80_0 .var "ALUOp", 1 0;
v000001c8829d6ae0_0 .var "ALUSrc", 0 0;
v000001c8829d5fa0_0 .var "Branch", 0 0;
v000001c8829d5320_0 .var "ImmSrc", 1 0;
v000001c8829d5be0_0 .var "Jump", 0 0;
v000001c8829d6220_0 .var "MemWrite", 0 0;
v000001c8829d5280_0 .net "Opcode", 6 0, L_000001c882a3ae20;  alias, 1 drivers
v000001c8829d5d20_0 .var "RegWrite", 0 0;
v000001c8829d4f60_0 .var "ResultSrc", 1 0;
v000001c8829d6540_0 .net "funct3", 2 0, L_000001c882a3e520;  alias, 1 drivers
v000001c8829d5140_0 .net "funct7b5", 0 0, L_000001c882a3de40;  alias, 1 drivers
E_000001c8829c0780 .event anyedge, v000001c8829d4d80_0, v000001c8829d6540_0, v000001c8829d5140_0, v000001c8829d5280_0;
E_000001c8829c0f80 .event anyedge, v000001c8829d5280_0;
S_000001c8829a27a0 .scope module, "data_mem" "data_memory" 4 124, 7 1 0, S_000001c8829ad5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /OUTPUT 32 "ReadData";
P_000001c8829387e0 .param/l "ADDR_WIDTH" 1 7 10, +C4<00000000000000000000000000001010>;
P_000001c882938818 .param/l "MEM_WORDS" 0 7 9, +C4<00000000000000000000010000000000>;
v000001c8829d6040_0 .net "Address", 31 0, v000001c8829d50a0_0;  alias, 1 drivers
v000001c8829d5640_0 .net "MemWrite", 0 0, v000001c8829d6220_0;  alias, 1 drivers
v000001c8829d5460_0 .net "ReadData", 31 0, L_000001c882a3e660;  alias, 1 drivers
v000001c8829d6180_0 .net "WriteData", 31 0, L_000001c882a3e840;  alias, 1 drivers
v000001c8829d6360_0 .net *"_ivl_10", 31 0, L_000001c882a3e480;  1 drivers
v000001c8829d60e0_0 .net *"_ivl_12", 11 0, L_000001c882a3d8a0;  1 drivers
L_000001c882a403a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c8829d6400_0 .net *"_ivl_15", 1 0, L_000001c882a403a0;  1 drivers
L_000001c882a403e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001c8829d6b80_0 .net *"_ivl_16", 31 0, L_000001c882a403e8;  1 drivers
v000001c8829d65e0_0 .net *"_ivl_2", 31 0, L_000001c882a3d940;  1 drivers
L_000001c882a40310 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8829d6680_0 .net *"_ivl_5", 21 0, L_000001c882a40310;  1 drivers
L_000001c882a40358 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001c8829d4ce0_0 .net/2u *"_ivl_6", 31 0, L_000001c882a40358;  1 drivers
v000001c8829d5500_0 .net *"_ivl_8", 0 0, L_000001c882a3cc20;  1 drivers
v000001c8829d6720_0 .net "clk", 0 0, v000001c882a39f20_0;  alias, 1 drivers
v000001c8829d55a0 .array "memory", 0 1023, 31 0;
v000001c8829d67c0_0 .net "word_addr", 9 0, L_000001c882a3ca40;  1 drivers
E_000001c8829c0900 .event posedge, v000001c8829d6720_0;
L_000001c882a3ca40 .part v000001c8829d50a0_0, 2, 10;
L_000001c882a3d940 .concat [ 10 22 0 0], L_000001c882a3ca40, L_000001c882a40310;
L_000001c882a3cc20 .cmp/gt 32, L_000001c882a40358, L_000001c882a3d940;
L_000001c882a3e480 .array/port v000001c8829d55a0, L_000001c882a3d8a0;
L_000001c882a3d8a0 .concat [ 10 2 0 0], L_000001c882a3ca40, L_000001c882a403a0;
L_000001c882a3e660 .functor MUXZ 32, L_000001c882a403e8, L_000001c882a3e480, L_000001c882a3cc20, C4<>;
S_000001c88299b590 .scope module, "imm_gen" "immediate_generator" 4 104, 8 1 0, S_000001c8829ad5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_000001c8829a2930 .param/l "B_TYPE" 1 8 9, C4<10>;
P_000001c8829a2968 .param/l "I_TYPE" 1 8 7, C4<00>;
P_000001c8829a29a0 .param/l "J_TYPE" 1 8 10, C4<11>;
P_000001c8829a29d8 .param/l "S_TYPE" 1 8 8, C4<01>;
v000001c8829c87f0_0 .var "ImmExt", 31 0;
v000001c882a373e0_0 .net "ImmSrc", 1 0, v000001c8829d5320_0;  alias, 1 drivers
v000001c882a38920_0 .net "Instruction", 31 0, L_000001c8829c5350;  alias, 1 drivers
v000001c882a387e0_0 .net *"_ivl_1", 0 0, L_000001c882a3cfe0;  1 drivers
v000001c882a375c0_0 .net *"_ivl_10", 19 0, L_000001c882a3d580;  1 drivers
v000001c882a37660_0 .net *"_ivl_13", 6 0, L_000001c882a3cd60;  1 drivers
v000001c882a38c40_0 .net *"_ivl_15", 4 0, L_000001c882a3cf40;  1 drivers
v000001c882a38b00_0 .net *"_ivl_19", 0 0, L_000001c882a3dd00;  1 drivers
v000001c882a37de0_0 .net *"_ivl_2", 19 0, L_000001c882a3cb80;  1 drivers
v000001c882a37e80_0 .net *"_ivl_21", 0 0, L_000001c882a3e8e0;  1 drivers
v000001c882a389c0_0 .net *"_ivl_23", 5 0, L_000001c882a3d080;  1 drivers
v000001c882a390a0_0 .net *"_ivl_25", 3 0, L_000001c882a3e020;  1 drivers
L_000001c882a40238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c882a38a60_0 .net/2u *"_ivl_26", 0 0, L_000001c882a40238;  1 drivers
v000001c882a38380_0 .net *"_ivl_31", 0 0, L_000001c882a3d6c0;  1 drivers
v000001c882a37480_0 .net *"_ivl_32", 18 0, L_000001c882a3d3a0;  1 drivers
v000001c882a37ac0_0 .net *"_ivl_37", 0 0, L_000001c882a3db20;  1 drivers
v000001c882a39000_0 .net *"_ivl_39", 7 0, L_000001c882a3dda0;  1 drivers
v000001c882a372a0_0 .net *"_ivl_41", 0 0, L_000001c882a3d120;  1 drivers
v000001c882a37520_0 .net *"_ivl_43", 9 0, L_000001c882a3e160;  1 drivers
L_000001c882a40280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c882a382e0_0 .net/2u *"_ivl_44", 0 0, L_000001c882a40280;  1 drivers
v000001c882a37340_0 .net *"_ivl_49", 0 0, L_000001c882a3d1c0;  1 drivers
v000001c882a38ba0_0 .net *"_ivl_5", 11 0, L_000001c882a3d440;  1 drivers
v000001c882a37ca0_0 .net *"_ivl_50", 10 0, L_000001c882a3d800;  1 drivers
v000001c882a37840_0 .net *"_ivl_9", 0 0, L_000001c882a3e2a0;  1 drivers
v000001c882a38880_0 .net "imm_b_ext", 31 0, L_000001c882a3e340;  1 drivers
v000001c882a38740_0 .net "imm_b_val", 12 0, L_000001c882a3e0c0;  1 drivers
v000001c882a38060_0 .net "imm_i_ext", 31 0, L_000001c882a3cea0;  1 drivers
v000001c882a38ec0_0 .net "imm_j_ext", 31 0, L_000001c882a3d260;  1 drivers
v000001c882a37f20_0 .net "imm_j_val", 20 0, L_000001c882a3e3e0;  1 drivers
v000001c882a37980_0 .net "imm_s_ext", 31 0, L_000001c882a3d9e0;  1 drivers
E_000001c8829c01c0/0 .event anyedge, v000001c8829d5320_0, v000001c882a38060_0, v000001c882a37980_0, v000001c882a38880_0;
E_000001c8829c01c0/1 .event anyedge, v000001c882a38ec0_0;
E_000001c8829c01c0 .event/or E_000001c8829c01c0/0, E_000001c8829c01c0/1;
L_000001c882a3cfe0 .part L_000001c8829c5350, 31, 1;
LS_000001c882a3cb80_0_0 .concat [ 1 1 1 1], L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0;
LS_000001c882a3cb80_0_4 .concat [ 1 1 1 1], L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0;
LS_000001c882a3cb80_0_8 .concat [ 1 1 1 1], L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0;
LS_000001c882a3cb80_0_12 .concat [ 1 1 1 1], L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0;
LS_000001c882a3cb80_0_16 .concat [ 1 1 1 1], L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0, L_000001c882a3cfe0;
LS_000001c882a3cb80_1_0 .concat [ 4 4 4 4], LS_000001c882a3cb80_0_0, LS_000001c882a3cb80_0_4, LS_000001c882a3cb80_0_8, LS_000001c882a3cb80_0_12;
LS_000001c882a3cb80_1_4 .concat [ 4 0 0 0], LS_000001c882a3cb80_0_16;
L_000001c882a3cb80 .concat [ 16 4 0 0], LS_000001c882a3cb80_1_0, LS_000001c882a3cb80_1_4;
L_000001c882a3d440 .part L_000001c8829c5350, 20, 12;
L_000001c882a3cea0 .concat [ 12 20 0 0], L_000001c882a3d440, L_000001c882a3cb80;
L_000001c882a3e2a0 .part L_000001c8829c5350, 31, 1;
LS_000001c882a3d580_0_0 .concat [ 1 1 1 1], L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0;
LS_000001c882a3d580_0_4 .concat [ 1 1 1 1], L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0;
LS_000001c882a3d580_0_8 .concat [ 1 1 1 1], L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0;
LS_000001c882a3d580_0_12 .concat [ 1 1 1 1], L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0;
LS_000001c882a3d580_0_16 .concat [ 1 1 1 1], L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0, L_000001c882a3e2a0;
LS_000001c882a3d580_1_0 .concat [ 4 4 4 4], LS_000001c882a3d580_0_0, LS_000001c882a3d580_0_4, LS_000001c882a3d580_0_8, LS_000001c882a3d580_0_12;
LS_000001c882a3d580_1_4 .concat [ 4 0 0 0], LS_000001c882a3d580_0_16;
L_000001c882a3d580 .concat [ 16 4 0 0], LS_000001c882a3d580_1_0, LS_000001c882a3d580_1_4;
L_000001c882a3cd60 .part L_000001c8829c5350, 25, 7;
L_000001c882a3cf40 .part L_000001c8829c5350, 7, 5;
L_000001c882a3d9e0 .concat [ 5 7 20 0], L_000001c882a3cf40, L_000001c882a3cd60, L_000001c882a3d580;
L_000001c882a3dd00 .part L_000001c8829c5350, 31, 1;
L_000001c882a3e8e0 .part L_000001c8829c5350, 7, 1;
L_000001c882a3d080 .part L_000001c8829c5350, 25, 6;
L_000001c882a3e020 .part L_000001c8829c5350, 8, 4;
LS_000001c882a3e0c0_0_0 .concat [ 1 4 6 1], L_000001c882a40238, L_000001c882a3e020, L_000001c882a3d080, L_000001c882a3e8e0;
LS_000001c882a3e0c0_0_4 .concat [ 1 0 0 0], L_000001c882a3dd00;
L_000001c882a3e0c0 .concat [ 12 1 0 0], LS_000001c882a3e0c0_0_0, LS_000001c882a3e0c0_0_4;
L_000001c882a3d6c0 .part L_000001c882a3e0c0, 12, 1;
LS_000001c882a3d3a0_0_0 .concat [ 1 1 1 1], L_000001c882a3d6c0, L_000001c882a3d6c0, L_000001c882a3d6c0, L_000001c882a3d6c0;
LS_000001c882a3d3a0_0_4 .concat [ 1 1 1 1], L_000001c882a3d6c0, L_000001c882a3d6c0, L_000001c882a3d6c0, L_000001c882a3d6c0;
LS_000001c882a3d3a0_0_8 .concat [ 1 1 1 1], L_000001c882a3d6c0, L_000001c882a3d6c0, L_000001c882a3d6c0, L_000001c882a3d6c0;
LS_000001c882a3d3a0_0_12 .concat [ 1 1 1 1], L_000001c882a3d6c0, L_000001c882a3d6c0, L_000001c882a3d6c0, L_000001c882a3d6c0;
LS_000001c882a3d3a0_0_16 .concat [ 1 1 1 0], L_000001c882a3d6c0, L_000001c882a3d6c0, L_000001c882a3d6c0;
LS_000001c882a3d3a0_1_0 .concat [ 4 4 4 4], LS_000001c882a3d3a0_0_0, LS_000001c882a3d3a0_0_4, LS_000001c882a3d3a0_0_8, LS_000001c882a3d3a0_0_12;
LS_000001c882a3d3a0_1_4 .concat [ 3 0 0 0], LS_000001c882a3d3a0_0_16;
L_000001c882a3d3a0 .concat [ 16 3 0 0], LS_000001c882a3d3a0_1_0, LS_000001c882a3d3a0_1_4;
L_000001c882a3e340 .concat [ 13 19 0 0], L_000001c882a3e0c0, L_000001c882a3d3a0;
L_000001c882a3db20 .part L_000001c8829c5350, 31, 1;
L_000001c882a3dda0 .part L_000001c8829c5350, 12, 8;
L_000001c882a3d120 .part L_000001c8829c5350, 20, 1;
L_000001c882a3e160 .part L_000001c8829c5350, 21, 10;
LS_000001c882a3e3e0_0_0 .concat [ 1 10 1 8], L_000001c882a40280, L_000001c882a3e160, L_000001c882a3d120, L_000001c882a3dda0;
LS_000001c882a3e3e0_0_4 .concat [ 1 0 0 0], L_000001c882a3db20;
L_000001c882a3e3e0 .concat [ 20 1 0 0], LS_000001c882a3e3e0_0_0, LS_000001c882a3e3e0_0_4;
L_000001c882a3d1c0 .part L_000001c882a3e3e0, 20, 1;
LS_000001c882a3d800_0_0 .concat [ 1 1 1 1], L_000001c882a3d1c0, L_000001c882a3d1c0, L_000001c882a3d1c0, L_000001c882a3d1c0;
LS_000001c882a3d800_0_4 .concat [ 1 1 1 1], L_000001c882a3d1c0, L_000001c882a3d1c0, L_000001c882a3d1c0, L_000001c882a3d1c0;
LS_000001c882a3d800_0_8 .concat [ 1 1 1 0], L_000001c882a3d1c0, L_000001c882a3d1c0, L_000001c882a3d1c0;
L_000001c882a3d800 .concat [ 4 4 3 0], LS_000001c882a3d800_0_0, LS_000001c882a3d800_0_4, LS_000001c882a3d800_0_8;
L_000001c882a3d260 .concat [ 21 11 0 0], L_000001c882a3e3e0, L_000001c882a3d800;
S_000001c88299b720 .scope module, "pc_reg" "pc_register" 4 70, 9 1 0, S_000001c8829ad5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "NextPC";
    .port_info 2 /OUTPUT 32 "PC";
v000001c882a37700_0 .net "NextPC", 31 0, L_000001c882a3e7a0;  alias, 1 drivers
v000001c882a37d40_0 .var "PC", 31 0;
v000001c882a381a0_0 .net "clk", 0 0, v000001c882a39f20_0;  alias, 1 drivers
S_000001c882998290 .scope module, "reg_file" "register_file" 4 92, 10 1 0, S_000001c8829ad5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
v000001c882a38600_0 .net "ReadData1", 31 0, L_000001c882a3e200;  alias, 1 drivers
v000001c882a386a0_0 .net "ReadData2", 31 0, L_000001c882a3e840;  alias, 1 drivers
v000001c882a38100_0 .net "RegWrite", 0 0, v000001c8829d5d20_0;  alias, 1 drivers
v000001c882a37200_0 .net "WriteData", 31 0, v000001c882a39a20_0;  1 drivers
L_000001c882a40088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c882a377a0_0 .net/2u *"_ivl_0", 4 0, L_000001c882a40088;  1 drivers
L_000001c882a40118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c882a38240_0 .net *"_ivl_11", 1 0, L_000001c882a40118;  1 drivers
L_000001c882a40160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c882a38420_0 .net/2u *"_ivl_14", 4 0, L_000001c882a40160;  1 drivers
v000001c882a37a20_0 .net *"_ivl_16", 0 0, L_000001c882a3ccc0;  1 drivers
L_000001c882a401a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c882a378e0_0 .net/2u *"_ivl_18", 31 0, L_000001c882a401a8;  1 drivers
v000001c882a38ce0_0 .net *"_ivl_2", 0 0, L_000001c882a3dee0;  1 drivers
v000001c882a38d80_0 .net *"_ivl_20", 31 0, L_000001c882a3e5c0;  1 drivers
v000001c882a38e20_0 .net *"_ivl_22", 6 0, L_000001c882a3df80;  1 drivers
L_000001c882a401f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c882a37b60_0 .net *"_ivl_25", 1 0, L_000001c882a401f0;  1 drivers
L_000001c882a400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c882a37fc0_0 .net/2u *"_ivl_4", 31 0, L_000001c882a400d0;  1 drivers
v000001c882a37c00_0 .net *"_ivl_6", 31 0, L_000001c882a3da80;  1 drivers
v000001c882a38f60_0 .net *"_ivl_8", 6 0, L_000001c882a3ce00;  1 drivers
v000001c882a384c0_0 .net "clk", 0 0, v000001c882a39f20_0;  alias, 1 drivers
v000001c882a38560_0 .net "rd_addr", 4 0, L_000001c882a3d760;  alias, 1 drivers
v000001c882a3b280 .array "registers", 0 31, 31 0;
v000001c882a3b500_0 .net "rs1_addr", 4 0, L_000001c882a3aec0;  alias, 1 drivers
v000001c882a3ab00_0 .net "rs2_addr", 4 0, L_000001c882a3d300;  alias, 1 drivers
L_000001c882a3dee0 .cmp/eq 5, L_000001c882a3aec0, L_000001c882a40088;
L_000001c882a3da80 .array/port v000001c882a3b280, L_000001c882a3ce00;
L_000001c882a3ce00 .concat [ 5 2 0 0], L_000001c882a3aec0, L_000001c882a40118;
L_000001c882a3e200 .functor MUXZ 32, L_000001c882a3da80, L_000001c882a400d0, L_000001c882a3dee0, C4<>;
L_000001c882a3ccc0 .cmp/eq 5, L_000001c882a3d300, L_000001c882a40160;
L_000001c882a3e5c0 .array/port v000001c882a3b280, L_000001c882a3df80;
L_000001c882a3df80 .concat [ 5 2 0 0], L_000001c882a3d300, L_000001c882a401f0;
L_000001c882a3e840 .functor MUXZ 32, L_000001c882a3e5c0, L_000001c882a401a8, L_000001c882a3ccc0, C4<>;
    .scope S_000001c88299b720;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c882a37d40_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001c88299b720;
T_1 ;
    %wait E_000001c8829c0900;
    %load/vec4 v000001c882a37700_0;
    %assign/vec4 v000001c882a37d40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c8829a2610;
T_2 ;
Ewait_0 .event/or E_000001c8829c0f80, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5d20_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d5320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d4f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d4d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5be0_0, 0, 1;
    %load/vec4 v000001c8829d5280_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5d20_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d5320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d4f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d4d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5be0_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d5d20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c8829d5320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d6ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6220_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c8829d4f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c8829d4d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5be0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5d20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c8829d5320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d6ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d6220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d4f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c8829d4d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5be0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d5d20_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d5320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c8829d4f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5fa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c8829d4d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5be0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5d20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c8829d5320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d4f60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d5fa0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c8829d4d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5be0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d5d20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c8829d5320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d6ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c8829d4f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5fa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c8829d4d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5be0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d5d20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c8829d5320_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8829d6ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d6220_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c8829d4f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8829d5fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8829d4d80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8829d5be0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c8829a2610;
T_3 ;
Ewait_1 .event/or E_000001c8829c0780, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001c8829d4d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001c8829d6540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v000001c8829d5140_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %load/vec4 v000001c8829d5280_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
T_3.13 ;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c8829d5b40_0, 0, 3;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c882998290;
T_4 ;
    %wait E_000001c8829c0900;
    %load/vec4 v000001c882a38100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001c882a38560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c882a37200_0;
    %load/vec4 v000001c882a38560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c882a3b280, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c88299b590;
T_5 ;
Ewait_2 .event/or E_000001c8829c01c0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001c882a373e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001c8829c87f0_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001c882a38060_0;
    %store/vec4 v000001c8829c87f0_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001c882a37980_0;
    %store/vec4 v000001c8829c87f0_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001c882a38880_0;
    %store/vec4 v000001c8829c87f0_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001c882a38ec0_0;
    %store/vec4 v000001c8829c87f0_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c8829ad770;
T_6 ;
Ewait_3 .event/or E_000001c8829c0180, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001c8829d5f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001c8829d50a0_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000001c8829d62c0_0;
    %load/vec4 v000001c8829d6860_0;
    %add;
    %store/vec4 v000001c8829d50a0_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000001c8829d62c0_0;
    %load/vec4 v000001c8829d6860_0;
    %sub;
    %store/vec4 v000001c8829d50a0_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001c8829d62c0_0;
    %load/vec4 v000001c8829d6860_0;
    %and;
    %store/vec4 v000001c8829d50a0_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001c8829d62c0_0;
    %load/vec4 v000001c8829d6860_0;
    %or;
    %store/vec4 v000001c8829d50a0_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001c8829d62c0_0;
    %ix/getv 4, v000001c8829d5aa0_0;
    %shiftl 4;
    %store/vec4 v000001c8829d50a0_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001c8829d62c0_0;
    %load/vec4 v000001c8829d6860_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v000001c8829d50a0_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c8829a27a0;
T_7 ;
    %wait E_000001c8829c0900;
    %load/vec4 v000001c8829d5640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c8829d67c0_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v000001c8829d6180_0;
    %load/vec4 v000001c8829d67c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c8829d55a0, 0, 4;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c8829ad5e0;
T_8 ;
Ewait_4 .event/or E_000001c8829c0e40, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001c882a3a920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001c882a39a20_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001c882a39ca0_0;
    %store/vec4 v000001c882a39a20_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001c882a3a2e0_0;
    %store/vec4 v000001c882a39a20_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001c882a3b780_0;
    %store/vec4 v000001c882a39a20_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c8829bc670;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c882a39f20_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c882a39f20_0;
    %inv;
    %store/vec4 v000001c882a39f20_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001c8829bc670;
T_10 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %pushi/vec4 2097427, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %pushi/vec4 2134451, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %pushi/vec4 36700691, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %pushi/vec4 4231859, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %pushi/vec4 147, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %pushi/vec4 2134835, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %pushi/vec4 32506131, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %pushi/vec4 2134963, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c882a3a1a0, 4, 0;
    %vpi_call/w 3 49 "$dumpfile", "wave_q2.vcd" {0 0 0};
    %vpi_call/w 3 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c8829bc670 {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 54 "$display", "Simulasyon tamamlandi!" {0 0 0};
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb_riscv_processor_q2.v";
    "./riscv_processor.v";
    "./alu.v";
    "./control_unit.v";
    "./data_memory.v";
    "./immediate_generator.v";
    "./pc_register.v";
    "./register_file.v";
