Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:12:36 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file ./report/add_float_top_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (82)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.207        0.000                      0                  540        0.256        0.000                      0                  540       24.500        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             35.207        0.000                      0                  540        0.256        0.000                      0                  540       24.500        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       35.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.818ns  (logic 7.334ns (49.494%)  route 7.484ns (50.506%))
  Logic Levels:           31  (CARRY4=20 LUT1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[70]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[70]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[38]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, unplaced)        0.531     3.300    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
                         LUT2 (Prop_lut2_I1_O)        0.116     3.416 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_41/O
                         net (fo=1, unplaced)         0.000     3.416    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_41_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.992 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.992    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.109 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     4.109    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.226 r  bd_0_i/hls_inst/inst/phi_ln609_reg_98_reg[8]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     4.226    bd_0_i/hls_inst/inst/phi_ln609_reg_98_reg[8]_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.343 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     4.343    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_123_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.680 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_65/O[1]
                         net (fo=4, unplaced)         0.635     5.315    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[25]
                         LUT2 (Prop_lut2_I0_O)        0.306     5.621 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_68/O
                         net (fo=1, unplaced)         0.000     5.621    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_68_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.154 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_26/CO[3]
                         net (fo=1, unplaced)         0.000     6.154    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_26_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.485 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_8/O[3]
                         net (fo=183, unplaced)       0.733     7.218    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/O[3]
                         LUT4 (Prop_lut4_I1_O)        0.307     7.525 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[22]_i_25/O
                         net (fo=53, unplaced)        0.533     8.058    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_68
                         LUT1 (Prop_lut1_I0_O)        0.124     8.182 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_82/O
                         net (fo=1, unplaced)         0.000     8.182    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_82_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.562 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_34/CO[3]
                         net (fo=1, unplaced)         0.009     8.571    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.688 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000     8.688    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_78_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     8.805    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000     8.922    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_189_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, unplaced)         0.000     9.039    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.370 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/O[3]
                         net (fo=2, unplaced)         0.629     9.999    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[17]
                         LUT4 (Prop_lut4_I2_O)        0.299    10.298 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_49/O
                         net (fo=1, unplaced)         0.902    11.200    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_49_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    11.324 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_35/O
                         net (fo=2, unplaced)         0.460    11.784    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.908 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_61/O
                         net (fo=23, unplaced)        0.512    12.420    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_61_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.544 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_29/O
                         net (fo=1, unplaced)         0.449    12.993    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_29_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.117 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_15/O
                         net (fo=2, unplaced)         0.460    13.577    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_15_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    13.701 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_4/O
                         net (fo=1, unplaced)         0.639    14.340    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.860 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    14.869    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.986 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.986    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.103 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.103    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.220 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.220    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.337 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.337    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.454 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.454    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.791 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.791    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                 35.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache
                         LUT5 (Prop_lut5_I4_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1/O
                         net (fo=1, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            1.000         50.000      49.000               bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         25.000      24.500               bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         25.000      24.500               bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



