<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>MySandbox</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./MySandbox.sdb</name><userFileType>SDB</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view></views></hwModel><category>SmartCoreDesignTestBench</category><function>SmartDesignTestBench</function><variation>SmartDesignTestBench</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesignTestBench</type></vendorExtension><vendorExtension><state value="SAVED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="EvalBoardSandbox::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="RESET_GEN_C0::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>MDDR_PADS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MDDR_DQS_TMATCH_0_OUT</componentSignalName><busSignalName>MDDR_DQS_TMATCH_0_OUT</busSignalName></signal><signal><componentSignalName>MDDR_CAS_N</componentSignalName><busSignalName>MDDR_CAS_N</busSignalName></signal><signal><componentSignalName>MDDR_CLK</componentSignalName><busSignalName>MDDR_CLK</busSignalName></signal><signal><componentSignalName>MDDR_CLK_N</componentSignalName><busSignalName>MDDR_CLK_N</busSignalName></signal><signal><componentSignalName>MDDR_CKE</componentSignalName><busSignalName>MDDR_CKE</busSignalName></signal><signal><componentSignalName>MDDR_CS_N</componentSignalName><busSignalName>MDDR_CS_N</busSignalName></signal><signal><componentSignalName>MDDR_ODT</componentSignalName><busSignalName>MDDR_ODT</busSignalName></signal><signal><componentSignalName>MDDR_RAS_N</componentSignalName><busSignalName>MDDR_RAS_N</busSignalName></signal><signal><componentSignalName>MDDR_RESET_N</componentSignalName><busSignalName>MDDR_RESET_N</busSignalName></signal><signal><componentSignalName>MDDR_WE_N</componentSignalName><busSignalName>MDDR_WE_N</busSignalName></signal><signal><componentSignalName>MDDR_DQS_TMATCH_0_IN</componentSignalName><busSignalName>MDDR_DQS_TMATCH_0_IN</busSignalName></signal><signal><componentSignalName>MDDR_ADDR</componentSignalName><busSignalName>MDDR_ADDR</busSignalName></signal><signal><componentSignalName>MDDR_BA</componentSignalName><busSignalName>MDDR_BA</busSignalName></signal><signal><componentSignalName>MDDR_DM_RDQS</componentSignalName><busSignalName>MDDR_DM_RDQS</busSignalName></signal><signal><componentSignalName>MDDR_DQ</componentSignalName><busSignalName>MDDR_DQ</busSignalName></signal><signal><componentSignalName>MDDR_DQS</componentSignalName><busSignalName>MDDR_DQS</busSignalName></signal><signal><componentSignalName>MDDR_DQS_N</componentSignalName><busSignalName>MDDR_DQS_N</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>SPIOEN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISCLKO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SPISDO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS_TMATCH_0_OUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_CAS_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_CLK_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_CKE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_CS_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_ODT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_RAS_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_WE_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS_TMATCH_0_IN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWM</name><direction>out</direction><left>2</left><right>1</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_ADDR</name><direction>out</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_BA</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DM_RDQS</name><direction>inout</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQ</name><direction>inout</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS</name><direction>inout</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS_N</name><direction>inout</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>