<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_a2721e2966d02b967b3f5a8b3a5c50ec.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86MCTargetDesc.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86MCTargetDesc_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file provides X86 specific target descriptions.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86MCTargetDesc_8h.html">X86MCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86TargetInfo_8h.html">TargetInfo/X86TargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86ATTInstPrinter_8h.html">X86ATTInstPrinter.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86BaseInfo_8h.html">X86BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86IntelInstPrinter_8h.html">X86IntelInstPrinter.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86MCAsmInfo_8h.html">X86MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Triple_8h.html">llvm/ADT/Triple.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeView_8h.html">llvm/DebugInfo/CodeView/CodeView.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDwarf_8h.html">llvm/MC/MCDwarf.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrAnalysis_8h.html">llvm/MC/MCInstrAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCStreamer_8h.html">llvm/MC/MCStreamer.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineLocation_8h.html">llvm/MC/MachineLocation.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Host_8h.html">llvm/Support/Host.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#if _MSC_VER</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;intrin.h&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a7450ae576d0fab98e1f81508551d6e7e">   39</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_MC_DESC</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a308641466b881118ac1053e55c8b59aa">   42</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_MC_DESC</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a9011f8eec608201d9da0eca43b0d12af">   43</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_MC_HELPERS</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a125da064bb99459483887c91182923b8">   46</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_MC_DESC</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">   49</a></span>&#160;std::string <a class="code" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">X86_MC::ParseX86Triple</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>) {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  std::string <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordflow">if</span> (TT.<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    FS = <span class="stringliteral">&quot;+64bit-mode,-32bit-mode,-16bit-mode&quot;</span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TT.<a class="code" href="classllvm_1_1Triple.html#a6beb910ab0112de8679b6d2703351384">getEnvironment</a>() != <a class="code" href="classllvm_1_1Triple.html#a1778f5c464f88710033f7e11e84a9324ace5d58a24effb264483f4af8b79b97b2">Triple::CODE16</a>)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    FS = <span class="stringliteral">&quot;-64bit-mode,+32bit-mode,-16bit-mode&quot;</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    FS = <span class="stringliteral">&quot;-64bit-mode,-32bit-mode,+16bit-mode&quot;</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">   61</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">X86_MC::getDwarfRegFlavour</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <span class="keywordtype">bool</span> isEH) {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordflow">if</span> (TT.<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a47a98b5535026debf4229e5cdbfbaaf1">DWARFFlavour::X86_64</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">if</span> (TT.<a class="code" href="classllvm_1_1Triple.html#ab6fdf9b428bc3d57837022121c155cbf">isOSDarwin</a>())</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">return</span> isEH ? <a class="code" href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a529ca38d33e9ba250143e21df7effe94">DWARFFlavour::X86_32_DarwinEH</a> : <a class="code" href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a62d2f8cbc59370b03dc64f223493d3f3">DWARFFlavour::X86_32_Generic</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">if</span> (TT.<a class="code" href="classllvm_1_1Triple.html#a145fccafbd4d3bb9ff459092d5a5616b">isOSCygMing</a>())</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">// Unsupported by now, just quick fallback</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a62d2f8cbc59370b03dc64f223493d3f3">DWARFFlavour::X86_32_Generic</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a62d2f8cbc59370b03dc64f223493d3f3">DWARFFlavour::X86_32_Generic</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">   73</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">X86_MC::hasLockPrefix</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MCInst.html#a518d09ad3fe41943c92e577a98fe374c">getFlags</a>() &amp; <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">X86::IP_HAS_LOCK</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">   77</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">X86_MC::initLLVMToSEHAndCVRegMapping</a>(<a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">// FIXME: TableGen these.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = X86::NoRegister + 1; <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &lt; X86::NUM_TARGET_REGS; ++<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordtype">unsigned</span> SEH = MRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    MRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">mapLLVMRegToSEHReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, SEH);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">// Mapping from CodeView to MC register id.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="namespacellvm_1_1codeview.html#a18efaabef8a962bb9f48589ec97b5be9">codeview::RegisterId</a> CVReg;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  } RegMap[] = {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">codeview::RegisterId::AL</a>, <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">X86::AL</a>},</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      {codeview::RegisterId::CL, X86::CL},</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      {codeview::RegisterId::DL, X86::DL},</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      {<a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">codeview::RegisterId::BL</a>, <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">X86::BL</a>},</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      {codeview::RegisterId::AH, X86::AH},</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      {codeview::RegisterId::CH, X86::CH},</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      {codeview::RegisterId::DH, X86::DH},</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      {codeview::RegisterId::BH, X86::BH},</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      {codeview::RegisterId::AX, X86::AX},</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      {codeview::RegisterId::CX, X86::CX},</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      {codeview::RegisterId::DX, X86::DX},</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      {codeview::RegisterId::BX, X86::BX},</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      {codeview::RegisterId::SP, X86::SP},</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      {codeview::RegisterId::BP, X86::BP},</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      {<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">codeview::RegisterId::SI</a>, <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>},</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      {codeview::RegisterId::DI, X86::DI},</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">codeview::RegisterId::EAX</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>},</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">codeview::RegisterId::ECX</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">X86::ECX</a>},</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">codeview::RegisterId::EDX</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">X86::EDX</a>},</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">codeview::RegisterId::EBX</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">X86::EBX</a>},</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">codeview::RegisterId::ESP</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>},</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6">codeview::RegisterId::EBP</a>, X86::EBP},</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">codeview::RegisterId::ESI</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>},</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">codeview::RegisterId::EDI</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>},</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      {codeview::RegisterId::EFLAGS, X86::EFLAGS},</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      {codeview::RegisterId::ST0, X86::FP0},</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      {codeview::RegisterId::ST1, X86::FP1},</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      {codeview::RegisterId::ST2, X86::FP2},</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      {codeview::RegisterId::ST3, X86::FP3},</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      {codeview::RegisterId::ST4, X86::FP4},</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      {codeview::RegisterId::ST5, X86::FP5},</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      {codeview::RegisterId::ST6, X86::FP6},</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      {codeview::RegisterId::ST7, X86::FP7},</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      {codeview::RegisterId::MM0, X86::MM0},</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      {codeview::RegisterId::MM1, X86::MM1},</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      {codeview::RegisterId::MM2, X86::MM2},</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      {codeview::RegisterId::MM3, X86::MM3},</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      {codeview::RegisterId::MM4, X86::MM4},</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      {codeview::RegisterId::MM5, X86::MM5},</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      {codeview::RegisterId::MM6, X86::MM6},</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      {codeview::RegisterId::MM7, X86::MM7},</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      {codeview::RegisterId::XMM0, X86::XMM0},</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      {codeview::RegisterId::XMM1, X86::XMM1},</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      {codeview::RegisterId::XMM2, X86::XMM2},</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      {codeview::RegisterId::XMM3, X86::XMM3},</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      {codeview::RegisterId::XMM4, X86::XMM4},</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      {codeview::RegisterId::XMM5, X86::XMM5},</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      {codeview::RegisterId::XMM6, X86::XMM6},</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      {codeview::RegisterId::XMM7, X86::XMM7},</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      {codeview::RegisterId::XMM8, X86::XMM8},</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      {codeview::RegisterId::XMM9, X86::XMM9},</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      {codeview::RegisterId::XMM10, X86::XMM10},</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      {codeview::RegisterId::XMM11, X86::XMM11},</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      {codeview::RegisterId::XMM12, X86::XMM12},</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      {codeview::RegisterId::XMM13, X86::XMM13},</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      {codeview::RegisterId::XMM14, X86::XMM14},</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      {codeview::RegisterId::XMM15, X86::XMM15},</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      {codeview::RegisterId::SIL, X86::SIL},</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      {codeview::RegisterId::DIL, X86::DIL},</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      {codeview::RegisterId::BPL, X86::BPL},</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      {codeview::RegisterId::SPL, X86::SPL},</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      {codeview::RegisterId::RAX, X86::RAX},</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      {codeview::RegisterId::RBX, X86::RBX},</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      {codeview::RegisterId::RCX, X86::RCX},</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      {codeview::RegisterId::RDX, X86::RDX},</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      {codeview::RegisterId::RSI, X86::RSI},</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      {codeview::RegisterId::RDI, X86::RDI},</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      {codeview::RegisterId::RBP, X86::RBP},</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      {codeview::RegisterId::RSP, X86::RSP},</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      {codeview::RegisterId::R8, X86::R8},</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      {codeview::RegisterId::R9, X86::R9},</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      {codeview::RegisterId::R10, X86::R10},</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      {codeview::RegisterId::R11, X86::R11},</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      {codeview::RegisterId::R12, X86::R12},</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      {codeview::RegisterId::R13, X86::R13},</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      {codeview::RegisterId::R14, X86::R14},</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      {codeview::RegisterId::R15, X86::R15},</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      {codeview::RegisterId::R8B, X86::R8B},</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      {codeview::RegisterId::R9B, X86::R9B},</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      {codeview::RegisterId::R10B, X86::R10B},</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      {codeview::RegisterId::R11B, X86::R11B},</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      {codeview::RegisterId::R12B, X86::R12B},</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      {codeview::RegisterId::R13B, X86::R13B},</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      {codeview::RegisterId::R14B, X86::R14B},</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      {codeview::RegisterId::R15B, X86::R15B},</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      {codeview::RegisterId::R8W, X86::R8W},</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      {codeview::RegisterId::R9W, X86::R9W},</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      {codeview::RegisterId::R10W, X86::R10W},</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      {codeview::RegisterId::R11W, X86::R11W},</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      {codeview::RegisterId::R12W, X86::R12W},</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      {codeview::RegisterId::R13W, X86::R13W},</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      {codeview::RegisterId::R14W, X86::R14W},</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      {codeview::RegisterId::R15W, X86::R15W},</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      {codeview::RegisterId::R8D, X86::R8D},</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      {codeview::RegisterId::R9D, X86::R9D},</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      {codeview::RegisterId::R10D, X86::R10D},</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      {codeview::RegisterId::R11D, X86::R11D},</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      {codeview::RegisterId::R12D, X86::R12D},</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      {codeview::RegisterId::R13D, X86::R13D},</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      {codeview::RegisterId::R14D, X86::R14D},</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      {codeview::RegisterId::R15D, X86::R15D},</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      {codeview::RegisterId::AMD64_YMM0, X86::YMM0},</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      {codeview::RegisterId::AMD64_YMM1, X86::YMM1},</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      {codeview::RegisterId::AMD64_YMM2, X86::YMM2},</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      {codeview::RegisterId::AMD64_YMM3, X86::YMM3},</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      {codeview::RegisterId::AMD64_YMM4, X86::YMM4},</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      {codeview::RegisterId::AMD64_YMM5, X86::YMM5},</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      {codeview::RegisterId::AMD64_YMM6, X86::YMM6},</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      {codeview::RegisterId::AMD64_YMM7, X86::YMM7},</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      {codeview::RegisterId::AMD64_YMM8, X86::YMM8},</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      {codeview::RegisterId::AMD64_YMM9, X86::YMM9},</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      {codeview::RegisterId::AMD64_YMM10, X86::YMM10},</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      {codeview::RegisterId::AMD64_YMM11, X86::YMM11},</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      {codeview::RegisterId::AMD64_YMM12, X86::YMM12},</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      {codeview::RegisterId::AMD64_YMM13, X86::YMM13},</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      {codeview::RegisterId::AMD64_YMM14, X86::YMM14},</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      {codeview::RegisterId::AMD64_YMM15, X86::YMM15},</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      {codeview::RegisterId::AMD64_YMM16, X86::YMM16},</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      {codeview::RegisterId::AMD64_YMM17, X86::YMM17},</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      {codeview::RegisterId::AMD64_YMM18, X86::YMM18},</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      {codeview::RegisterId::AMD64_YMM19, X86::YMM19},</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      {codeview::RegisterId::AMD64_YMM20, X86::YMM20},</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      {codeview::RegisterId::AMD64_YMM21, X86::YMM21},</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      {codeview::RegisterId::AMD64_YMM22, X86::YMM22},</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      {codeview::RegisterId::AMD64_YMM23, X86::YMM23},</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      {codeview::RegisterId::AMD64_YMM24, X86::YMM24},</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      {codeview::RegisterId::AMD64_YMM25, X86::YMM25},</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      {codeview::RegisterId::AMD64_YMM26, X86::YMM26},</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      {codeview::RegisterId::AMD64_YMM27, X86::YMM27},</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      {codeview::RegisterId::AMD64_YMM28, X86::YMM28},</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      {codeview::RegisterId::AMD64_YMM29, X86::YMM29},</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      {codeview::RegisterId::AMD64_YMM30, X86::YMM30},</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      {codeview::RegisterId::AMD64_YMM31, X86::YMM31},</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      {codeview::RegisterId::AMD64_ZMM0, X86::ZMM0},</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      {codeview::RegisterId::AMD64_ZMM1, X86::ZMM1},</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      {codeview::RegisterId::AMD64_ZMM2, X86::ZMM2},</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      {codeview::RegisterId::AMD64_ZMM3, X86::ZMM3},</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      {codeview::RegisterId::AMD64_ZMM4, X86::ZMM4},</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      {codeview::RegisterId::AMD64_ZMM5, X86::ZMM5},</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      {codeview::RegisterId::AMD64_ZMM6, X86::ZMM6},</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      {codeview::RegisterId::AMD64_ZMM7, X86::ZMM7},</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      {codeview::RegisterId::AMD64_ZMM8, X86::ZMM8},</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      {codeview::RegisterId::AMD64_ZMM9, X86::ZMM9},</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      {codeview::RegisterId::AMD64_ZMM10, X86::ZMM10},</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      {codeview::RegisterId::AMD64_ZMM11, X86::ZMM11},</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      {codeview::RegisterId::AMD64_ZMM12, X86::ZMM12},</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      {codeview::RegisterId::AMD64_ZMM13, X86::ZMM13},</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      {codeview::RegisterId::AMD64_ZMM14, X86::ZMM14},</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      {codeview::RegisterId::AMD64_ZMM15, X86::ZMM15},</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      {codeview::RegisterId::AMD64_ZMM16, X86::ZMM16},</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      {codeview::RegisterId::AMD64_ZMM17, X86::ZMM17},</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      {codeview::RegisterId::AMD64_ZMM18, X86::ZMM18},</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      {codeview::RegisterId::AMD64_ZMM19, X86::ZMM19},</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      {codeview::RegisterId::AMD64_ZMM20, X86::ZMM20},</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      {codeview::RegisterId::AMD64_ZMM21, X86::ZMM21},</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      {codeview::RegisterId::AMD64_ZMM22, X86::ZMM22},</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      {codeview::RegisterId::AMD64_ZMM23, X86::ZMM23},</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      {codeview::RegisterId::AMD64_ZMM24, X86::ZMM24},</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      {codeview::RegisterId::AMD64_ZMM25, X86::ZMM25},</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      {codeview::RegisterId::AMD64_ZMM26, X86::ZMM26},</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      {codeview::RegisterId::AMD64_ZMM27, X86::ZMM27},</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      {codeview::RegisterId::AMD64_ZMM28, X86::ZMM28},</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      {codeview::RegisterId::AMD64_ZMM29, X86::ZMM29},</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      {codeview::RegisterId::AMD64_ZMM30, X86::ZMM30},</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      {codeview::RegisterId::AMD64_ZMM31, X86::ZMM31},</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      {codeview::RegisterId::AMD64_K0, X86::K0},</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      {codeview::RegisterId::AMD64_K1, X86::K1},</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      {codeview::RegisterId::AMD64_K2, X86::K2},</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      {codeview::RegisterId::AMD64_K3, X86::K3},</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      {codeview::RegisterId::AMD64_K4, X86::K4},</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      {codeview::RegisterId::AMD64_K5, X86::K5},</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      {codeview::RegisterId::AMD64_K6, X86::K6},</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      {codeview::RegisterId::AMD64_K7, X86::K7},</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      {codeview::RegisterId::AMD64_XMM16, X86::XMM16},</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      {codeview::RegisterId::AMD64_XMM17, X86::XMM17},</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      {codeview::RegisterId::AMD64_XMM18, X86::XMM18},</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      {codeview::RegisterId::AMD64_XMM19, X86::XMM19},</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      {codeview::RegisterId::AMD64_XMM20, X86::XMM20},</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      {codeview::RegisterId::AMD64_XMM21, X86::XMM21},</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      {codeview::RegisterId::AMD64_XMM22, X86::XMM22},</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      {codeview::RegisterId::AMD64_XMM23, X86::XMM23},</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      {codeview::RegisterId::AMD64_XMM24, X86::XMM24},</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      {codeview::RegisterId::AMD64_XMM25, X86::XMM25},</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      {codeview::RegisterId::AMD64_XMM26, X86::XMM26},</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      {codeview::RegisterId::AMD64_XMM27, X86::XMM27},</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      {codeview::RegisterId::AMD64_XMM28, X86::XMM28},</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;      {codeview::RegisterId::AMD64_XMM29, X86::XMM29},</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      {codeview::RegisterId::AMD64_XMM30, X86::XMM30},</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      {codeview::RegisterId::AMD64_XMM31, X86::XMM31},</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  };</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">array_lengthof</a>(RegMap); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    MRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a5b3e8d277800ba2430072436f053ab3d">mapLLVMRegToCVReg</a>(RegMap[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].Reg, static_cast&lt;int&gt;(RegMap[I].CVReg));</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">  290</a></span>&#160;<a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *<a class="code" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">X86_MC::createX86MCSubtargetInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                                  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  std::string ArchFS = <a class="code" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">X86_MC::ParseX86Triple</a>(TT);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!ArchFS.empty() &amp;&amp; <span class="stringliteral">&quot;Failed to parse X86 triple&quot;</span>);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">if</span> (!FS.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>())</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    ArchFS = (<a class="code" href="classllvm_1_1Twine.html">Twine</a>(ArchFS) + <span class="stringliteral">&quot;,&quot;</span> + <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>).str();</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  std::string CPUName = CPU;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">if</span> (CPUName.empty())</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    CPUName = <span class="stringliteral">&quot;generic&quot;</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordflow">return</span> createX86MCSubtargetInfoImpl(TT, CPUName, ArchFS);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a3d86da8092b926b104fc2b78996ec577">  304</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code" href="X86MCTargetDesc_8cpp.html#a3d86da8092b926b104fc2b78996ec577">createX86MCInstrInfo</a>() {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a> = <span class="keyword">new</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a>();</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  InitX86MCInstrInfo(X);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a8af698b7dee2127ede0fcbc1d6b37173">  310</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="X86MCTargetDesc_8cpp.html#a8af698b7dee2127ede0fcbc1d6b37173">createX86MCRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>) {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a> = (TT.<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>)</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                    ? X86::RIP  <span class="comment">// Should have dwarf #16.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                    : X86::EIP; <span class="comment">// Should have dwarf #8.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a> = <span class="keyword">new</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>();</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  InitX86MCRegisterInfo(X, RA, <a class="code" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">X86_MC::getDwarfRegFlavour</a>(TT, <span class="keyword">false</span>),</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                        <a class="code" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">X86_MC::getDwarfRegFlavour</a>(TT, <span class="keyword">true</span>), RA);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">X86_MC::initLLVMToSEHAndCVRegMapping</a>(X);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;}</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#ab8a27d7434d16d6a3beb7f51f112a6af">  322</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> *<a class="code" href="X86MCTargetDesc_8cpp.html#ab8a27d7434d16d6a3beb7f51f112a6af">createX86MCAsmInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TheTriple,</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCTargetOptions.html">MCTargetOptions</a> &amp;Options) {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> = TheTriple.<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> *MAI;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">if</span> (TheTriple.<a class="code" href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">isOSBinFormatMachO</a>()) {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">if</span> (is64Bit)</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      MAI = <span class="keyword">new</span> <a class="code" href="structllvm_1_1X86__64MCAsmInfoDarwin.html">X86_64MCAsmInfoDarwin</a>(TheTriple);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      MAI = <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86MCAsmInfoDarwin.html">X86MCAsmInfoDarwin</a>(TheTriple);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TheTriple.<a class="code" href="classllvm_1_1Triple.html#aea6d215256ae43bc9149bf41f2cc7694">isOSBinFormatELF</a>()) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="comment">// Force the use of an ELF container.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    MAI = <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86ELFMCAsmInfo.html">X86ELFMCAsmInfo</a>(TheTriple);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TheTriple.<a class="code" href="classllvm_1_1Triple.html#aed5b9fcccfe88a419343c80064d44d74">isWindowsMSVCEnvironment</a>() ||</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;             TheTriple.<a class="code" href="classllvm_1_1Triple.html#a4aff54e7e4562b21d5762a6ca406f9f7">isWindowsCoreCLREnvironment</a>()) {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    MAI = <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86MCAsmInfoMicrosoft.html">X86MCAsmInfoMicrosoft</a>(TheTriple);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TheTriple.<a class="code" href="classllvm_1_1Triple.html#a145fccafbd4d3bb9ff459092d5a5616b">isOSCygMing</a>() ||</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;             TheTriple.<a class="code" href="classllvm_1_1Triple.html#afdd0d3d27ef11fd6ad21da63c3979d77">isWindowsItaniumEnvironment</a>()) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    MAI = <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86MCAsmInfoGNUCOFF.html">X86MCAsmInfoGNUCOFF</a>(TheTriple);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="comment">// The default is ELF.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    MAI = <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86ELFMCAsmInfo.html">X86ELFMCAsmInfo</a>(TheTriple);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  }</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="comment">// Initialize initial frame state.</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">// Calculate amount of bytes used for return address storing</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordtype">int</span> stackGrowth = is64Bit ? -8 : -4;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">// Initial state of the frame pointer is esp+stackGrowth.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordtype">unsigned</span> StackPtr = is64Bit ? X86::RSP : <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="classllvm_1_1MCCFIInstruction.html">MCCFIInstruction</a> Inst = <a class="code" href="classllvm_1_1MCCFIInstruction.html#a7914e845a8171a2e975cb6a8122d166c">MCCFIInstruction::createDefCfa</a>(</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="keyword">nullptr</span>, MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a>(StackPtr, <span class="keyword">true</span>), -stackGrowth);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  MAI-&gt;<a class="code" href="classllvm_1_1MCAsmInfo.html#a0456a5b5fb7d2743d6852e8bba806c7d">addInitialFrameState</a>(Inst);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">// Add return address to move list</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordtype">unsigned</span> InstPtr = is64Bit ? X86::RIP : X86::EIP;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="classllvm_1_1MCCFIInstruction.html">MCCFIInstruction</a> Inst2 = <a class="code" href="classllvm_1_1MCCFIInstruction.html#aea2b8a3efd6694a33452ed7e8716300e">MCCFIInstruction::createOffset</a>(</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="keyword">nullptr</span>, MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a>(InstPtr, <span class="keyword">true</span>), stackGrowth);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  MAI-&gt;<a class="code" href="classllvm_1_1MCAsmInfo.html#a0456a5b5fb7d2743d6852e8bba806c7d">addInitialFrameState</a>(Inst2);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">return</span> MAI;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;}</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#aea965f23b7966ff0ee496c38d57b9d08">  366</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCInstPrinter.html">MCInstPrinter</a> *<a class="code" href="X86MCTargetDesc_8cpp.html#aea965f23b7966ff0ee496c38d57b9d08">createX86MCInstPrinter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                                             <span class="keywordtype">unsigned</span> SyntaxVariant,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MII,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordflow">if</span> (SyntaxVariant == 0)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86ATTInstPrinter.html">X86ATTInstPrinter</a>(MAI, MII, MRI);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">if</span> (SyntaxVariant == 1)</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86IntelInstPrinter.html">X86IntelInstPrinter</a>(MAI, MII, MRI);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#afd5d5e7829e1074a62378885c7aecf6e">  378</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCRelocationInfo.html">MCRelocationInfo</a> *<a class="code" href="X86MCTargetDesc_8cpp.html#afd5d5e7829e1074a62378885c7aecf6e">createX86MCRelocationInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TheTriple,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                                                   <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="comment">// Default to the stock relocation info.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a657175eb945f907a0a871a07f18f26aa">llvm::createMCRelocationInfo</a>(TheTriple, Ctx);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html">  385</a></span>&#160;<span class="keyword">namespace </span>X86_MC {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">  387</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html">MCInstrAnalysis</a> {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a> &amp;operator=(<span class="keyword">const</span> <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keyword">virtual</span> ~<a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a10153736946809e2cd1e1c33effee07b">  393</a></span>&#160;  <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a10153736946809e2cd1e1c33effee07b">X86MCInstrAnalysis</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *MCII) : <a class="code" href="classllvm_1_1MCInstrAnalysis.html">MCInstrAnalysis</a>(MCII) {}</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a8be6c326fbb836f91f3d9188b7726e3e">  395</a></span>&#160;<span class="preprocessor">#define GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#ac6e094cc98c3bef1145702f8f233d0bf">clearsSuperRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                            <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a1eaee7289881bb7af14b4fd256f6116a">findPltEntries</a>(uint64_t PltSectionVA, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> PltContents,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                 uint64_t GotSectionVA,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TargetTriple) <span class="keyword">const override</span>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint64_t&gt;</a> <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a30afb4df0a0c97cec2ef9ffce01a8b9a">evaluateMemoryOperandAddress</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                                  uint64_t Addr,</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                                  uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;};</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#aeda10ba833a6df4de2426e168322519d">  409</a></span>&#160;<span class="preprocessor">#define GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#ac6e094cc98c3bef1145702f8f233d0bf">  412</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#ac6e094cc98c3bef1145702f8f233d0bf">X86MCInstrAnalysis::clearsSuperRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                              <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <a class="code" href="classllvm_1_1MCInstrAnalysis.html#ad26d74f7a49154af0b73be4e105d361b">Info</a>-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordtype">unsigned</span> NumDefs = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordtype">unsigned</span> NumImplicitDefs = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">getNumImplicitDefs</a>();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Mask.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>() == NumDefs + NumImplicitDefs &amp;&amp;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;         <span class="stringliteral">&quot;Unexpected number of bits in the mask!&quot;</span>);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordtype">bool</span> HasVEX = (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6702853ec24d45d810d71e321eb9e256">X86II::VEX</a>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordtype">bool</span> HasEVEX = (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordtype">bool</span> HasXOP = (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6bfb2e744793a1d413a8890afedb2503">X86II::XOP</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;GR32RC = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a>(X86::GR32RegClassID);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;VR128XRC = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a>(X86::VR128XRegClassID);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;VR256XRC = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a>(X86::VR256XRegClassID);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keyword">auto</span> ClearsSuperReg = [=](<span class="keywordtype">unsigned</span> RegID) {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="comment">// On X86-64, a general purpose integer register is viewed as a 64-bit</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="comment">// register internal to the processor.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">// An update to the lower 32 bits of a 64 bit integer register is</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="comment">// architecturally defined to zero extend the upper 32 bits.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">if</span> (GR32RC.<a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(RegID))</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">// Early exit if this instruction has no vex/evex/xop prefix.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordflow">if</span> (!HasEVEX &amp;&amp; !HasVEX &amp;&amp; !HasXOP)</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">// All VEX and EVEX encoded instructions are defined to zero the high bits</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="comment">// of the destination register up to VLMAX (i.e. the maximum vector register</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="comment">// width pertaining to the instruction).</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="comment">// We assume the same behavior for XOP instructions too.</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">return</span> VR128XRC.<a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(RegID) || VR256XRC.<a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(RegID);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  };</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  Mask.<a class="code" href="classllvm_1_1APInt.html#a781bd5c20864a9c185018258af774ace">clearAllBits</a>();</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = NumDefs; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordflow">if</span> (ClearsSuperReg(Op.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>()))</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      Mask.<a class="code" href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">setBit</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, E = NumImplicitDefs; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a638a56bb5f6e95769be4299d90076855">getImplicitDefs</a>()[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">if</span> (ClearsSuperReg(Reg))</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      Mask.<a class="code" href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">setBit</a>(NumDefs + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  }</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">return</span> Mask.<a class="code" href="classllvm_1_1APInt.html#ac0e942dde4b113c4c0b1fd76333db93a">getBoolValue</a>();</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;}</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="keyword">static</span> std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#a76ff7d806e2b0a168f432af4e6ed8eec">  465</a></span>&#160;<a class="code" href="namespacellvm_1_1X86__MC.html#a76ff7d806e2b0a168f432af4e6ed8eec">findX86PltEntries</a>(uint64_t PltSectionVA, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> PltContents,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                  uint64_t GotPltSectionVA) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="comment">// Do a lightweight parsing of PLT entries.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; Result;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">for</span> (uint64_t Byte = 0, End = PltContents.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); Byte + 6 &lt; End; ) {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="comment">// Recognize a jmp.</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">if</span> (PltContents[Byte] == 0xff &amp;&amp; PltContents[Byte + 1] == 0xa3) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <span class="comment">// The jmp instruction at the beginning of each PLT entry jumps to the</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      <span class="comment">// address of the base of the .got.plt section plus the immediate.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> Imm = <a class="code" href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>() + Byte + 2);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      Result.push_back(</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;          std::make_pair(PltSectionVA + Byte, GotPltSectionVA + Imm));</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      Byte += 6;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PltContents[Byte] == 0xff &amp;&amp; PltContents[Byte + 1] == 0x25) {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <span class="comment">// The jmp instruction at the beginning of each PLT entry jumps to the</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <span class="comment">// immediate.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> Imm = <a class="code" href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>() + Byte + 2);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      Byte += 6;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      Byte++;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  }</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;}</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keyword">static</span> std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#aa5b6d53d4d395212de61c07ab37fe6cd">  491</a></span>&#160;<a class="code" href="namespacellvm_1_1X86__MC.html#aa5b6d53d4d395212de61c07ab37fe6cd">findX86_64PltEntries</a>(uint64_t PltSectionVA, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> PltContents) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="comment">// Do a lightweight parsing of PLT entries.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; Result;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">for</span> (uint64_t Byte = 0, End = PltContents.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); Byte + 6 &lt; End; ) {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="comment">// Recognize a jmp.</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">if</span> (PltContents[Byte] == 0xff &amp;&amp; PltContents[Byte + 1] == 0x25) {</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      <span class="comment">// The jmp instruction at the beginning of each PLT entry jumps to the</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <span class="comment">// address of the next instruction plus the immediate.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> Imm = <a class="code" href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>() + Byte + 2);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      Result.push_back(</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;          std::make_pair(PltSectionVA + Byte, PltSectionVA + Byte + 6 + Imm));</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      Byte += 6;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      Byte++;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a1eaee7289881bb7af14b4fd256f6116a">  509</a></span>&#160;std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a1eaee7289881bb7af14b4fd256f6116a">X86MCInstrAnalysis::findPltEntries</a>(</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    uint64_t PltSectionVA, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> PltContents,</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    uint64_t GotPltSectionVA, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TargetTriple)<span class="keyword"> const </span>{</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">switch</span> (TargetTriple.<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>()) {</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a0eefa3e53db25b90828e42c64b138648">Triple::x86</a>:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a76ff7d806e2b0a168f432af4e6ed8eec">findX86PltEntries</a>(PltSectionVA, PltContents, GotPltSectionVA);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>:</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86__MC.html#aa5b6d53d4d395212de61c07ab37fe6cd">findX86_64PltEntries</a>(PltSectionVA, PltContents);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <span class="keywordflow">return</span> {};</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;}</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a30afb4df0a0c97cec2ef9ffce01a8b9a">  522</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint64_t&gt;</a> <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a30afb4df0a0c97cec2ef9ffce01a8b9a">X86MCInstrAnalysis::evaluateMemoryOperandAddress</a>(</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t Addr, uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <a class="code" href="classllvm_1_1MCInstrAnalysis.html#ad26d74f7a49154af0b73be4e105d361b">Info</a>-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordtype">int</span> MemOpStart = <a class="code" href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">X86II::getMemoryOperandNo</a>(MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">if</span> (MemOpStart == -1)</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  MemOpStart += <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(MCID);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;SegReg = Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(MemOpStart + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a>);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;BaseReg = Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(MemOpStart + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;IndexReg = Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(MemOpStart + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;ScaleAmt = Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(MemOpStart + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Disp = Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(MemOpStart + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">if</span> (SegReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != 0 || IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != 0 || ScaleAmt.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() != 1 ||</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      !Disp.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="comment">// RIP-relative addressing.</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">if</span> (BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == X86::RIP)</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">return</span> Addr + Size + Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;}</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;} <span class="comment">// end of namespace X86_MC</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;} <span class="comment">// end of namespace llvm</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a1121480fb19727e8747e967407543596">  550</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html">MCInstrAnalysis</a> *<a class="code" href="X86MCTargetDesc_8cpp.html#a1121480fb19727e8747e967407543596">createX86MCInstrAnalysis</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code" href="classllvm_1_1MCInstrAnalysis.html#ad26d74f7a49154af0b73be4e105d361b">Info</a>) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86_MC::X86MCInstrAnalysis</a>(Info);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;}</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// Force static initialization.</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a1ab6059a5b18b48d716feaa54087ccfc">  555</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="X86MCTargetDesc_8cpp.html#a1ab6059a5b18b48d716feaa54087ccfc">LLVMInitializeX86TargetMC</a>() {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Target.html">Target</a> *<a class="code" href="classT.html">T</a> : {&amp;<a class="code" href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">getTheX86_32Target</a>(), &amp;<a class="code" href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">getTheX86_64Target</a>()}) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">// Register the MC asm info.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="structRegisterMCAsmInfoFn.html">RegisterMCAsmInfoFn</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>(*<a class="code" href="classT.html">T</a>, <a class="code" href="X86MCTargetDesc_8cpp.html#ab8a27d7434d16d6a3beb7f51f112a6af">createX86MCAsmInfo</a>);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="comment">// Register the MC instruction info.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#abea956a9e4d1526501d68bee93470e53">TargetRegistry::RegisterMCInstrInfo</a>(*<a class="code" href="classT.html">T</a>, <a class="code" href="X86MCTargetDesc_8cpp.html#a3d86da8092b926b104fc2b78996ec577">createX86MCInstrInfo</a>);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="comment">// Register the MC register info.</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#a0be8ffbacd90d86a1c1f27a032e2265e">TargetRegistry::RegisterMCRegInfo</a>(*<a class="code" href="classT.html">T</a>, <a class="code" href="X86MCTargetDesc_8cpp.html#a8af698b7dee2127ede0fcbc1d6b37173">createX86MCRegisterInfo</a>);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="comment">// Register the MC subtarget info.</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#a469331cb6070bffd3354391877547014">TargetRegistry::RegisterMCSubtargetInfo</a>(*<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                            <a class="code" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">X86_MC::createX86MCSubtargetInfo</a>);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="comment">// Register the MC instruction analyzer.</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#a515b55c070d9124a373c062641765ed1">TargetRegistry::RegisterMCInstrAnalysis</a>(*<a class="code" href="classT.html">T</a>, <a class="code" href="X86MCTargetDesc_8cpp.html#a1121480fb19727e8747e967407543596">createX86MCInstrAnalysis</a>);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="comment">// Register the code emitter.</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#a2e06603b238d255bf8d182eaa9e18c7a">TargetRegistry::RegisterMCCodeEmitter</a>(*<a class="code" href="classT.html">T</a>, <a class="code" href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">createX86MCCodeEmitter</a>);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="comment">// Register the obj target streamer.</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#a4fb8d8db91a731340d7ce8dd79af8a70">TargetRegistry::RegisterObjectTargetStreamer</a>(*<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                                 <a class="code" href="namespacellvm.html#a8aebf4951ed1ef49d92509da757c2d6d">createX86ObjectTargetStreamer</a>);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="comment">// Register the asm target streamer.</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#af5d003503498e90bccf7a5d1626e9af6">TargetRegistry::RegisterAsmTargetStreamer</a>(*<a class="code" href="classT.html">T</a>, <a class="code" href="namespacellvm.html#aabbf68ffda7c1a7e440e0003605fea2f">createX86AsmTargetStreamer</a>);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#aade8ca8e50ff109c69a5953007ed18d7">TargetRegistry::RegisterCOFFStreamer</a>(*<a class="code" href="classT.html">T</a>, <a class="code" href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">createX86WinCOFFStreamer</a>);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="comment">// Register the MCInstPrinter.</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#aabd8e913cb341182f1ef8c24c25e50ad">TargetRegistry::RegisterMCInstPrinter</a>(*<a class="code" href="classT.html">T</a>, <a class="code" href="X86MCTargetDesc_8cpp.html#aea965f23b7966ff0ee496c38d57b9d08">createX86MCInstPrinter</a>);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="comment">// Register the MC relocation info.</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <a class="code" href="structllvm_1_1TargetRegistry.html#afaad35464035e4f3cce37074ecb9698e">TargetRegistry::RegisterMCRelocationInfo</a>(*<a class="code" href="classT.html">T</a>, <a class="code" href="X86MCTargetDesc_8cpp.html#afd5d5e7829e1074a62378885c7aecf6e">createX86MCRelocationInfo</a>);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="comment">// Register the asm backend.</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a158db359a78dc87d4f7b2e96585b78ae">TargetRegistry::RegisterMCAsmBackend</a>(<a class="code" href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">getTheX86_32Target</a>(),</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                       <a class="code" href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">createX86_32AsmBackend</a>);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a158db359a78dc87d4f7b2e96585b78ae">TargetRegistry::RegisterMCAsmBackend</a>(<a class="code" href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">getTheX86_64Target</a>(),</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                       <a class="code" href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">createX86_64AsmBackend</a>);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="namespacellvm.html#a185b58acbe68a44757e2afd08b5be0e2">  599</a></span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm.html#a185b58acbe68a44757e2afd08b5be0e2">llvm::getX86SubSuperRegisterOrZero</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                                              <span class="keywordtype">bool</span> <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> X86::NoRegister;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">if</span> (High) {</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      <span class="keywordflow">switch</span> (Reg.<a class="code" href="classllvm_1_1MCRegister.html#a7786079d68053a4fca950b7dfb757944">id</a>()) {</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a185b58acbe68a44757e2afd08b5be0e2">getX86SubSuperRegisterOrZero</a>(Reg, 64);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        <span class="keywordflow">return</span> X86::DI;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        <span class="keywordflow">return</span> X86::BP;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        <span class="keywordflow">return</span> X86::SP;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        <span class="keywordflow">return</span> X86::AH;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        <span class="keywordflow">return</span> X86::DH;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        <span class="keywordflow">return</span> X86::CH;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        <span class="keywordflow">return</span> X86::BH;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      }</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <span class="keywordflow">switch</span> (Reg.<a class="code" href="classllvm_1_1MCRegister.html#a7786079d68053a4fca950b7dfb757944">id</a>()) {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;      <span class="keywordflow">default</span>: <span class="keywordflow">return</span> X86::NoRegister;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">X86::AL</a>;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        <span class="keywordflow">return</span> X86::DL;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <span class="keywordflow">return</span> X86::CL;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">X86::BL</a>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        <span class="keywordflow">return</span> X86::SIL;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        <span class="keywordflow">return</span> X86::DIL;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <span class="keywordflow">return</span> X86::BPL;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        <span class="keywordflow">return</span> X86::SPL;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        <span class="keywordflow">return</span> X86::R8B;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <span class="keywordflow">return</span> X86::R9B;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <span class="keywordflow">return</span> X86::R10B;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        <span class="keywordflow">return</span> X86::R11B;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <span class="keywordflow">return</span> X86::R12B;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <span class="keywordflow">return</span> X86::R13B;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        <span class="keywordflow">return</span> X86::R14B;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        <span class="keywordflow">return</span> X86::R15B;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    }</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">switch</span> (Reg.<a class="code" href="classllvm_1_1MCRegister.html#a7786079d68053a4fca950b7dfb757944">id</a>()) {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> X86::NoRegister;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;      <span class="keywordflow">return</span> X86::AX;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      <span class="keywordflow">return</span> X86::DX;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      <span class="keywordflow">return</span> X86::CX;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <span class="keywordflow">return</span> X86::BX;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <span class="keywordflow">return</span> X86::DI;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <span class="keywordflow">return</span> X86::BP;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="keywordflow">return</span> X86::SP;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <span class="keywordflow">return</span> X86::R8W;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      <span class="keywordflow">return</span> X86::R9W;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      <span class="keywordflow">return</span> X86::R10W;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      <span class="keywordflow">return</span> X86::R11W;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="keywordflow">return</span> X86::R12W;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      <span class="keywordflow">return</span> X86::R13W;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      <span class="keywordflow">return</span> X86::R14W;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      <span class="keywordflow">return</span> X86::R15W;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    }</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="keywordflow">switch</span> (Reg.<a class="code" href="classllvm_1_1MCRegister.html#a7786079d68053a4fca950b7dfb757944">id</a>()) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> X86::NoRegister;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">X86::EDX</a>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">X86::ECX</a>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">X86::EBX</a>;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      <span class="keywordflow">return</span> X86::EBP;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <span class="keywordflow">return</span> X86::R8D;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="keywordflow">return</span> X86::R9D;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <span class="keywordflow">return</span> X86::R10D;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      <span class="keywordflow">return</span> X86::R11D;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <span class="keywordflow">return</span> X86::R12D;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <span class="keywordflow">return</span> X86::R13D;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keywordflow">return</span> X86::R14D;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <span class="keywordflow">return</span> X86::R15D;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="keywordflow">switch</span> (Reg.<a class="code" href="classllvm_1_1MCRegister.html#a7786079d68053a4fca950b7dfb757944">id</a>()) {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      <span class="keywordflow">return</span> X86::RAX;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;      <span class="keywordflow">return</span> X86::RDX;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;      <span class="keywordflow">return</span> X86::RCX;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;      <span class="keywordflow">return</span> X86::RBX;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;      <span class="keywordflow">return</span> X86::RSI;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;      <span class="keywordflow">return</span> X86::RDI;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      <span class="keywordflow">return</span> X86::RBP;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="keywordflow">return</span> X86::RSP;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;      <span class="keywordflow">return</span> X86::R8;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;      <span class="keywordflow">return</span> X86::R9;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      <span class="keywordflow">return</span> X86::R10;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      <span class="keywordflow">return</span> X86::R11;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;      <span class="keywordflow">return</span> X86::R12;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      <span class="keywordflow">return</span> X86::R13;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      <span class="keywordflow">return</span> X86::R14;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <span class="keywordflow">return</span> X86::R15;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    }</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  }</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;}</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">  772</a></span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">llvm::getX86SubSuperRegister</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">bool</span> <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>) {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> Res = <a class="code" href="namespacellvm.html#a185b58acbe68a44757e2afd08b5be0e2">getX86SubSuperRegisterOrZero</a>(Reg, Size, High);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Res != X86::NoRegister &amp;&amp; <span class="stringliteral">&quot;Unexpected register or VT&quot;</span>);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;}</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="ttc" id="X86IntelInstPrinter_8h_html"><div class="ttname"><a href="X86IntelInstPrinter_8h.html">X86IntelInstPrinter.h</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a781bd5c20864a9c185018258af774ace"><div class="ttname"><a href="classllvm_1_1APInt.html#a781bd5c20864a9c185018258af774ace">llvm::APInt::clearAllBits</a></div><div class="ttdeci">void clearAllBits()</div><div class="ttdoc">Set every bit to 0. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01500">APInt.h:1500</a></div></div>
<div class="ttc" id="namespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition:</b> <a href="None_8h_source.html#l00023">None.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_ab6fdf9b428bc3d57837022121c155cbf"><div class="ttname"><a href="classllvm_1_1Triple.html#ab6fdf9b428bc3d57837022121c155cbf">llvm::Triple::isOSDarwin</a></div><div class="ttdeci">bool isOSDarwin() const</div><div class="ttdoc">isOSDarwin - Is this a &quot;Darwin&quot; OS (macOS, iOS, tvOS or watchOS). </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00482">Triple.h:482</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00058">MCInst.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6">llvm::N86::EBP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a0eefa3e53db25b90828e42c64b138648"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a0eefa3e53db25b90828e42c64b138648">llvm::Triple::x86</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00078">Triple.h:78</a></div></div>
<div class="ttc" id="ErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MCCFIInstruction_html"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html">llvm::MCCFIInstruction</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00435">MCDwarf.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a4d552e7a12376c31c2ac90ee9deb3355"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">llvm::MCInstrDesc::getNumImplicitDefs</a></div><div class="ttdeci">unsigned getNumImplicitDefs() const</div><div class="ttdoc">Return the number of implicit defs this instruct has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00591">MCInstrDesc.h:591</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="X86TargetInfo_8h_html"><div class="ttname"><a href="X86TargetInfo_8h.html">X86TargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_aea6d215256ae43bc9149bf41f2cc7694"><div class="ttname"><a href="classllvm_1_1Triple.html#aea6d215256ae43bc9149bf41f2cc7694">llvm::Triple::isOSBinFormatELF</a></div><div class="ttdeci">bool isOSBinFormatELF() const</div><div class="ttdoc">Tests whether the OS uses the ELF binary format. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00624">Triple.h:624</a></div></div>
<div class="ttc" id="namespacellvm_html_a185b58acbe68a44757e2afd08b5be0e2"><div class="ttname"><a href="namespacellvm.html#a185b58acbe68a44757e2afd08b5be0e2">llvm::getX86SubSuperRegisterOrZero</a></div><div class="ttdeci">MCRegister getX86SubSuperRegisterOrZero(MCRegister, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00599">X86MCTargetDesc.cpp:599</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a515b55c070d9124a373c062641765ed1"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a515b55c070d9124a373c062641765ed1">llvm::TargetRegistry::RegisterMCInstrAnalysis</a></div><div class="ttdeci">static void RegisterMCInstrAnalysis(Target &amp;T, Target::MCInstrAnalysisCtorFnTy Fn)</div><div class="ttdoc">RegisterMCInstrAnalysis - Register a MCInstrAnalysis implementation for the given target...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00724">TargetRegistry.h:724</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MCCFIInstruction_html_aea2b8a3efd6694a33452ed7e8716300e"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#aea2b8a3efd6694a33452ed7e8716300e">llvm::MCCFIInstruction::createOffset</a></div><div class="ttdeci">static MCCFIInstruction createOffset(MCSymbol *L, unsigned Register, int Offset)</div><div class="ttdoc">.cfi_offset Previous value of Register is saved at offset Offset from CFA. </div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00507">MCDwarf.h:507</a></div></div>
<div class="ttc" id="namespacellvm_html_a8aebf4951ed1ef49d92509da757c2d6d"><div class="ttname"><a href="namespacellvm.html#a8aebf4951ed1ef49d92509da757c2d6d">llvm::createX86ObjectTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86ObjectTargetStreamer(MCStreamer &amp;OS, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">Implements X86-only directives for object files. </div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00455">X86WinCOFFTargetStreamer.cpp:455</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="Triple_8h_html"><div class="ttname"><a href="Triple_8h.html">Triple.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis_html_ac6e094cc98c3bef1145702f8f233d0bf"><div class="ttname"><a href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#ac6e094cc98c3bef1145702f8f233d0bf">llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters</a></div><div class="ttdeci">bool clearsSuperRegisters(const MCRegisterInfo &amp;MRI, const MCInst &amp;Inst, APInt &amp;Mask) const override</div><div class="ttdoc">Returns true if at least one of the register writes performed by. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00412">X86MCTargetDesc.cpp:412</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">llvm::N86::EDI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">llvm::Triple::x86_64</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00079">Triple.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1X86IntelInstPrinter_html"><div class="ttname"><a href="classllvm_1_1X86IntelInstPrinter.html">llvm::X86IntelInstPrinter</a></div><div class="ttdef"><b>Definition:</b> <a href="X86IntelInstPrinter_8h_source.html#l00021">X86IntelInstPrinter.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis_html_a1eaee7289881bb7af14b4fd256f6116a"><div class="ttname"><a href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a1eaee7289881bb7af14b4fd256f6116a">llvm::X86_MC::X86MCInstrAnalysis::findPltEntries</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; uint64_t, uint64_t &gt; &gt; findPltEntries(uint64_t PltSectionVA, ArrayRef&lt; uint8_t &gt; PltContents, uint64_t GotSectionVA, const Triple &amp;TargetTriple) const override</div><div class="ttdoc">Returns (PLT virtual address, GOT virtual address) pairs for PLT entries. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00509">X86MCTargetDesc.cpp:509</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8cpp_html_a8af698b7dee2127ede0fcbc1d6b37173"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a8af698b7dee2127ede0fcbc1d6b37173">createX86MCRegisterInfo</a></div><div class="ttdeci">static MCRegisterInfo * createX86MCRegisterInfo(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00310">X86MCTargetDesc.cpp:310</a></div></div>
<div class="ttc" id="MachineLocation_8h_html"><div class="ttname"><a href="MachineLocation_8h.html">MachineLocation.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">llvm::X86::IP_HAS_LOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00062">X86BaseInfo.h:62</a></div></div>
<div class="ttc" id="CodeView_8h_html"><div class="ttname"><a href="CodeView_8h.html">CodeView.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">llvm::N86::EAX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_aabd8e913cb341182f1ef8c24c25e50ad"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#aabd8e913cb341182f1ef8c24c25e50ad">llvm::TargetRegistry::RegisterMCInstPrinter</a></div><div class="ttdeci">static void RegisterMCInstPrinter(Target &amp;T, Target::MCInstPrinterCtorTy Fn)</div><div class="ttdoc">RegisterMCInstPrinter - Register a MCInstPrinter implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00831">TargetRegistry.h:831</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_af79bf5c9f731c8f0d5f1995637adba47"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">llvm::X86_MC::getDwarfRegFlavour</a></div><div class="ttdeci">unsigned getDwarfRegFlavour(const Triple &amp;TT, bool isEH)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00061">X86MCTargetDesc.cpp:61</a></div></div>
<div class="ttc" id="namespacellvm_html_aa1a3b6c7c059c3c04403fb1b207620d3"><div class="ttname"><a href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">MCRegister getX86SubSuperRegister(MCRegister, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00772">X86MCTargetDesc.cpp:772</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a7df34dbf636f2fbbb00f2b86eccdb1eb"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a></div><div class="ttdeci">uint64_t High</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_af5d003503498e90bccf7a5d1626e9af6"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#af5d003503498e90bccf7a5d1626e9af6">llvm::TargetRegistry::RegisterAsmTargetStreamer</a></div><div class="ttdeci">static void RegisterAsmTargetStreamer(Target &amp;T, Target::AsmTargetStreamerCtorTy Fn)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00869">TargetRegistry.h:869</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a512fe2c15ea651294688eeec1341644c"><div class="ttname"><a href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">llvm::APInt::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">Return the number of bits in the APInt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01566">APInt.h:1566</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_ac799d914344a144a68709ea5dc541439"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">llvm::X86_MC::ParseX86Triple</a></div><div class="ttdeci">std::string ParseX86Triple(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00049">X86MCTargetDesc.cpp:49</a></div></div>
<div class="ttc" id="MCStreamer_8h_html"><div class="ttname"><a href="MCStreamer_8h.html">MCStreamer.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis_html_a10153736946809e2cd1e1c33effee07b"><div class="ttname"><a href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a10153736946809e2cd1e1c33effee07b">llvm::X86_MC::X86MCInstrAnalysis::X86MCInstrAnalysis</a></div><div class="ttdeci">X86MCInstrAnalysis(const MCInstrInfo *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00393">X86MCTargetDesc.cpp:393</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">llvm::X86::AddrDisp</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00035">X86BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; uint64_t &gt;</a></div></div>
<div class="ttc" id="SIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">llvm::N86::EDX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_html_ae35ef2e57b2c31572d967cb78484ffaa"><div class="ttname"><a href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">llvm::createX86_32AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_32AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l01160">X86AsmBackend.cpp:1160</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a33f9f862dca8ee0f23bff5941bf433d8"><div class="ttname"><a href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">llvm::APInt::setBit</a></div><div class="ttdeci">void setBit(unsigned BitPosition)</div><div class="ttdoc">Set a given bit to 1. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01436">APInt.h:1436</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="namespacellvm_html_a97331bfc44f8175f0eb93e9d8a0673c6"><div class="ttname"><a href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">llvm::createX86MCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l01783">X86MCCodeEmitter.cpp:1783</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">llvm::N86::ECX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a5b3e8d277800ba2430072436f053ab3d"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a5b3e8d277800ba2430072436f053ab3d">llvm::MCRegisterInfo::mapLLVMRegToCVReg</a></div><div class="ttdeci">void mapLLVMRegToCVReg(MCRegister LLVMReg, int CVReg)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00424">MCRegisterInfo.h:424</a></div></div>
<div class="ttc" id="namespacellvm_html_a306674e8951ad0f9c77cda2f70219ab9"><div class="ttname"><a href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">llvm::createX86_64AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_64AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l01179">X86AsmBackend.cpp:1179</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_aade8ca8e50ff109c69a5953007ed18d7"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#aade8ca8e50ff109c69a5953007ed18d7">llvm::TargetRegistry::RegisterCOFFStreamer</a></div><div class="ttdeci">static void RegisterCOFFStreamer(Target &amp;T, Target::COFFStreamerCtorTy Fn)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00848">TargetRegistry.h:848</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae415c9b5bbaab9c349061d3392c1b198"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">llvm::StringRef::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00147">StringRef.h:147</a></div></div>
<div class="ttc" id="APInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="classllvm_1_1X86MCAsmInfoDarwin_html"><div class="ttname"><a href="classllvm_1_1X86MCAsmInfoDarwin.html">llvm::X86MCAsmInfoDarwin</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00024">X86MCAsmInfo.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00032">X86BaseInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a1778f5c464f88710033f7e11e84a9324ace5d58a24effb264483f4af8b79b97b2"><div class="ttname"><a href="classllvm_1_1Triple.html#a1778f5c464f88710033f7e11e84a9324ace5d58a24effb264483f4af8b79b97b2">llvm::Triple::CODE16</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00206">Triple.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a0a20b56d95a9020588d573b6f7340cd5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">llvm::MCRegisterInfo::getDwarfRegNum</a></div><div class="ttdeci">int getDwarfRegNum(MCRegister RegNum, bool isEH) const</div><div class="ttdoc">Map a target register to an equivalent dwarf register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00068">MCRegisterInfo.cpp:68</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba6702853ec24d45d810d71e321eb9e256"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6702853ec24d45d810d71e321eb9e256">llvm::X86II::VEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00842">X86BaseInfo.h:842</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_ac0e942dde4b113c4c0b1fd76333db93a"><div class="ttname"><a href="classllvm_1_1APInt.html#ac0e942dde4b113c4c0b1fd76333db93a">llvm::APInt::getBoolValue</a></div><div class="ttdeci">bool getBoolValue() const</div><div class="ttdoc">Convert APInt to a boolean value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00482">APInt.h:482</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8cpp_html_afd5d5e7829e1074a62378885c7aecf6e"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#afd5d5e7829e1074a62378885c7aecf6e">createX86MCRelocationInfo</a></div><div class="ttdeci">static MCRelocationInfo * createX86MCRelocationInfo(const Triple &amp;TheTriple, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00378">X86MCTargetDesc.cpp:378</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a5fc23559f17bbe5ff83ec0fed0a5fdcf"><div class="ttname"><a href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">llvm::Triple::getArch</a></div><div class="ttdeci">ArchType getArch() const</div><div class="ttdoc">getArch - Get the parsed architecture type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00297">Triple.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ad183dc79953e350b769b1dcfda4f0f1c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(MCRegister Reg) const</div><div class="ttdoc">contains - Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00067">MCRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html">llvm::MCInstrAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00027">MCInstrAnalysis.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_afdd0d3d27ef11fd6ad21da63c3979d77"><div class="ttname"><a href="classllvm_1_1Triple.html#afdd0d3d27ef11fd6ad21da63c3979d77">llvm::Triple::isWindowsItaniumEnvironment</a></div><div class="ttdeci">bool isWindowsItaniumEnvironment() const</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00558">Triple.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00031">MCRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a4aff54e7e4562b21d5762a6ca406f9f7"><div class="ttname"><a href="classllvm_1_1Triple.html#a4aff54e7e4562b21d5762a6ca406f9f7">llvm::Triple::isWindowsCoreCLREnvironment</a></div><div class="ttdeci">bool isWindowsCoreCLREnvironment() const</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00554">Triple.h:554</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00034">X86BaseInfo.h:34</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8cpp_html_ab8a27d7434d16d6a3beb7f51f112a6af"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#ab8a27d7434d16d6a3beb7f51f112a6af">createX86MCAsmInfo</a></div><div class="ttdeci">static MCAsmInfo * createX86MCAsmInfo(const MCRegisterInfo &amp;MRI, const Triple &amp;TheTriple, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00322">X86MCTargetDesc.cpp:322</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="X86ATTInstPrinter_8h_html"><div class="ttname"><a href="X86ATTInstPrinter_8h.html">X86ATTInstPrinter.h</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a657175eb945f907a0a871a07f18f26aa"><div class="ttname"><a href="namespacellvm.html#a657175eb945f907a0a871a07f18f26aa">llvm::createMCRelocationInfo</a></div><div class="ttdeci">MCRelocationInfo * createMCRelocationInfo(const Triple &amp;TT, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCRelocationInfo_8cpp_source.html#l00027">MCRelocationInfo.cpp:27</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00075">MCInst.h:75</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a158db359a78dc87d4f7b2e96585b78ae"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a158db359a78dc87d4f7b2e96585b78ae">llvm::TargetRegistry::RegisterMCAsmBackend</a></div><div class="ttdeci">static void RegisterMCAsmBackend(Target &amp;T, Target::MCAsmBackendCtorTy Fn)</div><div class="ttdoc">RegisterMCAsmBackend - Register a MCAsmBackend implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00778">TargetRegistry.h:778</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8h_html"><div class="ttname"><a href="X86MCTargetDesc_8h.html">X86MCTargetDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86ELFMCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1X86ELFMCAsmInfo.html">llvm::X86ELFMCAsmInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00038">X86MCAsmInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a638a56bb5f6e95769be4299d90076855"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a638a56bb5f6e95769be4299d90076855">llvm::MCInstrDesc::getImplicitDefs</a></div><div class="ttdeci">const MCPhysReg * getImplicitDefs() const</div><div class="ttdoc">Return a list of registers that are potentially written by any instance of this machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00588">MCInstrDesc.h:588</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MCCFIInstruction_html_a7914e845a8171a2e975cb6a8122d166c"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#a7914e845a8171a2e975cb6a8122d166c">llvm::MCCFIInstruction::createDefCfa</a></div><div class="ttdeci">static MCCFIInstruction createDefCfa(MCSymbol *L, unsigned Register, int Offset)</div><div class="ttdoc">.cfi_def_cfa defines a rule for computing CFA as: take address from Register and add Offset to it...</div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00480">MCDwarf.h:480</a></div></div>
<div class="ttc" id="classllvm_1_1X86MCAsmInfoMicrosoft_html"><div class="ttname"><a href="classllvm_1_1X86MCAsmInfoMicrosoft.html">llvm::X86MCAsmInfoMicrosoft</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00045">X86MCAsmInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ad08a70c5c39a83a86528e4cd6ef66a16"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">llvm::MCRegisterInfo::mapLLVMRegToSEHReg</a></div><div class="ttdeci">void mapLLVMRegToSEHReg(MCRegister LLVMReg, int SEHReg)</div><div class="ttdoc">mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00420">MCRegisterInfo.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_ad26d74f7a49154af0b73be4e105d361b"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#ad26d74f7a49154af0b73be4e105d361b">llvm::MCInstrAnalysis::Info</a></div><div class="ttdeci">const MCInstrInfo * Info</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00031">MCInstrAnalysis.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis_html"><div class="ttname"><a href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">llvm::X86_MC::X86MCInstrAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00387">X86MCTargetDesc.cpp:387</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a518d09ad3fe41943c92e577a98fe374c"><div class="ttname"><a href="classllvm_1_1MCInst.html#a518d09ad3fe41943c92e577a98fe374c">llvm::MCInst::getFlags</a></div><div class="ttdeci">unsigned getFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00175">MCInst.h:175</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">llvm::N86::EBX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="X86MCAsmInfo_8h_html"><div class="ttname"><a href="X86MCAsmInfo_8h.html">X86MCAsmInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a71184a623a8ace5441b7403a23214b82"><div class="ttname"><a href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">llvm::createX86WinCOFFStreamer</a></div><div class="ttdeci">MCStreamer * createX86WinCOFFStreamer(MCContext &amp;C, std::unique_ptr&lt; MCAsmBackend &gt; &amp;&amp;AB, std::unique_ptr&lt; MCObjectWriter &gt; &amp;&amp;OW, std::unique_ptr&lt; MCCodeEmitter &gt; &amp;&amp;CE, bool RelaxAll, bool IncrementalLinkerCompatible)</div><div class="ttdoc">Construct an X86 Windows COFF machine code streamer which will generate PE/COFF format object files...</div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFStreamer_8cpp_source.html#l00063">X86WinCOFFStreamer.cpp:63</a></div></div>
<div class="ttc" id="MCInstrAnalysis_8h_html"><div class="ttname"><a href="MCInstrAnalysis_8h.html">MCInstrAnalysis.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aabbf68ffda7c1a7e440e0003605fea2f"><div class="ttname"><a href="namespacellvm.html#aabbf68ffda7c1a7e440e0003605fea2f">llvm::createX86AsmTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86AsmTargetStreamer(MCStreamer &amp;S, formatted_raw_ostream &amp;OS, MCInstPrinter *InstPrint, bool isVerboseAsm)</div><div class="ttdoc">Implements X86-only directives for assembly emission. </div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00445">X86WinCOFFTargetStreamer.cpp:445</a></div></div>
<div class="ttc" id="classllvm_1_1MCRelocationInfo_html"><div class="ttname"><a href="classllvm_1_1MCRelocationInfo.html">llvm::MCRelocationInfo</a></div><div class="ttdoc">Create MCExprs from relocations found in an object file. </div><div class="ttdef"><b>Definition:</b> <a href="MCRelocationInfo_8h_source.html#l00024">MCRelocationInfo.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARCISD_html_a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007"><div class="ttname"><a href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">llvm::ARCISD::BL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8h_source.html#l00034">ARCISelLowering.h:34</a></div></div>
<div class="ttc" id="MCDwarf_8h_html"><div class="ttname"><a href="MCDwarf_8h.html">MCDwarf.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_af0baab1b1dfea49cbffeb8727aebd429"><div class="ttname"><a href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">llvm::X86II::getOperandBias</a></div><div class="ttdeci">unsigned getOperandBias(const MCInstrDesc &amp;Desc)</div><div class="ttdoc">Compute whether all of the def operands are repeated in the uses and therefore should be skipped...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00975">X86BaseInfo.h:975</a></div></div>
<div class="ttc" id="Host_8h_html"><div class="ttname"><a href="Host_8h.html">Host.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00546">MCRegisterInfo.h:546</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a444e46ff0a17a6c9480eb151bd42c9bc"><div class="ttname"><a href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">llvm::Triple::isOSBinFormatMachO</a></div><div class="ttdeci">bool isOSBinFormatMachO() const</div><div class="ttdoc">Tests whether the environment is MachO. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00634">Triple.h:634</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">llvm::X86::AddrScaleAmt</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00033">X86BaseInfo.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a469331cb6070bffd3354391877547014"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a469331cb6070bffd3354391877547014">llvm::TargetRegistry::RegisterMCSubtargetInfo</a></div><div class="ttdeci">static void RegisterMCSubtargetInfo(Target &amp;T, Target::MCSubtargetInfoCtorFnTy Fn)</div><div class="ttdoc">RegisterMCSubtargetInfo - Register a MCSubtargetInfo implementation for the given target...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00751">TargetRegistry.h:751</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a4fb8d8db91a731340d7ce8dd79af8a70"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a4fb8d8db91a731340d7ce8dd79af8a70">llvm::TargetRegistry::RegisterObjectTargetStreamer</a></div><div class="ttdeci">static void RegisterObjectTargetStreamer(Target &amp;T, Target::ObjectTargetStreamerCtorTy Fn)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00875">TargetRegistry.h:875</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_aa5b6d53d4d395212de61c07ab37fe6cd"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#aa5b6d53d4d395212de61c07ab37fe6cd">llvm::X86_MC::findX86_64PltEntries</a></div><div class="ttdeci">static std::vector&lt; std::pair&lt; uint64_t, uint64_t &gt; &gt; findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef&lt; uint8_t &gt; PltContents)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00491">X86MCTargetDesc.cpp:491</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_aab4ee03ca6b2da653029520515a0491e"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">llvm::ArrayRef::data</a></div><div class="ttdeci">const T * data() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00155">ArrayRef.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1DWARFFlavour_html_ad6240a055514ad28405777bd3239a621a529ca38d33e9ba250143e21df7effe94"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a529ca38d33e9ba250143e21df7effe94">llvm::DWARFFlavour::X86_32_DarwinEH</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00042">X86MCTargetDesc.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_ae5725b4767b5ffa093fcf5c21fc2bb27"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">llvm::X86_MC::createX86MCSubtargetInfo</a></div><div class="ttdeci">MCSubtargetInfo * createX86MCSubtargetInfo(const Triple &amp;TT, StringRef CPU, StringRef FS)</div><div class="ttdoc">Create a X86 MCSubtargetInfo instance. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00290">X86MCTargetDesc.cpp:290</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba6bfb2e744793a1d413a8890afedb2503"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6bfb2e744793a1d413a8890afedb2503">llvm::X86II::XOP</a></div><div class="ttdoc">XOP - Opcode prefix used by XOP instructions. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00845">X86BaseInfo.h:845</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis_html_a30afb4df0a0c97cec2ef9ffce01a8b9a"><div class="ttname"><a href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a30afb4df0a0c97cec2ef9ffce01a8b9a">llvm::X86_MC::X86MCInstrAnalysis::evaluateMemoryOperandAddress</a></div><div class="ttdeci">Optional&lt; uint64_t &gt; evaluateMemoryOperandAddress(const MCInst &amp;Inst, uint64_t Addr, uint64_t Size) const override</div><div class="ttdoc">Given an instruction tries to get the address of a memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00522">X86MCTargetDesc.cpp:522</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_a0456a5b5fb7d2743d6852e8bba806c7d"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#a0456a5b5fb7d2743d6852e8bba806c7d">llvm::MCAsmInfo::addInitialFrameState</a></div><div class="ttdeci">void addInitialFrameState(const MCCFIInstruction &amp;Inst)</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8cpp_source.html#l00073">MCAsmInfo.cpp:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a85bf92f849a9d2d11f112747b93cb2ae"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">llvm::X86_MC::initLLVMToSEHAndCVRegMapping</a></div><div class="ttdeci">void initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00077">X86MCTargetDesc.cpp:77</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8cpp_html_a1ab6059a5b18b48d716feaa54087ccfc"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a1ab6059a5b18b48d716feaa54087ccfc">LLVMInitializeX86TargetMC</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeX86TargetMC()</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00555">X86MCTargetDesc.cpp:555</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa8fed367c46e025e4269e9725a94391b6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa8fed367c46e025e4269e9725a94391b6">llvm::X86::AddrSegmentReg</a></div><div class="ttdoc">AddrSegmentReg - The operand # of the segment in the memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00038">X86BaseInfo.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">llvm::AArch64CC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00250">AArch64BaseInfo.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="namespacellvm_html_a7510cdb641954d5eca96ba44129a0737"><div class="ttname"><a href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">llvm::array_lengthof</a></div><div class="ttdeci">constexpr size_t array_lengthof(T(&amp;)[N])</div><div class="ttdoc">Find the length of an array. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01027">STLExtras.h:1027</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a2e06603b238d255bf8d182eaa9e18c7a"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a2e06603b238d255bf8d182eaa9e18c7a">llvm::TargetRegistry::RegisterMCCodeEmitter</a></div><div class="ttdeci">static void RegisterMCCodeEmitter(Target &amp;T, Target::MCCodeEmitterCtorTy Fn)</div><div class="ttdoc">RegisterMCCodeEmitter - Register a MCCodeEmitter implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00844">TargetRegistry.h:844</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a6beb910ab0112de8679b6d2703351384"><div class="ttname"><a href="classllvm_1_1Triple.html#a6beb910ab0112de8679b6d2703351384">llvm::Triple::getEnvironment</a></div><div class="ttdeci">EnvironmentType getEnvironment() const</div><div class="ttdoc">getEnvironment - Get the parsed environment type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00315">Triple.h:315</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="Compiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00130">Compiler.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00250">MCInstrDesc.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1X86ATTInstPrinter_html"><div class="ttname"><a href="classllvm_1_1X86ATTInstPrinter.html">llvm::X86ATTInstPrinter</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ATTInstPrinter_8h_source.html#l00020">X86ATTInstPrinter.h:20</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a0be8ffbacd90d86a1c1f27a032e2265e"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a0be8ffbacd90d86a1c1f27a032e2265e">llvm::TargetRegistry::RegisterMCRegInfo</a></div><div class="ttdeci">static void RegisterMCRegInfo(Target &amp;T, Target::MCRegInfoCtorFnTy Fn)</div><div class="ttdoc">RegisterMCRegInfo - Register a MCRegisterInfo implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00738">TargetRegistry.h:738</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a145fccafbd4d3bb9ff459092d5a5616b"><div class="ttname"><a href="classllvm_1_1Triple.html#a145fccafbd4d3bb9ff459092d5a5616b">llvm::Triple::isOSCygMing</a></div><div class="ttdeci">bool isOSCygMing() const</div><div class="ttdoc">Tests for either Cygwin or MinGW OS. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00571">Triple.h:571</a></div></div>
<div class="ttc" id="namespacellvm_1_1codeview_html_a18efaabef8a962bb9f48589ec97b5be9"><div class="ttname"><a href="namespacellvm_1_1codeview.html#a18efaabef8a962bb9f48589ec97b5be9">llvm::codeview::RegisterId</a></div><div class="ttdeci">RegisterId</div><div class="ttdef"><b>Definition:</b> <a href="CodeView_8h_source.html#l00514">CodeView.h:514</a></div></div>
<div class="ttc" id="namespacellvm_1_1DWARFFlavour_html_ad6240a055514ad28405777bd3239a621a47a98b5535026debf4229e5cdbfbaaf1"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a47a98b5535026debf4229e5cdbfbaaf1">llvm::DWARFFlavour::X86_64</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00042">X86MCTargetDesc.h:42</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8cpp_html_a3d86da8092b926b104fc2b78996ec577"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a3d86da8092b926b104fc2b78996ec577">createX86MCInstrInfo</a></div><div class="ttdeci">static MCInstrInfo * createX86MCInstrInfo()</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00304">X86MCTargetDesc.cpp:304</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstPrinter_html"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html">llvm::MCInstPrinter</a></div><div class="ttdoc">This is an instance of a target assembly language printer that converts an MCInst to valid target ass...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00042">MCInstPrinter.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">llvm::X86II::EncodingMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00839">X86BaseInfo.h:839</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_abea956a9e4d1526501d68bee93470e53"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#abea956a9e4d1526501d68bee93470e53">llvm::TargetRegistry::RegisterMCInstrInfo</a></div><div class="ttdeci">static void RegisterMCInstrInfo(Target &amp;T, Target::MCInstrInfoCtorFnTy Fn)</div><div class="ttdoc">RegisterMCInstrInfo - Register a MCInstrInfo implementation for the given target. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00718">TargetRegistry.h:718</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1support_1_1endian_html_ae865d5defb8785b365f342375822beaa"><div class="ttname"><a href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">llvm::support::endian::read32le</a></div><div class="ttdeci">uint32_t read32le(const void *P)</div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00383">Endian.h:383</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a76ff7d806e2b0a168f432af4e6ed8eec"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a76ff7d806e2b0a168f432af4e6ed8eec">llvm::X86_MC::findX86PltEntries</a></div><div class="ttdeci">static std::vector&lt; std::pair&lt; uint64_t, uint64_t &gt; &gt; findX86PltEntries(uint64_t PltSectionVA, ArrayRef&lt; uint8_t &gt; PltContents, uint64_t GotPltSectionVA)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00465">X86MCTargetDesc.cpp:465</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1DWARFFlavour_html_ad6240a055514ad28405777bd3239a621a62d2f8cbc59370b03dc64f223493d3f3"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a62d2f8cbc59370b03dc64f223493d3f3">llvm::DWARFFlavour::X86_32_Generic</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00042">X86MCTargetDesc.h:42</a></div></div>
<div class="ttc" id="namespacellvm_html_a35832c1b6a34093b01da33c2501a22ed"><div class="ttname"><a href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">llvm::getTheX86_32Target</a></div><div class="ttdeci">Target &amp; getTheX86_32Target()</div><div class="ttdef"><b>Definition:</b> <a href="X86TargetInfo_8cpp_source.html#l00013">X86TargetInfo.cpp:13</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241">llvm::X86II::EVEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00851">X86BaseInfo.h:851</a></div></div>
<div class="ttc" id="structllvm_1_1X86__64MCAsmInfoDarwin_html"><div class="ttname"><a href="structllvm_1_1X86__64MCAsmInfoDarwin.html">llvm::X86_64MCAsmInfoDarwin</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00031">X86MCAsmInfo.h:31</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a5c25db35754b1e2c9df08e429b0b9a7d"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">llvm::X86_MC::hasLockPrefix</a></div><div class="ttdeci">bool hasLockPrefix(const MCInst &amp;MI)</div><div class="ttdoc">Returns true if this instruction has a LOCK prefix. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00073">X86MCTargetDesc.cpp:73</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html_a7786079d68053a4fca950b7dfb757944"><div class="ttname"><a href="classllvm_1_1MCRegister.html#a7786079d68053a4fca950b7dfb757944">llvm::MCRegister::id</a></div><div class="ttdeci">unsigned id() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00067">MCRegister.h:67</a></div></div>
<div class="ttc" id="structRegisterMCAsmInfoFn_html"><div class="ttname"><a href="structRegisterMCAsmInfoFn.html">RegisterMCAsmInfoFn</a></div><div class="ttdoc">RegisterMCAsmInfoFn - Helper template for registering a target assembly info implementation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00966">TargetRegistry.h:966</a></div></div>
<div class="ttc" id="classllvm_1_1X86MCAsmInfoGNUCOFF_html"><div class="ttname"><a href="classllvm_1_1X86MCAsmInfoGNUCOFF.html">llvm::X86MCAsmInfoGNUCOFF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00052">X86MCAsmInfo.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_afaad35464035e4f3cce37074ecb9698e"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#afaad35464035e4f3cce37074ecb9698e">llvm::TargetRegistry::RegisterMCRelocationInfo</a></div><div class="ttdeci">static void RegisterMCRelocationInfo(Target &amp;T, Target::MCRelocationInfoCtorTy Fn)</div><div class="ttdoc">RegisterMCRelocationInfo - Register an MCRelocationInfo implementation for the given target...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00889">TargetRegistry.h:889</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8cpp_html_a1121480fb19727e8747e967407543596"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a1121480fb19727e8747e967407543596">createX86MCInstrAnalysis</a></div><div class="ttdeci">static MCInstrAnalysis * createX86MCInstrAnalysis(const MCInstrInfo *Info)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00550">X86MCTargetDesc.cpp:550</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_aed5b9fcccfe88a419343c80064d44d74"><div class="ttname"><a href="classllvm_1_1Triple.html#aed5b9fcccfe88a419343c80064d44d74">llvm::Triple::isWindowsMSVCEnvironment</a></div><div class="ttdeci">bool isWindowsMSVCEnvironment() const</div><div class="ttdoc">Checks if the environment could be MSVC. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00549">Triple.h:549</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCTargetOptions_html"><div class="ttname"><a href="classllvm_1_1MCTargetOptions.html">llvm::MCTargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetOptions_8h_source.html#l00034">MCTargetOptions.h:34</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8cpp_html_aea965f23b7966ff0ee496c38d57b9d08"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#aea965f23b7966ff0ee496c38d57b9d08">createX86MCInstPrinter</a></div><div class="ttdeci">static MCInstPrinter * createX86MCInstPrinter(const Triple &amp;T, unsigned SyntaxVariant, const MCAsmInfo &amp;MAI, const MCInstrInfo &amp;MII, const MCRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00366">X86MCTargetDesc.cpp:366</a></div></div>
<div class="ttc" id="namespacellvm_html_ae6431492d4966df0bafe4680216f76b7"><div class="ttname"><a href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">llvm::getTheX86_64Target</a></div><div class="ttdeci">Target &amp; getTheX86_64Target()</div><div class="ttdef"><b>Definition:</b> <a href="X86TargetInfo_8cpp_source.html#l00017">X86TargetInfo.cpp:17</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00999">X86Disassembler.cpp:999</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab9fbd0d154ab99458acf91eb9add02f4"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">llvm::MCRegisterInfo::getRegClass</a></div><div class="ttdeci">const MCRegisterClass &amp; getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00536">MCRegisterInfo.h:536</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_ad571a5a542b484586224d3a8df631646"><div class="ttname"><a href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">llvm::X86II::getMemoryOperandNo</a></div><div class="ttdeci">int getMemoryOperandNo(uint64_t TSFlags)</div><div class="ttdoc">The function returns the MCInst operand # for the first field of the memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l01015">X86BaseInfo.h:1015</a></div></div>
<div class="ttc" id="X86BaseInfo_8h_html"><div class="ttname"><a href="X86BaseInfo_8h.html">X86BaseInfo.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:01 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
