Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Aug 14 12:17:44 2025
| Host         : c011-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_shell_timing_summary_routed.rpt -pb vga_test_shell_timing_summary_routed.pb -rpx vga_test_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test_shell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.053        0.000                      0                   44        0.194        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.053        0.000                      0                   44        0.194        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.959ns (27.707%)  route 2.502ns (72.293%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.513     8.615    controller/vscan_counter0
    SLICE_X3Y37          FDRE                                         r  controller/vscan_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.515    14.856    controller/CLK
    SLICE_X3Y37          FDRE                                         r  controller/vscan_counter_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.412    14.669    controller/vscan_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.959ns (27.707%)  route 2.502ns (72.293%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.513     8.615    controller/vscan_counter0
    SLICE_X3Y37          FDRE                                         r  controller/vscan_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.515    14.856    controller/CLK
    SLICE_X3Y37          FDRE                                         r  controller/vscan_counter_reg[9]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.412    14.669    controller/vscan_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.959ns (27.862%)  route 2.483ns (72.138%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.494     8.596    controller/vscan_counter0
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    controller/CLK
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[2]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.412    14.680    controller/vscan_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.959ns (27.862%)  route 2.483ns (72.138%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.494     8.596    controller/vscan_counter0
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    controller/CLK
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[3]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.412    14.680    controller/vscan_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.959ns (27.862%)  route 2.483ns (72.138%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.494     8.596    controller/vscan_counter0
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    controller/CLK
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[4]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.412    14.680    controller/vscan_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.959ns (27.862%)  route 2.483ns (72.138%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.494     8.596    controller/vscan_counter0
    SLICE_X4Y37          FDRE                                         r  controller/vscan_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    controller/CLK
    SLICE_X4Y37          FDRE                                         r  controller/vscan_counter_reg[8]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.412    14.680    controller/vscan_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.959ns (28.980%)  route 2.350ns (71.020%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.361     8.463    controller/vscan_counter0
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    controller/CLK
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[1]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y37          FDRE (Setup_fdre_C_CE)      -0.376    14.716    controller/vscan_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.959ns (28.980%)  route 2.350ns (71.020%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.361     8.463    controller/vscan_counter0
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    controller/CLK
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[5]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y37          FDRE (Setup_fdre_C_CE)      -0.376    14.716    controller/vscan_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.959ns (28.980%)  route 2.350ns (71.020%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.361     8.463    controller/vscan_counter0
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    controller/CLK
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[6]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y37          FDRE (Setup_fdre_C_CE)      -0.376    14.716    controller/vscan_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 controller/hscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.959ns (28.980%)  route 2.350ns (71.020%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  controller/hscan_counter_reg[3]/Q
                         net (fo=18, routed)          0.888     6.461    controller/pixel_x[3]
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.299     6.760 r  controller/hscan_counter[5]_i_2/O
                         net (fo=2, routed)           0.666     7.426    controller/hscan_counter[5]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.550 f  controller/hscan_counter[8]_i_2/O
                         net (fo=2, routed)           0.436     7.985    controller/hscan_counter[8]_i_2_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.117     8.102 r  controller/vscan_counter[9]_i_1/O
                         net (fo=10, routed)          0.361     8.463    controller/vscan_counter0
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    controller/CLK
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[7]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y37          FDRE (Setup_fdre_C_CE)      -0.376    14.716    controller/vscan_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 controller/hscan_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/hscan_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.060%)  route 0.121ns (38.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  controller/hscan_counter_reg[0]/Q
                         net (fo=10, routed)          0.121     1.736    controller/pixel_x[0]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.049     1.785 r  controller/hscan_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    controller/hscan_counter[1]
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     1.989    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[1]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.104     1.591    controller/hscan_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 controller/vscan_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.709%)  route 0.160ns (46.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    controller/CLK
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  controller/vscan_counter_reg[4]/Q
                         net (fo=9, routed)           0.160     1.774    controller/pixel_y[4]
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.045     1.819 r  controller/vscan_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    controller/vscan_counter[6]
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    controller/CLK
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.121     1.609    controller/vscan_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 controller/vscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.358%)  route 0.183ns (49.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    controller/CLK
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  controller/vscan_counter_reg[3]/Q
                         net (fo=10, routed)          0.183     1.797    controller/pixel_y[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  controller/vscan_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.842    controller/vscan_counter[5]
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    controller/CLK
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[5]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120     1.608    controller/vscan_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 controller/vscan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.819%)  route 0.187ns (50.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    controller/CLK
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  controller/vscan_counter_reg[3]/Q
                         net (fo=10, routed)          0.187     1.801    controller/pixel_y[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  controller/vscan_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.846    controller/vscan_counter[7]
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    controller/CLK
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[7]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.121     1.609    controller/vscan_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 controller/hscan_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/hscan_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.055%)  route 0.146ns (43.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  controller/hscan_counter_reg[5]/Q
                         net (fo=24, routed)          0.146     1.761    controller/pixel_x[5]
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  controller/hscan_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    controller/hscan_counter[5]
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     1.989    controller/CLK
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[5]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.092     1.566    controller/hscan_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 controller/vscan_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.206%)  route 0.217ns (53.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.475    controller/CLK
    SLICE_X3Y37          FDRE                                         r  controller/vscan_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  controller/vscan_counter_reg[0]/Q
                         net (fo=11, routed)          0.217     1.833    controller/pixel_y[0]
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  controller/vscan_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    controller/vscan_counter[1]
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    controller/CLK
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[1]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.121     1.630    controller/vscan_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 controller/vscan_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.406%)  route 0.190ns (50.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.475    controller/CLK
    SLICE_X3Y37          FDRE                                         r  controller/vscan_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  controller/vscan_counter_reg[0]/Q
                         net (fo=11, routed)          0.190     1.807    controller/pixel_y[0]
    SLICE_X5Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.852 r  controller/vscan_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    controller/vscan_counter[2]
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    controller/CLK
    SLICE_X5Y37          FDRE                                         r  controller/vscan_counter_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.091     1.600    controller/vscan_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 controller/hscan_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/hscan_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  controller/hscan_counter_reg[0]/Q
                         net (fo=10, routed)          0.179     1.795    controller/pixel_x[0]
    SLICE_X5Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  controller/hscan_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    controller/hscan_counter[0]
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     1.989    controller/CLK
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.091     1.565    controller/hscan_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 controller/vscan_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/vscan_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.035%)  route 0.227ns (54.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    controller/CLK
    SLICE_X4Y37          FDRE                                         r  controller/vscan_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  controller/vscan_counter_reg[8]/Q
                         net (fo=12, routed)          0.227     1.841    controller/pixel_y[8]
    SLICE_X3Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.886 r  controller/vscan_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    controller/vscan_counter[0]
    SLICE_X3Y37          FDRE                                         r  controller/vscan_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     1.989    controller/CLK
    SLICE_X3Y37          FDRE                                         r  controller/vscan_counter_reg[0]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092     1.603    controller/vscan_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 controller/hscan_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/hscan_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.189ns (44.106%)  route 0.240ns (55.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  controller/hscan_counter_reg[0]/Q
                         net (fo=10, routed)          0.240     1.855    controller/pixel_x[0]
    SLICE_X3Y39          LUT5 (Prop_lut5_I4_O)        0.048     1.903 r  controller/hscan_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.903    controller/hscan_counter[4]
    SLICE_X3Y39          FDRE                                         r  controller/hscan_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     1.991    controller/CLK
    SLICE_X3Y39          FDRE                                         r  controller/hscan_counter_reg[4]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.618    controller/hscan_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_port_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38    controller/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38    controller/clk_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38    controller/clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38    controller/clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39    controller/hscan_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    controller/hscan_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    controller/hscan_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    controller/hscan_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    controller/hscan_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    controller/hscan_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    controller/hscan_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    controller/clk_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    controller/hscan_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    controller/hscan_counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/hscan_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.576ns  (logic 4.712ns (44.560%)  route 5.863ns (55.440%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  controller/hscan_counter_reg[7]/Q
                         net (fo=24, routed)          1.022     6.630    controller/pixel_x[7]
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.152     6.782 r  controller/red_OBUF[3]_inst_i_14/O
                         net (fo=7, routed)           1.094     7.876    controller/red_OBUF[3]_inst_i_14_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.326     8.202 f  controller/red_OBUF[3]_inst_i_19/O
                         net (fo=4, routed)           0.854     9.056    controller/red_OBUF[3]_inst_i_19_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     9.180 r  controller/red_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.973    10.153    controller/red_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.124    10.277 r  controller/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.919    12.196    green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    15.727 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.727    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 4.917ns (46.597%)  route 5.636ns (53.403%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  controller/hscan_counter_reg[7]/Q
                         net (fo=24, routed)          1.022     6.630    controller/pixel_x[7]
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.152     6.782 r  controller/red_OBUF[3]_inst_i_14/O
                         net (fo=7, routed)           1.094     7.876    controller/red_OBUF[3]_inst_i_14_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.326     8.202 f  controller/red_OBUF[3]_inst_i_19/O
                         net (fo=4, routed)           0.626     8.828    controller/red_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.952 r  controller/red_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           1.026     9.978    controller/red_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.152    10.130 r  controller/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.867    11.997    green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.707    15.704 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.704    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.526ns  (logic 4.933ns (46.864%)  route 5.593ns (53.136%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  controller/hscan_counter_reg[7]/Q
                         net (fo=24, routed)          1.022     6.630    controller/pixel_x[7]
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.152     6.782 r  controller/red_OBUF[3]_inst_i_14/O
                         net (fo=7, routed)           1.094     7.876    controller/red_OBUF[3]_inst_i_14_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.326     8.202 f  controller/red_OBUF[3]_inst_i_19/O
                         net (fo=4, routed)           0.626     8.828    controller/red_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.952 r  controller/red_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           1.026     9.978    controller/red_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.152    10.130 r  controller/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.824    11.954    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    15.677 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.677    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.473ns  (logic 4.915ns (46.932%)  route 5.558ns (53.068%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  controller/hscan_counter_reg[7]/Q
                         net (fo=24, routed)          1.022     6.630    controller/pixel_x[7]
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.152     6.782 f  controller/red_OBUF[3]_inst_i_14/O
                         net (fo=7, routed)           1.163     7.944    controller/red_OBUF[3]_inst_i_14_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     8.270 f  controller/blue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.806     9.076    controller/blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I2_O)        0.152     9.228 r  controller/blue_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.700     9.929    controller/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.326    10.255 r  controller/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.867    12.121    blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.625 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.625    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.464ns  (logic 4.907ns (46.895%)  route 5.557ns (53.105%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  controller/hscan_counter_reg[7]/Q
                         net (fo=24, routed)          1.022     6.630    controller/pixel_x[7]
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.152     6.782 f  controller/red_OBUF[3]_inst_i_14/O
                         net (fo=7, routed)           1.163     7.944    controller/red_OBUF[3]_inst_i_14_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     8.270 f  controller/blue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.806     9.076    controller/blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I2_O)        0.152     9.228 r  controller/blue_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.700     9.929    controller/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.326    10.255 r  controller/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.866    12.120    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.616 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.616    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.337ns  (logic 4.471ns (43.250%)  route 5.866ns (56.750%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  controller/hscan_counter_reg[5]/Q
                         net (fo=24, routed)          1.243     6.853    controller/pixel_x[5]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.977 f  controller/red_OBUF[3]_inst_i_25/O
                         net (fo=2, routed)           1.110     8.087    controller/red_OBUF[3]_inst_i_25_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.211 f  controller/red_OBUF[3]_inst_i_16/O
                         net (fo=2, routed)           0.512     8.723    controller/red_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.847 r  controller/red_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           1.137     9.983    controller/red_OBUF[2]_inst_i_7_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.124    10.107 r  controller/blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865    11.973    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.491 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.491    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.318ns  (logic 4.937ns (47.845%)  route 5.381ns (52.155%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  controller/hscan_counter_reg[7]/Q
                         net (fo=24, routed)          1.022     6.630    controller/pixel_x[7]
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.152     6.782 f  controller/red_OBUF[3]_inst_i_14/O
                         net (fo=7, routed)           1.163     7.944    controller/red_OBUF[3]_inst_i_14_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     8.270 f  controller/blue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.806     9.076    controller/blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I2_O)        0.152     9.228 r  controller/blue_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.666     9.894    controller/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.326    10.220 r  controller/blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.725    11.945    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.469 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.469    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.289ns  (logic 4.476ns (43.503%)  route 5.813ns (56.497%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    controller/CLK
    SLICE_X5Y39          FDRE                                         r  controller/hscan_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  controller/hscan_counter_reg[5]/Q
                         net (fo=24, routed)          1.243     6.853    controller/pixel_x[5]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.977 f  controller/red_OBUF[3]_inst_i_25/O
                         net (fo=2, routed)           1.110     8.087    controller/red_OBUF[3]_inst_i_25_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.211 f  controller/red_OBUF[3]_inst_i_16/O
                         net (fo=2, routed)           0.512     8.723    controller/red_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.847 r  controller/red_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           1.262    10.109    controller/red_OBUF[2]_inst_i_7_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.233 r  controller/red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686    11.919    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.443 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.443    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.262ns  (logic 4.684ns (45.648%)  route 5.578ns (54.352%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  controller/hscan_counter_reg[7]/Q
                         net (fo=24, routed)          1.022     6.630    controller/pixel_x[7]
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.152     6.782 r  controller/red_OBUF[3]_inst_i_14/O
                         net (fo=7, routed)           1.094     7.876    controller/red_OBUF[3]_inst_i_14_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.326     8.202 f  controller/red_OBUF[3]_inst_i_19/O
                         net (fo=4, routed)           0.854     9.056    controller/red_OBUF[3]_inst_i_19_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     9.180 r  controller/red_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.733     9.913    controller/red_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124    10.037 r  controller/red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.874    11.911    red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.414 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.414    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.204ns  (logic 4.706ns (46.118%)  route 5.498ns (53.882%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  controller/hscan_counter_reg[7]/Q
                         net (fo=24, routed)          1.022     6.630    controller/pixel_x[7]
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.152     6.782 r  controller/red_OBUF[3]_inst_i_14/O
                         net (fo=7, routed)           1.094     7.876    controller/red_OBUF[3]_inst_i_14_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.326     8.202 f  controller/red_OBUF[3]_inst_i_19/O
                         net (fo=4, routed)           0.626     8.828    controller/red_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.952 r  controller/red_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           1.026     9.978    controller/red_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124    10.102 r  controller/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.729    11.831    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.355 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.355    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/hscan_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.384ns (71.580%)  route 0.549ns (28.420%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X3Y36          FDRE                                         r  controller/hscan_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  controller/hscan_counter_reg[6]/Q
                         net (fo=21, routed)          0.138     1.753    controller/pixel_x[6]
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  controller/HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     2.210    HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.407 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.407    HS
    P19                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/vscan_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.413ns (70.235%)  route 0.599ns (29.765%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    controller/CLK
    SLICE_X6Y37          FDRE                                         r  controller/vscan_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.637 f  controller/vscan_counter_reg[1]/Q
                         net (fo=10, routed)          0.164     1.801    controller/pixel_y[1]
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  controller/VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.435     2.281    VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.486 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.486    VS
    R19                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.462ns (65.442%)  route 0.772ns (34.558%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X4Y38          FDRE                                         r  controller/hscan_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  controller/hscan_counter_reg[8]/Q
                         net (fo=25, routed)          0.159     1.774    controller/pixel_x[8]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.819 f  controller/red_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.180     1.999    controller/red_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I0_O)        0.045     2.044 r  controller/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.477    green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.709 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.709    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.435ns (63.157%)  route 0.837ns (36.843%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X4Y38          FDRE                                         r  controller/hscan_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  controller/hscan_counter_reg[8]/Q
                         net (fo=25, routed)          0.159     1.774    controller/pixel_x[8]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.819 f  controller/red_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.266     2.085    controller/red_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  controller/red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.542    red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.746 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.746    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.502ns (65.636%)  route 0.786ns (34.364%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  controller/hscan_counter_reg[1]/Q
                         net (fo=11, routed)          0.183     1.798    controller/pixel_x[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  controller/red_OBUF[3]_inst_i_19/O
                         net (fo=4, routed)           0.117     1.960    controller/red_OBUF[3]_inst_i_19_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I0_O)        0.045     2.005 r  controller/blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.135     2.140    controller/blue_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.045     2.185 r  controller/blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.352     2.536    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.762 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.762    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.496ns (63.530%)  route 0.859ns (36.470%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  controller/hscan_counter_reg[1]/Q
                         net (fo=11, routed)          0.185     1.800    controller/pixel_x[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.045     1.845 f  controller/red_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.104     1.949    controller/red_OBUF[2]_inst_i_14_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.045     1.994 f  controller/red_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.165     2.158    controller/red_OBUF[2]_inst_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I4_O)        0.045     2.203 r  controller/blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.609    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.829 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.829    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.506ns (63.507%)  route 0.865ns (36.493%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  controller/hscan_counter_reg[1]/Q
                         net (fo=11, routed)          0.183     1.798    controller/pixel_x[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.843 f  controller/red_OBUF[3]_inst_i_19/O
                         net (fo=4, routed)           0.130     1.973    controller/red_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.045     2.018 r  controller/red_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.224     2.242    controller/red_OBUF[2]_inst_i_7_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I1_O)        0.045     2.287 r  controller/green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.616    green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.846 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.846    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.501ns (62.956%)  route 0.883ns (37.044%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    controller/CLK
    SLICE_X4Y39          FDRE                                         r  controller/hscan_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  controller/hscan_counter_reg[1]/Q
                         net (fo=11, routed)          0.185     1.800    controller/pixel_x[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.045     1.845 f  controller/red_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.104     1.949    controller/red_OBUF[2]_inst_i_14_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.045     1.994 f  controller/red_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.243     2.237    controller/red_OBUF[2]_inst_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  controller/red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.633    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.858 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.858    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.473ns (60.733%)  route 0.952ns (39.267%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  controller/hscan_counter_reg[9]/Q
                         net (fo=22, routed)          0.230     1.843    controller/pixel_x[9]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.888 f  controller/red_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.138     2.026    controller/red_OBUF[3]_inst_i_8_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I4_O)        0.045     2.071 r  controller/blue_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.165     2.236    controller/blue_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I0_O)        0.045     2.281 r  controller/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.419     2.700    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.897 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.897    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/hscan_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.481ns (60.812%)  route 0.954ns (39.188%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    controller/CLK
    SLICE_X4Y36          FDRE                                         r  controller/hscan_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  controller/hscan_counter_reg[9]/Q
                         net (fo=22, routed)          0.230     1.843    controller/pixel_x[9]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.888 f  controller/red_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.138     2.026    controller/red_OBUF[3]_inst_i_8_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I4_O)        0.045     2.071 r  controller/blue_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.165     2.236    controller/blue_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I0_O)        0.045     2.281 r  controller/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.421     2.702    blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.907 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.907    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





