# 0.13μm CMOS Logic Process Flow  
（0.13μm CMOSロジックプロセス工程フロー）

## Overview / 概要
This process represents a 0.13μm CMOS logic technology, widely adopted around 2002–2004.  
（本プロセスは2002〜2004年頃に主流となった130nm CMOSロジック技術を表します。）

- Dual Damascene Cu metallization
- Low-k dielectric interlayer
- LDD + Co or Ni salicide
- STI isolation
- 5-6 layer metal stack

## Key Features / 主な特長

| Item | Description | 説明 |
|------|-------------|------|
| Gate Oxide | ~1.5nm | 高速動作のための極薄酸化膜 |
| Salicide | CoSi₂ or NiSi | ソース・ドレイン抵抗低減 |
| Interconnect | Cu Dual Damascene | 配線遅延の改善 |
| Dielectric | Low-k (~k=2.7–3.0) | 寄生容量の低減 |
| Isolation | STI | 隣接素子の電気的分離 |
| Vdd | 1.2V / 1.0V | 動作電圧低下による低消費電力化 |

## Process Flow Table / プロセスフロー工程表

| No. | Step Name | Mask | Main Process | Description |
|-----|-----------|------|--------------|-------------|
| 1 | P-Well Photo | PWL | Photolithography | Define well region |
| 2 | P-Well Implant |  | B-11 @ 70keV | For NMOS device area |
| 3 | N-Well Photo | NWL | Photolithography | Define N-well region |
| 4 | N-Well Implant |  | P-31 @ 100keV | For PMOS device area |
| 5 | Field Oxide (STI) |  | Oxide Etch & Fill | STI isolation |
| ... | ... | ... | ... | ... |
| 20 | Gate Oxide Growth |  | ~15Å | Ultra-thin gate oxide |
| 21 | Poly Deposition | PLY | LPCVD Poly-Si | Gate electrode |
| 22 | LDD Implant (n+/p+) | LDD1/2 | Tilt Implantation | For short channel control |
| 23 | Sidewall Spacer |  | Oxide/Nitride | LDD separation |
| 24 | S/D Implant | SDE | As+/BF₂+ | Source/Drain region |
| 25 | Salicide Formation |  | Co/Ni deposition + RTA | Self-aligned silicide |
| 26 | ILD Deposition | ILD1 | Low-k (e.g. SiCOH) | Interlayer dielectric |
| 27 | Via Etch | VIA1 | Dual Damascene | Cu via contact |
| 28 | Metal-1 Cu Fill | M1 | ECD Cu + CMP | Copper interconnect |
| ... | Metal-2 to Metal-5 | M2-M5 | Repeat Cu + CMP | |
| 35 | Passivation |  | SiN or SiON | Final protection layer |
| 36 | Pad Opening | PAD | Etch mask | For wire bonding |
| 37 | E-Test |  | Parametric Test | Electrical performance check |

## Supplementary Notes / 補足事項

- Cu配線は**Damascene構造**（配線溝→Cu埋め→CMP）で形成
- 配線層は**Low-k絶縁膜（SiCOH系）**を挿入
- サリサイド材料は**Co→Niへの移行期**
- ゲートリーク対策として**Nitrided Oxide**の併用もあった

## Related Materials / 関連教材リンク

- [0.18μm Logic Process Flow](./0.18um_Logic_ProcessFlow.md)
- [MOS Characteristics and Scaling Limits](../chapter4_mos_characteristics/)

---
