// Seed: 1086942331
module module_0;
  reg id_2;
  reg
      id_3,
      id_4,
      id_5,
      id_6,
      id_7 = id_2,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16;
  always @(posedge id_14 or posedge id_4) begin : LABEL_0
    if (1) id_12 <= id_10;
    else id_6 <= 1;
    @(posedge id_15 or 1) id_5 = 1;
    id_13 = id_1;
    id_14 = id_4;
    id_13 = (1);
  end
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
    , id_7,
    input  tri  id_2,
    input  wire id_3,
    input  wor  id_4,
    input  wor  id_5
);
  module_0 modCall_1 ();
endmodule
