. The digital_RTL architecture is a register-transfer level
description using again a synthesizable subset of VHDL.
These models can be multiclock or even asynchronous
designs and are easily mapped to target libraries. This is
tested with the Design Compiler from Synopsys.