// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module DigitalTop(	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
  input         auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_mbus_fixedClockNode_anon_out_clock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_sbus_fixedClockNode_anon_out_clock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         mem_axi4_0_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mem_axi4_0_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mem_axi4_0_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [31:0] mem_axi4_0_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [7:0]  mem_axi4_0_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [2:0]  mem_axi4_0_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [1:0]  mem_axi4_0_aw_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mem_axi4_0_aw_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mem_axi4_0_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [2:0]  mem_axi4_0_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mem_axi4_0_aw_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mem_axi4_0_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mem_axi4_0_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [63:0] mem_axi4_0_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [7:0]  mem_axi4_0_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mem_axi4_0_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mem_axi4_0_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mem_axi4_0_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [3:0]  mem_axi4_0_b_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [1:0]  mem_axi4_0_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mem_axi4_0_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mem_axi4_0_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mem_axi4_0_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [31:0] mem_axi4_0_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [7:0]  mem_axi4_0_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [2:0]  mem_axi4_0_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [1:0]  mem_axi4_0_ar_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mem_axi4_0_ar_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mem_axi4_0_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [2:0]  mem_axi4_0_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mem_axi4_0_ar_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mem_axi4_0_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mem_axi4_0_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [3:0]  mem_axi4_0_r_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [63:0] mem_axi4_0_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [1:0]  mem_axi4_0_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mem_axi4_0_r_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mmio_axi4_0_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mmio_axi4_0_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mmio_axi4_0_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [29:0] mmio_axi4_0_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [7:0]  mmio_axi4_0_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [2:0]  mmio_axi4_0_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [1:0]  mmio_axi4_0_aw_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mmio_axi4_0_aw_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mmio_axi4_0_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [2:0]  mmio_axi4_0_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mmio_axi4_0_aw_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mmio_axi4_0_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mmio_axi4_0_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [63:0] mmio_axi4_0_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [7:0]  mmio_axi4_0_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mmio_axi4_0_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mmio_axi4_0_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mmio_axi4_0_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [3:0]  mmio_axi4_0_b_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [1:0]  mmio_axi4_0_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mmio_axi4_0_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mmio_axi4_0_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mmio_axi4_0_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [29:0] mmio_axi4_0_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [7:0]  mmio_axi4_0_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [2:0]  mmio_axi4_0_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [1:0]  mmio_axi4_0_ar_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mmio_axi4_0_ar_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mmio_axi4_0_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [2:0]  mmio_axi4_0_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output [3:0]  mmio_axi4_0_ar_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  output        mmio_axi4_0_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mmio_axi4_0_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [3:0]  mmio_axi4_0_r_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [63:0] mmio_axi4_0_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input  [1:0]  mmio_axi4_0_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         mmio_axi4_0_r_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/nodes/SinkNode.scala:76:21]
  input         custom_boot,	// @[generators/testchipip/src/main/scala/boot/CustomBootPin.scala:73:27]
  output        clock_tap	// @[generators/chipyard/src/main/scala/clocking/CanHaveClockTap.scala:23:23]
);

  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_clockTapNode_clock_tap_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _aggregator_auto_out_4_member_cbus_cbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_4_member_cbus_cbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_3_member_mbus_mbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_3_member_mbus_mbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_1_member_pbus_pbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_1_member_pbus_pbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_0_member_sbus_sbus_1_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_0_member_sbus_sbus_1_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_0_member_sbus_sbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_0_member_sbus_sbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  wire        _chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _chipyard_prcictrl_domain_auto_xbar_anon_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _chipyard_prcictrl_domain_auto_xbar_anon_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [2:0]  _chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [2:0]  _chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [2:0]  _chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [63:0] _chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _bank_auto_xbar_anon_in_a_ready;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire        _bank_auto_xbar_anon_in_d_valid;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire [2:0]  _bank_auto_xbar_anon_in_d_bits_opcode;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire [1:0]  _bank_auto_xbar_anon_in_d_bits_param;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire [2:0]  _bank_auto_xbar_anon_in_d_bits_size;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire [3:0]  _bank_auto_xbar_anon_in_d_bits_source;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire        _bank_auto_xbar_anon_in_d_bits_sink;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire        _bank_auto_xbar_anon_in_d_bits_denied;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire [63:0] _bank_auto_xbar_anon_in_d_bits_data;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire        _bank_auto_xbar_anon_in_d_bits_corrupt;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  wire        _bootrom_domain_auto_bootrom_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _bootrom_domain_auto_bootrom_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [1:0]  _bootrom_domain_auto_bootrom_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [6:0]  _bootrom_domain_auto_bootrom_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [63:0] _bootrom_domain_auto_bootrom_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _plic_domain_auto_plic_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _plic_domain_auto_plic_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [2:0]  _plic_domain_auto_plic_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [1:0]  _plic_domain_auto_plic_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [6:0]  _plic_domain_auto_plic_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [63:0] _plic_domain_auto_plic_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _plic_domain_auto_int_in_clock_xing_out_1_sync_0;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _plic_domain_auto_int_in_clock_xing_out_0_sync_0;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _clint_domain_auto_clint_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _clint_domain_auto_clint_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [2:0]  _clint_domain_auto_clint_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [1:0]  _clint_domain_auto_clint_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [6:0]  _clint_domain_auto_clint_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire [63:0] _clint_domain_auto_clint_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _clint_domain_auto_int_in_clock_xing_out_sync_0;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _clint_domain_auto_int_in_clock_xing_out_sync_1;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _clint_domain_clock;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _clint_domain_reset;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  wire        _tileHartIdNexusNode_auto_out;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:75:39]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [7:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_b_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_c_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_e_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  wire        _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [2:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [2:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [2:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [3:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [31:0] _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [7:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [63:0] _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire        _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire        _coh_wrapper_auto_coherent_jbar_anon_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire        _coh_wrapper_auto_coherent_jbar_anon_in_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [1:0]  _coh_wrapper_auto_coherent_jbar_anon_in_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [31:0] _coh_wrapper_auto_coherent_jbar_anon_in_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire        _coh_wrapper_auto_coherent_jbar_anon_in_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire        _coh_wrapper_auto_coherent_jbar_anon_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [2:0]  _coh_wrapper_auto_coherent_jbar_anon_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [1:0]  _coh_wrapper_auto_coherent_jbar_anon_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [2:0]  _coh_wrapper_auto_coherent_jbar_anon_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [1:0]  _coh_wrapper_auto_coherent_jbar_anon_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [1:0]  _coh_wrapper_auto_coherent_jbar_anon_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire        _coh_wrapper_auto_coherent_jbar_anon_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire [63:0] _coh_wrapper_auto_coherent_jbar_anon_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire        _coh_wrapper_auto_coherent_jbar_anon_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  wire        _mbus_auto_buffer_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [2:0]  _mbus_auto_buffer_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [2:0]  _mbus_auto_buffer_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [2:0]  _mbus_auto_buffer_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [3:0]  _mbus_auto_buffer_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [27:0] _mbus_auto_buffer_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [7:0]  _mbus_auto_buffer_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [63:0] _mbus_auto_buffer_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire        _mbus_auto_buffer_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire        _mbus_auto_buffer_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire        _mbus_auto_fixedClockNode_anon_out_0_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire        _mbus_auto_fixedClockNode_anon_out_0_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire        _mbus_auto_bus_xing_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire        _mbus_auto_bus_xing_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [2:0]  _mbus_auto_bus_xing_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [1:0]  _mbus_auto_bus_xing_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [2:0]  _mbus_auto_bus_xing_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [3:0]  _mbus_auto_bus_xing_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire        _mbus_auto_bus_xing_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire [63:0] _mbus_auto_bus_xing_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire        _mbus_auto_bus_xing_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  wire        _cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [20:0] _cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [7:0]  _cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [63:0] _cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [1:0]  _cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [6:0]  _cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [16:0] _cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_bootrom_fragmenter_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_plic_fragmenter_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [1:0]  _cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [6:0]  _cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [27:0] _cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [7:0]  _cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [63:0] _cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_plic_fragmenter_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_clint_fragmenter_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [1:0]  _cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [6:0]  _cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [25:0] _cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [7:0]  _cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [63:0] _cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_clint_fragmenter_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [12:0] _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [7:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [63:0] _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_fixedClockNode_anon_out_3_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_fixedClockNode_anon_out_3_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_fixedClockNode_anon_out_1_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_fixedClockNode_anon_out_1_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_fixedClockNode_anon_out_0_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_fixedClockNode_anon_out_0_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_bus_xing_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_bus_xing_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _cbus_auto_bus_xing_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [1:0]  _cbus_auto_bus_xing_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [3:0]  _cbus_auto_bus_xing_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [1:0]  _cbus_auto_bus_xing_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_bus_xing_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_bus_xing_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [63:0] _cbus_auto_bus_xing_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _cbus_auto_bus_xing_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _pbus_auto_bus_xing_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _pbus_auto_bus_xing_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _pbus_auto_bus_xing_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [1:0]  _pbus_auto_bus_xing_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _pbus_auto_bus_xing_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [2:0]  _pbus_auto_bus_xing_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _pbus_auto_bus_xing_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _pbus_auto_bus_xing_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire [63:0] _pbus_auto_bus_xing_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _pbus_auto_bus_xing_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [1:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [31:0] _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [2:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [1:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [3:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [1:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [1:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [63:0] _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [1:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [31:0] _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [7:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [63:0] _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_b_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [1:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [31:0] _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [63:0] _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_e_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [1:0]  _sbus_auto_coupler_to_bus_named_coh_widget_anon_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [3:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [1:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [27:0] _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [7:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire [63:0] _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_fixedClockNode_anon_out_1_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_fixedClockNode_anon_out_1_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_sbus_clock_groups_out_member_coh_0_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  wire        _sbus_auto_sbus_clock_groups_out_member_coh_0_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  reg  [9:0]  int_rtc_tick_c_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  wire        int_rtc_tick = int_rtc_tick_c_value == 10'h3E7;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :73:24]
  always @(posedge _clint_domain_clock) begin	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    if (_clint_domain_reset)	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
      int_rtc_tick_c_value <= 10'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    else	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
      int_rtc_tick_c_value <= int_rtc_tick ? 10'h0 : int_rtc_tick_c_value + 10'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :77:{15,24}, :87:{20,28}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
    initial begin	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
        `INIT_RANDOM_PROLOG_	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
        int_rtc_tick_c_value = _RANDOM[/*Zero width*/ 1'b0][9:0];	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7, src/main/scala/chisel3/util/Counter.scala:61:40]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/chipyard/src/main/scala/DigitalTop.scala:47:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SystemBus sbus (	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_ready      (mmio_axi4_0_aw_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_valid      (mmio_axi4_0_aw_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_id    (mmio_axi4_0_aw_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_addr  (mmio_axi4_0_aw_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_len   (mmio_axi4_0_aw_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_size  (mmio_axi4_0_aw_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_burst (mmio_axi4_0_aw_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_lock  (mmio_axi4_0_aw_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_cache (mmio_axi4_0_aw_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_prot  (mmio_axi4_0_aw_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_qos   (mmio_axi4_0_aw_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_ready       (mmio_axi4_0_w_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_valid       (mmio_axi4_0_w_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_data   (mmio_axi4_0_w_bits_data),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_strb   (mmio_axi4_0_w_bits_strb),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_last   (mmio_axi4_0_w_bits_last),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_ready       (mmio_axi4_0_b_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_valid       (mmio_axi4_0_b_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_id     (mmio_axi4_0_b_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_resp   (mmio_axi4_0_b_bits_resp),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_ready      (mmio_axi4_0_ar_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_valid      (mmio_axi4_0_ar_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_id    (mmio_axi4_0_ar_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_addr  (mmio_axi4_0_ar_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_len   (mmio_axi4_0_ar_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_size  (mmio_axi4_0_ar_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_burst (mmio_axi4_0_ar_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_lock  (mmio_axi4_0_ar_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_cache (mmio_axi4_0_ar_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_prot  (mmio_axi4_0_ar_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_qos   (mmio_axi4_0_ar_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_ready       (mmio_axi4_0_r_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_valid       (mmio_axi4_0_r_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_id     (mmio_axi4_0_r_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_data   (mmio_axi4_0_r_bits_data),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_resp   (mmio_axi4_0_r_bits_resp),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_last   (mmio_axi4_0_r_bits_last),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_ready        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_a_ready),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_bits_mask    (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_a_bits_corrupt (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_b_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_b_valid        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_b_valid),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_b_bits_param   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_b_bits_param),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_b_bits_address (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_b_bits_address),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_c_ready        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_c_ready),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_c_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_c_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_c_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_c_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_c_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_c_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_c_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_valid        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_valid),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_opcode  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_opcode),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_param   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_param),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_size    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_size),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_source  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_source),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_sink    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_sink),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_denied  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_denied),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_data    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_data),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_corrupt (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_corrupt),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_e_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_e_bits_sink    (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_coupler_to_bus_named_coh_widget_anon_out_a_ready               (_coh_wrapper_auto_coherent_jbar_anon_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_a_valid               (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_valid),
    .auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_opcode         (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_opcode),
    .auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_param          (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_param),
    .auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_size           (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_size),
    .auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_source         (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_source),
    .auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_address        (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_address),
    .auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_mask           (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_mask),
    .auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_data           (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_data),
    .auto_coupler_to_bus_named_coh_widget_anon_out_b_ready               (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_b_ready),
    .auto_coupler_to_bus_named_coh_widget_anon_out_b_valid               (_coh_wrapper_auto_coherent_jbar_anon_in_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_b_bits_param          (_coh_wrapper_auto_coherent_jbar_anon_in_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_b_bits_address        (_coh_wrapper_auto_coherent_jbar_anon_in_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_c_ready               (_coh_wrapper_auto_coherent_jbar_anon_in_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_c_valid               (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_valid),
    .auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_opcode         (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_opcode),
    .auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_param          (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_param),
    .auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_size           (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_size),
    .auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_source         (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_source),
    .auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_address        (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_address),
    .auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_data           (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_data),
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_ready               (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_d_ready),
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_valid               (_coh_wrapper_auto_coherent_jbar_anon_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_bits_opcode         (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_bits_param          (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_bits_size           (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_bits_source         (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_bits_sink           (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_bits_denied         (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_bits_data           (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_d_bits_corrupt        (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_coh_widget_anon_out_e_valid               (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_e_valid),
    .auto_coupler_to_bus_named_coh_widget_anon_out_e_bits_sink           (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_e_bits_sink),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_ready                 (_cbus_auto_bus_xing_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid                 (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode           (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param            (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size             (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source           (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address          (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask             (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data             (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt          (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready                 (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_valid                 (_cbus_auto_bus_xing_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_opcode           (_cbus_auto_bus_xing_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_param            (_cbus_auto_bus_xing_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_size             (_cbus_auto_bus_xing_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_source           (_cbus_auto_bus_xing_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_sink             (_cbus_auto_bus_xing_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_denied           (_cbus_auto_bus_xing_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_data             (_cbus_auto_bus_xing_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_corrupt          (_cbus_auto_bus_xing_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_fixedClockNode_anon_out_3_clock                                (auto_sbus_fixedClockNode_anon_out_clock),
    .auto_fixedClockNode_anon_out_1_clock                                (_sbus_auto_fixedClockNode_anon_out_1_clock),
    .auto_fixedClockNode_anon_out_1_reset                                (_sbus_auto_fixedClockNode_anon_out_1_reset),
    .auto_sbus_clock_groups_in_member_sbus_1_clock                       (_aggregator_auto_out_0_member_sbus_sbus_1_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_sbus_clock_groups_in_member_sbus_1_reset                       (_aggregator_auto_out_0_member_sbus_sbus_1_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_sbus_clock_groups_in_member_sbus_0_clock                       (_aggregator_auto_out_0_member_sbus_sbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_sbus_clock_groups_in_member_sbus_0_reset                       (_aggregator_auto_out_0_member_sbus_sbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_sbus_clock_groups_out_member_coh_0_clock                       (_sbus_auto_sbus_clock_groups_out_member_coh_0_clock),
    .auto_sbus_clock_groups_out_member_coh_0_reset                       (_sbus_auto_sbus_clock_groups_out_member_coh_0_reset)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  PeripheryBus_pbus pbus (	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_pbus_clock_groups_in_member_pbus_0_clock (_aggregator_auto_out_1_member_pbus_pbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_pbus_clock_groups_in_member_pbus_0_reset (_aggregator_auto_out_1_member_pbus_pbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_bus_xing_in_a_ready                      (_pbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid                      (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_a_bits_opcode                (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_a_bits_param                 (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_a_bits_size                  (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_a_bits_source                (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_a_bits_address               (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_a_bits_mask                  (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_a_bits_data                  (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_a_bits_corrupt               (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_d_ready                      (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bus_xing_in_d_valid                      (_pbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                (_pbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                 (_pbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                  (_pbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                (_pbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink                  (_pbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied                (_pbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                  (_pbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt               (_pbus_auto_bus_xing_in_d_bits_corrupt)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  PeripheryBus_cbus cbus (	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_prci_ctrl_fixer_anon_out_a_ready           (_chipyard_prcictrl_domain_auto_xbar_anon_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_prci_ctrl_fixer_anon_out_a_valid           (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_valid),
    .auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_opcode     (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_opcode),
    .auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_size       (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_size),
    .auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_source     (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_source),
    .auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_address    (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_address),
    .auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_mask       (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_mask),
    .auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_data       (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_data),
    .auto_coupler_to_prci_ctrl_fixer_anon_out_d_ready           (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_d_ready),
    .auto_coupler_to_prci_ctrl_fixer_anon_out_d_valid           (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_prci_ctrl_fixer_anon_out_d_bits_opcode     (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_prci_ctrl_fixer_anon_out_d_bits_size       (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_prci_ctrl_fixer_anon_out_d_bits_source     (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_prci_ctrl_fixer_anon_out_d_bits_data       (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_bootrom_fragmenter_anon_out_a_ready        (_bootrom_domain_auto_bootrom_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_bootrom_fragmenter_anon_out_a_valid        (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_valid),
    .auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_size    (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_size),
    .auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_source  (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_source),
    .auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_address (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_address),
    .auto_coupler_to_bootrom_fragmenter_anon_out_d_ready        (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_d_ready),
    .auto_coupler_to_bootrom_fragmenter_anon_out_d_valid        (_bootrom_domain_auto_bootrom_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_bootrom_fragmenter_anon_out_d_bits_size    (_bootrom_domain_auto_bootrom_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_bootrom_fragmenter_anon_out_d_bits_source  (_bootrom_domain_auto_bootrom_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_bootrom_fragmenter_anon_out_d_bits_data    (_bootrom_domain_auto_bootrom_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_plic_fragmenter_anon_out_a_ready           (_plic_domain_auto_plic_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_plic_fragmenter_anon_out_a_valid           (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_valid),
    .auto_coupler_to_plic_fragmenter_anon_out_a_bits_opcode     (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_opcode),
    .auto_coupler_to_plic_fragmenter_anon_out_a_bits_size       (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_size),
    .auto_coupler_to_plic_fragmenter_anon_out_a_bits_source     (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_source),
    .auto_coupler_to_plic_fragmenter_anon_out_a_bits_address    (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_address),
    .auto_coupler_to_plic_fragmenter_anon_out_a_bits_mask       (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_mask),
    .auto_coupler_to_plic_fragmenter_anon_out_a_bits_data       (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_data),
    .auto_coupler_to_plic_fragmenter_anon_out_d_ready           (_cbus_auto_coupler_to_plic_fragmenter_anon_out_d_ready),
    .auto_coupler_to_plic_fragmenter_anon_out_d_valid           (_plic_domain_auto_plic_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_plic_fragmenter_anon_out_d_bits_opcode     (_plic_domain_auto_plic_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_plic_fragmenter_anon_out_d_bits_size       (_plic_domain_auto_plic_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_plic_fragmenter_anon_out_d_bits_source     (_plic_domain_auto_plic_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_plic_fragmenter_anon_out_d_bits_data       (_plic_domain_auto_plic_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_clint_fragmenter_anon_out_a_ready          (_clint_domain_auto_clint_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_clint_fragmenter_anon_out_a_valid          (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_valid),
    .auto_coupler_to_clint_fragmenter_anon_out_a_bits_opcode    (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_opcode),
    .auto_coupler_to_clint_fragmenter_anon_out_a_bits_size      (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_size),
    .auto_coupler_to_clint_fragmenter_anon_out_a_bits_source    (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_source),
    .auto_coupler_to_clint_fragmenter_anon_out_a_bits_address   (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_address),
    .auto_coupler_to_clint_fragmenter_anon_out_a_bits_mask      (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_mask),
    .auto_coupler_to_clint_fragmenter_anon_out_a_bits_data      (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_data),
    .auto_coupler_to_clint_fragmenter_anon_out_d_ready          (_cbus_auto_coupler_to_clint_fragmenter_anon_out_d_ready),
    .auto_coupler_to_clint_fragmenter_anon_out_d_valid          (_clint_domain_auto_clint_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_clint_fragmenter_anon_out_d_bits_opcode    (_clint_domain_auto_clint_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_clint_fragmenter_anon_out_d_bits_size      (_clint_domain_auto_clint_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_clint_fragmenter_anon_out_d_bits_source    (_clint_domain_auto_clint_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_clint_fragmenter_anon_out_d_bits_data      (_clint_domain_auto_clint_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_ready        (_pbus_auto_bus_xing_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_valid        (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_opcode  (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_param   (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_size    (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_source  (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_address (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_mask    (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_data    (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_corrupt (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_ready        (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_valid        (_pbus_auto_bus_xing_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_opcode  (_pbus_auto_bus_xing_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_param   (_pbus_auto_bus_xing_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_size    (_pbus_auto_bus_xing_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_source  (_pbus_auto_bus_xing_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_sink    (_pbus_auto_bus_xing_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_denied  (_pbus_auto_bus_xing_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_data    (_pbus_auto_bus_xing_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_corrupt (_pbus_auto_bus_xing_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_fixedClockNode_anon_out_3_clock                       (_cbus_auto_fixedClockNode_anon_out_3_clock),
    .auto_fixedClockNode_anon_out_3_reset                       (_cbus_auto_fixedClockNode_anon_out_3_reset),
    .auto_fixedClockNode_anon_out_1_clock                       (_cbus_auto_fixedClockNode_anon_out_1_clock),
    .auto_fixedClockNode_anon_out_1_reset                       (_cbus_auto_fixedClockNode_anon_out_1_reset),
    .auto_fixedClockNode_anon_out_0_clock                       (_cbus_auto_fixedClockNode_anon_out_0_clock),
    .auto_fixedClockNode_anon_out_0_reset                       (_cbus_auto_fixedClockNode_anon_out_0_reset),
    .auto_cbus_clock_groups_in_member_cbus_0_clock              (_aggregator_auto_out_4_member_cbus_cbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_cbus_clock_groups_in_member_cbus_0_reset              (_aggregator_auto_out_4_member_cbus_cbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_bus_xing_in_a_ready                                   (_cbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid                                   (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_a_bits_opcode                             (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_a_bits_param                              (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_a_bits_size                               (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_a_bits_source                             (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_a_bits_address                            (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_a_bits_mask                               (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_a_bits_data                               (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_a_bits_corrupt                            (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_d_ready                                   (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_bus_xing_in_d_valid                                   (_cbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                             (_cbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                              (_cbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                               (_cbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                             (_cbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink                               (_cbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied                             (_cbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                               (_cbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                            (_cbus_auto_bus_xing_in_d_bits_corrupt),
    .custom_boot                                                (custom_boot)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  MemoryBus mbus (	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_buffer_out_a_ready                                                      (_bank_auto_xbar_anon_in_a_ready),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_buffer_out_a_valid                                                      (_mbus_auto_buffer_out_a_valid),
    .auto_buffer_out_a_bits_opcode                                                (_mbus_auto_buffer_out_a_bits_opcode),
    .auto_buffer_out_a_bits_param                                                 (_mbus_auto_buffer_out_a_bits_param),
    .auto_buffer_out_a_bits_size                                                  (_mbus_auto_buffer_out_a_bits_size),
    .auto_buffer_out_a_bits_source                                                (_mbus_auto_buffer_out_a_bits_source),
    .auto_buffer_out_a_bits_address                                               (_mbus_auto_buffer_out_a_bits_address),
    .auto_buffer_out_a_bits_mask                                                  (_mbus_auto_buffer_out_a_bits_mask),
    .auto_buffer_out_a_bits_data                                                  (_mbus_auto_buffer_out_a_bits_data),
    .auto_buffer_out_a_bits_corrupt                                               (_mbus_auto_buffer_out_a_bits_corrupt),
    .auto_buffer_out_d_ready                                                      (_mbus_auto_buffer_out_d_ready),
    .auto_buffer_out_d_valid                                                      (_bank_auto_xbar_anon_in_d_valid),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_buffer_out_d_bits_opcode                                                (_bank_auto_xbar_anon_in_d_bits_opcode),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_buffer_out_d_bits_param                                                 (_bank_auto_xbar_anon_in_d_bits_param),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_buffer_out_d_bits_size                                                  (_bank_auto_xbar_anon_in_d_bits_size),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_buffer_out_d_bits_source                                                (_bank_auto_xbar_anon_in_d_bits_source),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_buffer_out_d_bits_sink                                                  (_bank_auto_xbar_anon_in_d_bits_sink),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_buffer_out_d_bits_denied                                                (_bank_auto_xbar_anon_in_d_bits_denied),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_buffer_out_d_bits_data                                                  (_bank_auto_xbar_anon_in_d_bits_data),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_buffer_out_d_bits_corrupt                                               (_bank_auto_xbar_anon_in_d_bits_corrupt),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready      (mem_axi4_0_aw_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid      (mem_axi4_0_aw_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id    (mem_axi4_0_aw_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr  (mem_axi4_0_aw_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len   (mem_axi4_0_aw_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size  (mem_axi4_0_aw_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst (mem_axi4_0_aw_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock  (mem_axi4_0_aw_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache (mem_axi4_0_aw_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot  (mem_axi4_0_aw_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos   (mem_axi4_0_aw_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready       (mem_axi4_0_w_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid       (mem_axi4_0_w_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data   (mem_axi4_0_w_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb   (mem_axi4_0_w_bits_strb),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last   (mem_axi4_0_w_bits_last),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready       (mem_axi4_0_b_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid       (mem_axi4_0_b_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id     (mem_axi4_0_b_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp   (mem_axi4_0_b_bits_resp),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready      (mem_axi4_0_ar_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid      (mem_axi4_0_ar_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id    (mem_axi4_0_ar_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr  (mem_axi4_0_ar_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len   (mem_axi4_0_ar_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size  (mem_axi4_0_ar_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst (mem_axi4_0_ar_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock  (mem_axi4_0_ar_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache (mem_axi4_0_ar_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot  (mem_axi4_0_ar_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos   (mem_axi4_0_ar_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready       (mem_axi4_0_r_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid       (mem_axi4_0_r_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id     (mem_axi4_0_r_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data   (mem_axi4_0_r_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp   (mem_axi4_0_r_bits_resp),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last   (mem_axi4_0_r_bits_last),
    .auto_fixedClockNode_anon_out_1_clock                                         (auto_mbus_fixedClockNode_anon_out_clock),
    .auto_fixedClockNode_anon_out_0_clock                                         (_mbus_auto_fixedClockNode_anon_out_0_clock),
    .auto_fixedClockNode_anon_out_0_reset                                         (_mbus_auto_fixedClockNode_anon_out_0_reset),
    .auto_mbus_clock_groups_in_member_mbus_0_clock                                (_aggregator_auto_out_3_member_mbus_mbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_mbus_clock_groups_in_member_mbus_0_reset                                (_aggregator_auto_out_3_member_mbus_mbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_bus_xing_in_a_ready                                                     (_mbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid                                                     (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_bus_xing_in_a_bits_opcode                                               (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_bus_xing_in_a_bits_param                                                (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_bus_xing_in_a_bits_size                                                 (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_bus_xing_in_a_bits_source                                               (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_bus_xing_in_a_bits_address                                              (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_bus_xing_in_a_bits_mask                                                 (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_bus_xing_in_a_bits_data                                                 (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_bus_xing_in_d_ready                                                     (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_bus_xing_in_d_valid                                                     (_mbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                                               (_mbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                                                (_mbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                                                 (_mbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                                               (_mbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_denied                                               (_mbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                                                 (_mbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                                              (_mbus_auto_bus_xing_in_d_bits_corrupt)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  CoherenceManagerWrapper coh_wrapper (	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_ready        (_mbus_auto_bus_xing_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid        (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode  (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param   (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size    (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source  (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask    (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data    (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready        (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_valid        (_mbus_auto_bus_xing_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_opcode  (_mbus_auto_bus_xing_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_param   (_mbus_auto_bus_xing_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_size    (_mbus_auto_bus_xing_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_source  (_mbus_auto_bus_xing_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_denied  (_mbus_auto_bus_xing_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_data    (_mbus_auto_bus_xing_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_corrupt (_mbus_auto_bus_xing_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_coherent_jbar_anon_in_a_ready                         (_coh_wrapper_auto_coherent_jbar_anon_in_a_ready),
    .auto_coherent_jbar_anon_in_a_valid                         (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_a_bits_opcode                   (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_a_bits_param                    (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_a_bits_size                     (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_a_bits_source                   (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_a_bits_address                  (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_a_bits_mask                     (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_a_bits_data                     (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_b_ready                         (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_b_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_b_valid                         (_coh_wrapper_auto_coherent_jbar_anon_in_b_valid),
    .auto_coherent_jbar_anon_in_b_bits_param                    (_coh_wrapper_auto_coherent_jbar_anon_in_b_bits_param),
    .auto_coherent_jbar_anon_in_b_bits_address                  (_coh_wrapper_auto_coherent_jbar_anon_in_b_bits_address),
    .auto_coherent_jbar_anon_in_c_ready                         (_coh_wrapper_auto_coherent_jbar_anon_in_c_ready),
    .auto_coherent_jbar_anon_in_c_valid                         (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_c_bits_opcode                   (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_c_bits_param                    (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_c_bits_size                     (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_c_bits_source                   (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_c_bits_address                  (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_c_bits_data                     (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_d_ready                         (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_d_valid                         (_coh_wrapper_auto_coherent_jbar_anon_in_d_valid),
    .auto_coherent_jbar_anon_in_d_bits_opcode                   (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_opcode),
    .auto_coherent_jbar_anon_in_d_bits_param                    (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_param),
    .auto_coherent_jbar_anon_in_d_bits_size                     (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_size),
    .auto_coherent_jbar_anon_in_d_bits_source                   (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_source),
    .auto_coherent_jbar_anon_in_d_bits_sink                     (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_sink),
    .auto_coherent_jbar_anon_in_d_bits_denied                   (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_denied),
    .auto_coherent_jbar_anon_in_d_bits_data                     (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_data),
    .auto_coherent_jbar_anon_in_d_bits_corrupt                  (_coh_wrapper_auto_coherent_jbar_anon_in_d_bits_corrupt),
    .auto_coherent_jbar_anon_in_e_valid                         (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_e_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coherent_jbar_anon_in_e_bits_sink                     (_sbus_auto_coupler_to_bus_named_coh_widget_anon_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coh_clock_groups_in_member_coh_0_clock                (_sbus_auto_sbus_clock_groups_out_member_coh_0_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_coh_clock_groups_in_member_coh_0_reset                (_sbus_auto_sbus_clock_groups_out_member_coh_0_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  );	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:56:31]
  TilePRCIDomain tile_prci_domain (	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
    .auto_element_reset_domain_rockettile_hartid_in (_tileHartIdNexusNode_auto_out),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:75:39]
    .auto_int_in_clock_xing_in_2_sync_0             (_plic_domain_auto_int_in_clock_xing_out_1_sync_0),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_int_in_clock_xing_in_1_sync_0             (_plic_domain_auto_int_in_clock_xing_out_0_sync_0),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_int_in_clock_xing_in_0_sync_0             (_clint_domain_auto_int_in_clock_xing_out_sync_0),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_int_in_clock_xing_in_0_sync_1             (_clint_domain_auto_int_in_clock_xing_out_sync_1),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_tl_master_clock_xing_out_a_ready          (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_a_valid          (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode    (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param     (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source    (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address   (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt   (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready          (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_b_valid          (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_b_bits_param     (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_b_bits_address   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_c_ready          (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_c_valid          (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode    (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param     (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source    (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address   (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_d_ready          (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_d_valid          (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_d_bits_opcode    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_d_bits_param     (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_d_bits_size      (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_d_bits_source    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_d_bits_sink      (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_d_bits_denied    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_d_bits_data      (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_d_bits_corrupt   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tl_master_clock_xing_out_e_valid          (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),
    .auto_tap_clock_in_clock                        (_sbus_auto_fixedClockNode_anon_out_1_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
    .auto_tap_clock_in_reset                        (_sbus_auto_fixedClockNode_anon_out_1_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:31:26]
  );	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:163:38]
  BundleBridgeNexus_UInt1_1 tileHartIdNexusNode (	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:75:39]
    .auto_out (_tileHartIdNexusNode_auto_out)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:75:39]
  CLINTClockSinkDomain clint_domain (	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_clint_in_a_ready             (_clint_domain_auto_clint_in_a_ready),
    .auto_clint_in_a_valid             (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clint_in_a_bits_opcode       (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clint_in_a_bits_size         (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clint_in_a_bits_source       (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clint_in_a_bits_address      (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clint_in_a_bits_mask         (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clint_in_a_bits_data         (_cbus_auto_coupler_to_clint_fragmenter_anon_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clint_in_d_ready             (_cbus_auto_coupler_to_clint_fragmenter_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clint_in_d_valid             (_clint_domain_auto_clint_in_d_valid),
    .auto_clint_in_d_bits_opcode       (_clint_domain_auto_clint_in_d_bits_opcode),
    .auto_clint_in_d_bits_size         (_clint_domain_auto_clint_in_d_bits_size),
    .auto_clint_in_d_bits_source       (_clint_domain_auto_clint_in_d_bits_source),
    .auto_clint_in_d_bits_data         (_clint_domain_auto_clint_in_d_bits_data),
    .auto_int_in_clock_xing_out_sync_0 (_clint_domain_auto_int_in_clock_xing_out_sync_0),
    .auto_int_in_clock_xing_out_sync_1 (_clint_domain_auto_int_in_clock_xing_out_sync_1),
    .auto_clock_in_clock               (_cbus_auto_fixedClockNode_anon_out_0_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clock_in_reset               (_cbus_auto_fixedClockNode_anon_out_0_reset),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .tick                              (int_rtc_tick),	// @[src/main/scala/chisel3/util/Counter.scala:73:24]
    .clock                             (_clint_domain_clock),
    .reset                             (_clint_domain_reset)
  );	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  PLICClockSinkDomain plic_domain (	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_plic_in_a_ready                (_plic_domain_auto_plic_in_a_ready),
    .auto_plic_in_a_valid                (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_plic_in_a_bits_opcode          (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_plic_in_a_bits_size            (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_plic_in_a_bits_source          (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_plic_in_a_bits_address         (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_plic_in_a_bits_mask            (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_plic_in_a_bits_data            (_cbus_auto_coupler_to_plic_fragmenter_anon_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_plic_in_d_ready                (_cbus_auto_coupler_to_plic_fragmenter_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_plic_in_d_valid                (_plic_domain_auto_plic_in_d_valid),
    .auto_plic_in_d_bits_opcode          (_plic_domain_auto_plic_in_d_bits_opcode),
    .auto_plic_in_d_bits_size            (_plic_domain_auto_plic_in_d_bits_size),
    .auto_plic_in_d_bits_source          (_plic_domain_auto_plic_in_d_bits_source),
    .auto_plic_in_d_bits_data            (_plic_domain_auto_plic_in_d_bits_data),
    .auto_int_in_clock_xing_out_1_sync_0 (_plic_domain_auto_int_in_clock_xing_out_1_sync_0),
    .auto_int_in_clock_xing_out_0_sync_0 (_plic_domain_auto_int_in_clock_xing_out_0_sync_0),
    .auto_clock_in_clock                 (_cbus_auto_fixedClockNode_anon_out_1_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clock_in_reset                 (_cbus_auto_fixedClockNode_anon_out_1_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  );	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  BootROMClockSinkDomain bootrom_domain (	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_bootrom_in_a_ready        (_bootrom_domain_auto_bootrom_in_a_ready),
    .auto_bootrom_in_a_valid        (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bootrom_in_a_bits_size    (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bootrom_in_a_bits_source  (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bootrom_in_a_bits_address (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bootrom_in_d_ready        (_cbus_auto_coupler_to_bootrom_fragmenter_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_bootrom_in_d_valid        (_bootrom_domain_auto_bootrom_in_d_valid),
    .auto_bootrom_in_d_bits_size    (_bootrom_domain_auto_bootrom_in_d_bits_size),
    .auto_bootrom_in_d_bits_source  (_bootrom_domain_auto_bootrom_in_d_bits_source),
    .auto_bootrom_in_d_bits_data    (_bootrom_domain_auto_bootrom_in_d_bits_data)
  );	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  ScratchpadBank bank (	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
    .auto_xbar_anon_in_a_ready        (_bank_auto_xbar_anon_in_a_ready),
    .auto_xbar_anon_in_a_valid        (_mbus_auto_buffer_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_a_bits_opcode  (_mbus_auto_buffer_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_a_bits_param   (_mbus_auto_buffer_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_a_bits_size    (_mbus_auto_buffer_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_a_bits_source  (_mbus_auto_buffer_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_a_bits_address (_mbus_auto_buffer_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_a_bits_mask    (_mbus_auto_buffer_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_a_bits_data    (_mbus_auto_buffer_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_a_bits_corrupt (_mbus_auto_buffer_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_d_ready        (_mbus_auto_buffer_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_xbar_anon_in_d_valid        (_bank_auto_xbar_anon_in_d_valid),
    .auto_xbar_anon_in_d_bits_opcode  (_bank_auto_xbar_anon_in_d_bits_opcode),
    .auto_xbar_anon_in_d_bits_param   (_bank_auto_xbar_anon_in_d_bits_param),
    .auto_xbar_anon_in_d_bits_size    (_bank_auto_xbar_anon_in_d_bits_size),
    .auto_xbar_anon_in_d_bits_source  (_bank_auto_xbar_anon_in_d_bits_source),
    .auto_xbar_anon_in_d_bits_sink    (_bank_auto_xbar_anon_in_d_bits_sink),
    .auto_xbar_anon_in_d_bits_denied  (_bank_auto_xbar_anon_in_d_bits_denied),
    .auto_xbar_anon_in_d_bits_data    (_bank_auto_xbar_anon_in_d_bits_data),
    .auto_xbar_anon_in_d_bits_corrupt (_bank_auto_xbar_anon_in_d_bits_corrupt),
    .auto_clock_in_clock              (_mbus_auto_fixedClockNode_anon_out_0_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
    .auto_clock_in_reset              (_mbus_auto_fixedClockNode_anon_out_0_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:30:26]
  );	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:65:28]
  ChipyardPRCICtrlClockSinkDomain chipyard_prcictrl_domain (	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_reset_setter_clock_in_member_allClocks_uncore_clock (auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock),
    .auto_reset_setter_clock_in_member_allClocks_uncore_reset (auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset),
    .auto_resetSynchronizer_out_member_allClocks_uncore_clock (_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock),
    .auto_resetSynchronizer_out_member_allClocks_uncore_reset (_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset),
    .auto_xbar_anon_in_a_ready                                (_chipyard_prcictrl_domain_auto_xbar_anon_in_a_ready),
    .auto_xbar_anon_in_a_valid                                (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_xbar_anon_in_a_bits_opcode                          (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_xbar_anon_in_a_bits_size                            (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_xbar_anon_in_a_bits_source                          (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_xbar_anon_in_a_bits_address                         (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_xbar_anon_in_a_bits_mask                            (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_xbar_anon_in_a_bits_data                            (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_xbar_anon_in_d_ready                                (_cbus_auto_coupler_to_prci_ctrl_fixer_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_xbar_anon_in_d_valid                                (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_valid),
    .auto_xbar_anon_in_d_bits_opcode                          (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_opcode),
    .auto_xbar_anon_in_d_bits_size                            (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_size),
    .auto_xbar_anon_in_d_bits_source                          (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_source),
    .auto_xbar_anon_in_d_bits_data                            (_chipyard_prcictrl_domain_auto_xbar_anon_in_d_bits_data),
    .auto_clock_in_clock                                      (_cbus_auto_fixedClockNode_anon_out_3_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
    .auto_clock_in_reset                                      (_cbus_auto_fixedClockNode_anon_out_3_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:37:26]
  );	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
  ClockGroupAggregator_allClocks aggregator (	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
    .auto_in_member_allClocks_clockTapNode_clock_tap_clock       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_clockTapNode_clock_tap_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_cbus_0_clock                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_cbus_0_reset                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_mbus_0_clock                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_mbus_0_reset                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_pbus_0_clock                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_pbus_0_reset                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_sbus_1_clock                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_sbus_1_reset                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_sbus_0_clock                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_in_member_allClocks_sbus_0_reset                       (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_out_5_member_clockTapNode_clockTapNode_clock_tap_clock (clock_tap),
    .auto_out_4_member_cbus_cbus_0_clock                         (_aggregator_auto_out_4_member_cbus_cbus_0_clock),
    .auto_out_4_member_cbus_cbus_0_reset                         (_aggregator_auto_out_4_member_cbus_cbus_0_reset),
    .auto_out_3_member_mbus_mbus_0_clock                         (_aggregator_auto_out_3_member_mbus_mbus_0_clock),
    .auto_out_3_member_mbus_mbus_0_reset                         (_aggregator_auto_out_3_member_mbus_mbus_0_reset),
    .auto_out_1_member_pbus_pbus_0_clock                         (_aggregator_auto_out_1_member_pbus_pbus_0_clock),
    .auto_out_1_member_pbus_pbus_0_reset                         (_aggregator_auto_out_1_member_pbus_pbus_0_reset),
    .auto_out_0_member_sbus_sbus_1_clock                         (_aggregator_auto_out_0_member_sbus_sbus_1_clock),
    .auto_out_0_member_sbus_sbus_1_reset                         (_aggregator_auto_out_0_member_sbus_sbus_1_reset),
    .auto_out_0_member_sbus_sbus_0_clock                         (_aggregator_auto_out_0_member_sbus_sbus_0_clock),
    .auto_out_0_member_sbus_sbus_0_reset                         (_aggregator_auto_out_0_member_sbus_sbus_0_reset)
  );	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:51:30]
  ClockGroupCombiner clockGroupCombiner (	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_clock_group_combiner_in_member_allClocks_uncore_clock                  (_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_clock_group_combiner_in_member_allClocks_uncore_reset                  (_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:89:28]
    .auto_clock_group_combiner_out_member_allClocks_clockTapNode_clock_tap_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_clockTapNode_clock_tap_clock),
    .auto_clock_group_combiner_out_member_allClocks_cbus_0_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_cbus_0_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_mbus_0_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_mbus_0_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_pbus_0_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_pbus_0_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_sbus_1_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_clock),
    .auto_clock_group_combiner_out_member_allClocks_sbus_1_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_reset),
    .auto_clock_group_combiner_out_member_allClocks_sbus_0_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_sbus_0_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_reset)
  );	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
endmodule

