

================================================================
== Vivado HLS Report for 'pearson'
================================================================
* Date:           Mon Feb 17 15:38:35 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Peason
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.434|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15781|  15781|  15781|  15781|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+----------+
        |                      |           |  Latency  |  Interval | Pipeline |
        |       Instance       |   Module  | min | max | min | max |   Type   |
        +----------------------+-----------+-----+-----+-----+-----+----------+
        |grp_ecartType_fu_96   |ecartType  |  149|  149|   20|   20| function |
        |grp_moyenne_fu_107    |moyenne    |  128|  128|   20|   20| function |
        |grp_moyenneXY_fu_117  |moyenneXY  |  130|  130|   40|   40| function |
        +----------------------+-----------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_on_table  |  15780|  15780|       789|          -|          -|    20|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     26|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        2|     19|  12588|  13283|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|   2601|    -|
|Register         |        -|      -|   1089|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|     19|  13677|  15910|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|     23|     38|     90|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |                  Instance                  |                 Module                 | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |grp_ecartType_fu_96                         |ecartType                               |        0|      7|  5167|  5145|    0|
    |grp_moyenne_fu_107                          |moyenne                                 |        0|      2|  3421|  3560|    0|
    |grp_moyenneXY_fu_117                        |moyenneXY                               |        0|      5|  2273|  2125|    0|
    |pearson_CONTROL_BUS_s_axi_U                 |pearson_CONTROL_BUS_s_axi               |        0|      0|   106|   168|    0|
    |pearson_INPUT_r_m_axi_U                     |pearson_INPUT_r_m_axi                   |        2|      0|   512|   580|    0|
    |pearson_fdiv_32ns_32ns_32_16_1_U27          |pearson_fdiv_32ns_32ns_32_16_1          |        0|      0|   761|   994|    0|
    |pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26   |pearson_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|   143|   321|    0|
    |pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25  |pearson_fsub_32ns_32ns_32_5_full_dsp_1  |        0|      2|   205|   390|    0|
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |Total                                       |                                        |        2|     19| 12588| 13283|    0|
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_fu_158_p2          |     +    |      0|  0|  15|           5|           1|
    |icmp_ln18_fu_152_p2  |   icmp   |      0|  0|  11|           5|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  26|          10|           6|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+------+-----------+-----+-----------+
    |           Name          |  LUT | Input Size| Bits| Total Bits|
    +-------------------------+------+-----------+-----+-----------+
    |INPUT_r_ARADDR           |    21|          4|   32|        128|
    |INPUT_r_ARBURST          |    21|          4|    2|          8|
    |INPUT_r_ARCACHE          |    21|          4|    4|         16|
    |INPUT_r_ARID             |    21|          4|    1|          4|
    |INPUT_r_ARLEN            |    21|          4|   32|        128|
    |INPUT_r_ARLOCK           |    21|          4|    2|          8|
    |INPUT_r_ARPROT           |    21|          4|    3|         12|
    |INPUT_r_ARQOS            |    21|          4|    4|         16|
    |INPUT_r_ARREGION         |    21|          4|    4|         16|
    |INPUT_r_ARSIZE           |    21|          4|    3|         12|
    |INPUT_r_ARUSER           |    21|          4|    1|          4|
    |INPUT_r_ARVALID          |    21|          4|    1|          4|
    |INPUT_r_RREADY           |    21|          4|    1|          4|
    |INPUT_r_blk_n_AR         |    21|          4|    1|          4|
    |INPUT_r_blk_n_R          |    21|          4|    1|          4|
    |ap_NS_fsm                |  2193|        791|    1|        791|
    |coeffPearson_0_reg_85    |     9|          2|   32|         64|
    |grp_ecartType_fu_96_col  |    15|          3|    1|          3|
    |grp_ecartType_fu_96_moy  |    15|          3|   32|         96|
    |grp_fu_128_p0            |    15|          3|   32|         96|
    |grp_fu_128_p1            |    15|          3|   32|         96|
    |grp_moyenne_fu_107_col   |    15|          3|    1|          3|
    |j_0_reg_74               |     9|          2|    5|         10|
    +-------------------------+------+-----------+-----+-----------+
    |Total                    |  2601|        870|  228|       1527|
    +-------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |  790|   0|  790|          0|
    |coeffPearson_0_reg_85              |   32|   0|   32|          0|
    |ectX_reg_196                       |   32|   0|   32|          0|
    |ectY_reg_206                       |   32|   0|   32|          0|
    |grp_ecartType_fu_96_ap_start_reg   |    1|   0|    1|          0|
    |grp_moyenneXY_fu_117_ap_start_reg  |    1|   0|    1|          0|
    |grp_moyenne_fu_107_ap_start_reg    |    1|   0|    1|          0|
    |j_0_reg_74                         |    5|   0|    5|          0|
    |j_reg_174                          |    5|   0|    5|          0|
    |mat1_reg_164                       |   30|   0|   30|          0|
    |moyXY_reg_191                      |   32|   0|   32|          0|
    |moyX_reg_179                       |   32|   0|   32|          0|
    |moyY_reg_185                       |   32|   0|   32|          0|
    |reg_136                            |   32|   0|   32|          0|
    |tmp_1_reg_201                      |   32|   0|   32|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1089|   0| 1089|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |    pearson   | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |    pearson   | return value |
|interrupt                  | out |    1| ap_ctrl_hs |    pearson   | return value |
|m_axi_INPUT_r_AWVALID      | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWREADY      |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWADDR       | out |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWID         | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWLEN        | out |    8|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWSIZE       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWBURST      | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWLOCK       | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWCACHE      | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWPROT       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWQOS        | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWREGION     | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWUSER       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WVALID       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WREADY       |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WDATA        | out |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WSTRB        | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WLAST        | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WID          | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WUSER        | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARVALID      | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARREADY      |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARADDR       | out |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARID         | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARLEN        | out |    8|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARSIZE       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARBURST      | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARLOCK       | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARCACHE      | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARPROT       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARQOS        | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARREGION     | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARUSER       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RVALID       |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RREADY       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RDATA        |  in |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RLAST        |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RID          |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RUSER        |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RRESP        |  in |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BVALID       |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BREADY       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BRESP        |  in |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BID          |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BUSER        |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

