

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Tue Sep  8 00:44:55 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        fixed_32_4_20.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.61|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|   61|   62|   62|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   60|   60|         2|          -|          -|    30|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %theta_V), !map !7

ST_1: stg_5 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %s_V), !map !13

ST_1: stg_6 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c_V), !map !17

ST_1: stg_7 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_1: theta_V_read [1/1] 0.00ns
codeRepl:4  %theta_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %theta_V)

ST_1: stg_9 [1/1] 1.57ns
codeRepl:5  br label %0


 <State 2>: 6.61ns
ST_2: p_Val2_4 [1/1] 0.00ns
:0  %p_Val2_4 = phi i32 [ 0, %codeRepl ], [ %current_V, %_ifconv ]

ST_2: p_Val2_3 [1/1] 0.00ns
:1  %p_Val2_3 = phi i32 [ 0, %codeRepl ], [ %Y_V, %_ifconv ]

ST_2: p_Val2_s [1/1] 0.00ns
:2  %p_Val2_s = phi i32 [ 163008218, %codeRepl ], [ %X_V_2, %_ifconv ]

ST_2: sh_assign [1/1] 0.00ns
:3  %sh_assign = phi i5 [ 0, %codeRepl ], [ %step, %_ifconv ]

ST_2: sh_assign_cast1 [1/1] 0.00ns
:4  %sh_assign_cast1 = zext i5 %sh_assign to i32

ST_2: exitcond [1/1] 1.91ns
:5  %exitcond = icmp eq i5 %sh_assign, -2

ST_2: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_2: step [1/1] 1.72ns
:7  %step = add i5 %sh_assign, 1

ST_2: stg_18 [1/1] 0.00ns
:8  br i1 %exitcond, label %1, label %_ifconv

ST_2: tmp_2 [1/1] 2.52ns
_ifconv:0  %tmp_2 = icmp ult i32 %p_Val2_4, %theta_V_read

ST_2: p_Val2_1 [1/1] 2.80ns
_ifconv:1  %p_Val2_1 = lshr i32 %p_Val2_3, %sh_assign_cast1

ST_2: T_V [1/1] 2.44ns
_ifconv:2  %T_V = sub i32 %p_Val2_s, %p_Val2_1

ST_2: p_Val2_2 [1/1] 2.80ns
_ifconv:3  %p_Val2_2 = lshr i32 %p_Val2_s, %sh_assign_cast1

ST_2: tmp_6 [1/1] 0.00ns
_ifconv:4  %tmp_6 = zext i5 %sh_assign to i64

ST_2: angles_V_addr [1/1] 0.00ns
_ifconv:5  %angles_V_addr = getelementptr [20 x i28]* @angles_V, i64 0, i64 %tmp_6

ST_2: p_Val2_5 [2/2] 2.39ns
_ifconv:6  %p_Val2_5 = load i28* %angles_V_addr, align 4

ST_2: T_V_1 [1/1] 2.44ns
_ifconv:9  %T_V_1 = add i32 %p_Val2_1, %p_Val2_s

ST_2: X_V_2 [1/1] 1.37ns
_ifconv:13  %X_V_2 = select i1 %tmp_2, i32 %T_V, i32 %T_V_1

ST_2: stg_28 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %c_V, i32 %p_Val2_s)

ST_2: stg_29 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %s_V, i32 %p_Val2_3)

ST_2: stg_30 [1/1] 0.00ns
:2  ret void


 <State 3>: 6.25ns
ST_3: p_Val2_5 [1/2] 2.39ns
_ifconv:6  %p_Val2_5 = load i28* %angles_V_addr, align 4

ST_3: p_Val2_5_cast [1/1] 0.00ns
_ifconv:7  %p_Val2_5_cast = zext i28 %p_Val2_5 to i32

ST_3: p_Val2_8 [1/1] 2.44ns
_ifconv:8  %p_Val2_8 = add i32 %p_Val2_5_cast, %p_Val2_4

ST_3: p_Val2_s_2 [1/1] 2.44ns
_ifconv:10  %p_Val2_s_2 = sub i32 0, %p_Val2_2

ST_3: p_Val2_6 [1/1] 2.44ns
_ifconv:11  %p_Val2_6 = sub i32 %p_Val2_4, %p_Val2_5_cast

ST_3: p_Val2_3_pn [1/1] 1.37ns
_ifconv:12  %p_Val2_3_pn = select i1 %tmp_2, i32 %p_Val2_2, i32 %p_Val2_s_2

ST_3: current_V [1/1] 1.37ns
_ifconv:14  %current_V = select i1 %tmp_2, i32 %p_Val2_8, i32 %p_Val2_6

ST_3: Y_V [1/1] 2.44ns
_ifconv:15  %Y_V = add i32 %p_Val2_3_pn, %p_Val2_3

ST_3: stg_39 [1/1] 0.00ns
_ifconv:16  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
