/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:23 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_BLD_BL_CPU_REGS_0_H__
#define BCHP_BLD_BL_CPU_REGS_0_H__

/***************************************************************************
 *BLD_BL_CPU_REGS_0
 ***************************************************************************/
#define BCHP_BLD_BL_CPU_REGS_0_HST2CPU_MBX       0x0012c000 /* [RW] Host 2 CPU mailbox register */
#define BCHP_BLD_BL_CPU_REGS_0_CPU2HST_MBX       0x0012c004 /* [RW] CPU to Host mailbox register */
#define BCHP_BLD_BL_CPU_REGS_0_MBX_STAT          0x0012c008 /* [RO] Mailbox status flags */
#define BCHP_BLD_BL_CPU_REGS_0_INST_BASE         0x0012c00c /* [RW] Instruction base address register */
#define BCHP_BLD_BL_CPU_REGS_0_CPU_INT_ENA       0x0012c010 /* [RW] CPU interrupt enable */
#define BCHP_BLD_BL_CPU_REGS_0_CPU_INT_STAT      0x0012c014 /* [RO] CPU interrupt status */
#define BCHP_BLD_BL_CPU_REGS_0_HST2CPU_STAT      0x0012c018 /* [RW] Host to CPU status register */
#define BCHP_BLD_BL_CPU_REGS_0_CPU2HST_STAT      0x0012c01c /* [RW] CPU to Host status register */
#define BCHP_BLD_BL_CPU_REGS_0_CPU_INTGEN_SET    0x0012c020 /* [WO] CPU interrupt set register */
#define BCHP_BLD_BL_CPU_REGS_0_CPU_INTGEN_CLR    0x0012c024 /* [WO] CPU interrupt clear register */
#define BCHP_BLD_BL_CPU_REGS_0_CPU_ICACHE_MISS   0x0012c028 /* [RW] Instruction cache miss counter */
#define BCHP_BLD_BL_CPU_REGS_0_CPU_INTGEN_MASK   0x0012c02c /* [RW] CPU interrupt mask register */
#define BCHP_BLD_BL_CPU_REGS_0_DRAM_RD_CNTR      0x0012c030 /* [RW] CPU DRAM Read access Counter */
#define BCHP_BLD_BL_CPU_REGS_0_END_OF_CODE       0x0012c034 /* [RW] End of code register */
#define BCHP_BLD_BL_CPU_REGS_0_GLOBAL_IO_BASE    0x0012c038 /* [RW] Global IO base register */
#define BCHP_BLD_BL_CPU_REGS_0_DEBUG_TRACE_FIFO_WR 0x0012c03c /* [RW] CPU debug trace fifo write */
#define BCHP_BLD_BL_CPU_REGS_0_DEBUG_TRACE_FIFO_RD 0x0012c040 /* [RW] CPU debug trace fifo read */
#define BCHP_BLD_BL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL 0x0012c044 /* [RW] CPU debug trace fifo control */
#define BCHP_BLD_BL_CPU_REGS_0_DRAM_WR_CNTR      0x0012c048 /* [RW] CPU DRAM Write access Counter */
#define BCHP_BLD_BL_CPU_REGS_0_WATCHDOG_TMR      0x0012c04c /* [RW] Watchdog timer register */
#define BCHP_BLD_BL_CPU_REGS_0_SDRAM_STATUS      0x0012c050 /* [RO] SDRAM Status register */
#define BCHP_BLD_BL_CPU_REGS_0_DEBUG_CTL         0x0012c054 /* [RW] Debug Control */
#define BCHP_BLD_BL_CPU_REGS_0_CMD_REG0          0x0012c060 /* [RW] Command register 0 */
#define BCHP_BLD_BL_CPU_REGS_0_CMD_REG1          0x0012c064 /* [RW] Command register 1 */
#define BCHP_BLD_BL_CPU_REGS_0_CMD_REG2          0x0012c068 /* [RW] Command register 2 */
#define BCHP_BLD_BL_CPU_REGS_0_CMD_REG3          0x0012c06c /* [RW] Command register 3 */
#define BCHP_BLD_BL_CPU_REGS_0_DEC_VERSION       0x0012c108 /* [RO] Decoder versions */

#endif /* #ifndef BCHP_BLD_BL_CPU_REGS_0_H__ */

/* End of File */
