INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/nor32/nor32.srcs/sources_1/new/nor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/nor32/nor32.srcs/sim_1/new/nor32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/nor32/nor32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
